YOUR LOCAL DISTRIBUTOR 15 Emitter Electronic Distributors

SANTA ANA (714) 557.7131
LOS ANGELES (213) 299-7760
SUNNYVALE (408) 734.5470

## Introduction

Synertek, founded in 1973, has developed a broad line of MOS/LSI circuits. Today, these devices include Shift Registers, "N"MOS Static RAMs, "C"MOS Static RAMs, ROMs, EPROMs, a full complement of Systems, an expanding family of Microprocessors, timekeeping circuits, and finally a unique capability for custom MOS circuits. Synertek's fabrication capability includes advanced " $N$ " channel, " $P$ " channel, CMOS depletion load and HMOS Silicon Gate processes.
Synertek, a recognized leader in ROM capability, can handle many different types of customer inputs with turn-around times for prototypes of less than 2 to 3 weeks. Assembly capacity is located both here in the U.S. as well as in offshore facilities.

Custom MOS circuit design and production are an integral part of Synertek's present and future business plans. Whether the circuit design project starts at the feasibility stage or at the point where our customers provide tooling (reticles, tapes, etc.), Synertek is organized to quickly and efficiently handle the most difficult custom design.
This catalog provides complete technical information on our expanding line of Synertek Memories, Microprocessors, Timekeeping Circuits, Systems, and Custom capability. Additional information may be obtained by contacting your local Synertek Representative or Distributor, or by contacting Product Marketing in Santa Clara, California at (408) 9885600.

Shift Registers 2
Synertek, Inc.

# Numerical Index, Functional Index and Product Replacement Guide 1 <br> Numerical ndex, 

Random Access Memories 3

## Read Only Memories and EPROMs 4

Microprocessors 5

## Timekeeping Products 6

Numerical hrdex, 隹unciomall hodex: and Prodinci Replaceneni Guide

SY1402A
SY1403A
SY1404A
SY2101-1 SY2101A SY2101A-2 SY2101A-4 SY21H01 SY21H01-2 SY2102-1 SY2102A-2 SY2102A-4 SY2102-1L SY2102-6 SY21H02 SY21H02-2 SY21L02

SY21L02-1
SY21L02A
SY21L02B
SY2111-1
SY2111A
SY2111A-2
SY2111A-4 SY21H11 SY21H11-2 SY2112-1 SY2112A SY2112A-2 SY2112A-4 SY21H12 SY21H12-2 SY2114 SY2114-2 SY2114-3 SY2114L

SY2114L-2
SY2114L-3
SY2114LV
SY2114LV-2
SY2114LV-3
SY2142
SY2142-2
SY2142-3
SY2142L
SY2142L-2
SY2142L-3
SY2142LV
SY2142LV-2
SY2142LV-3
SY2147
SY2147-3
SY2147L
SYM2114
SYM2114-3
SY2316A
SY2316B
SY2316B-3

Quad 256 Bit Dynamic MOS Shift Register .. 2-2 Dual 512 Bit Dynamic MOS Shift Register .. 2-2 Single 1024 Bit Dynamic MOS
Shift Register 2-2
$256 \times 4$ Bit Static MOS RAM ( 500 nsec ) ...... 3-3
$256 \times 4$ Bit Static MOS RAM ( 350 nsec ) ...... 3-3
$256 \times 4$ Bit Static MOS RAM ( 250 nsec ) ....... 3-3
$256 \times 4$ Bit Static MOS RAM ( 450 nsec ) ...... 3-3
$256 \times 4$ Bit Static MOS RAM ( 175 nsec ) ....... 3-7
$256 \times 4$ Bit Static MOS RAM ( 200 nsec ) ....... 3-7
$1024 \times 1$ Bit Static MOS RAM ( 500 nsec ) .... 3-11
$1024 \times 1$ Bit Static MOS RAM ( 250 nsec ) .... 3-11
$1024 \times 1$ Bit Static MOS RAM ( 450 nsec ) .... 3-11
$1024 \times 1$ Bit Static MOS RAM ( 500 nsec ) .... 3-11
$1024 \times 1$ Bit Static MOS RAM ( 650 nsec ) .... 3-11
$1024 \times 1$ Bit Static MOS RAM ( 175 nsec ) .... 3-15
$1024 \times 1$ Bit Static MOS RAM ( 200 nsec ) .... 3-15 $1024 \times 1$ Bit Static MOS RAM
Low Power ( $1 \mu \mathrm{~s}$ ) ........................... 3-17
1024×1 Bit Static MOS RAM
Low Power ( 500 nsec ) ..................... 3-17
1024×1 Bit Static MOS RAM
Low Power ( 350 nsec ) ...................... 3-17
$1024 \times 1$ Bit Static MOS RAM
Low Power ( 400 nsec ) ...................... 3-17
$256 \times 4$ Bit Static MOS RAM ( 500 nsec ) ..... 3-21
$256 \times 4$ Bit Static MOS RAM ( 350 nsec ) ..... 3-21
$256 \times 4$ Bit Static MOS RAM ( 250 nsec ) ..... 3-21
$256 \times 4$ Bit Static MOS RAM ( 450 nsec ) ..... 3-21
$256 \times 4$ Bit Static MOS RAM ( 175 nsec ) $\ldots .$. 3-25
$256 \times 4$ Bit Static MOS RAM ( 200 nsec ) $\ldots . . .3-25$
$256 \times 4$ Bit Static MOS RAM ( 500 nsec ) ...... 3-29
$256 \times 4$ Bit Static MOS RAM ( 350 nsec ) ..... 3-29
$256 \times 4$ Bit Static MOS RAM ( 250 nsec ) ..... 3-29
$256 \times 4$ Bit Static MOS RAM ( 450 nsec ) ..... 3-29
$256 \times 4$ Bit Static MOS RAM ( 175 nsec ) ..... 3-35
$256 \times 4$ Bit Static MOS RAM ( 200 nsec ) ...... 3-35
$1024 \times 4$ Bit Static MOS RAM ( 450 nsec ) .... 3-39
$1024 \times 4$ Static MOS RAM (200 risec) ....... 3-39
$1024 \times 4$ Bit Static MOS RAM ( 300 nsec ) .... 3-39
1024×4 Bit Static MOS RAM
Low Power ( 450 nsec ) ...................... 3-39
$1024 \times 4$ Bit Static MOS RAM
Low Power ( 200 nsec ) ...................... 3-39
$1024 \times 4$ Bit Static MOS RAM
Low Power ( 300 nsec ) ...................... 3-39
$1024 \times 4$ Bit Static MOS RAM ( 450 nsec ) .... 3-47
$1024 \times 4$ Bit Static MOS RAM ( 200 nsec ) .... 3-47 $1024 \times 4$ Bit Static MOS RAM ( 300 nsec ) .... 3-47
$1024 \times 4$ Bit Static MOS RAM ( 450 nsec ) .... 3-51
$1024 \times 4$ Bit Static MOS RAM ( 200 nsec ) .... 3-51
$1024 \times 4$ Bit Static MOS RAM ( 300 nsec ) .... 3-51
$1024 \times 4$ Bit Static MOS RAM ( 450 nsec ) .... 3-51
$1024 \times 4$ Bit Static MOS RAM ( 200 nsec ) .... 3-51
$1024 \times 4$ Bit Static MOS RAM ( 300 nsec ) .... 3-51
$1024 \times 4$ Bit Static MOS RAM ( 450 nsec ) .... 3-55
$1024 \times 4$ Bit Static MOS RAM ( 200 nsec ) .... $3-55$
$1024 \times 4$ Bit Static MOS RAM ( 300 nsec ) .... 3-55
4096x1 Bit Static MOS RAM ( 70 nsec ) ..... 3-59
4096x1 Bit Static MOS RAM ( 55 nsec ) ..... 3-59
4096x1 Bit Static MOS RAM ( 70 nsec ) ..... 3-59
Military $1024 \times 4$ Static MOS RAM
$\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)(450 \mathrm{nsec}) \ldots . . . . . .$. . 3-43 Military $1024 \times 4$ Static MOS RAM $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)(300 \mathrm{nsec}) \ldots . . . . . .{ }^{3}$. 43
2048x8 Static MOS ROM ( 550 nsec ) ......... 4-3
$2048 \times 8$ Static MOS ROM ( 450 nsec ) ......... 4-3
2048x8 Bit Static MOS ROM (300 nsec) ..... 4-7

SY2332
SY2333
SY2364
SY2401
SY2401-1
SY2533
SY2534
SY2534A
SY2535
SY2535A
SY2716
SY2716-1
SY2716-2
SY2802A
SY2803A
SY2804A
SY2825A
SY2826
SY2827
SY2833
SY2833A
SY2833B
SY2833C
SY4600
SY5009A
SY5101L
SY5101L-1
SY5101L-3
SY5101-8
SY6500/1

SY6500/1A

SY6502
SY6502A
SY6502B
SY6503
SY6503A
SY6503B

4096x8 Static MOS ROM ( 450 nsec ) ....... 4-11
$4096 \times 8$ Bit Static MOS ROM ( 450 nsec ) .... 4-11
$8192 \times 8$ Bit Static MOS ROM ............... 4-15
Dual 1024 Bit Dynamic MOS
Shift Register (1 MHz) ...................... 2-6
Dual 1024 Bit Dynamic MOS
Shift Register ( 2.5 MHz ) .................... 2-6
1024 Bit Static MOS Shift Register ........ 2-9
Dual 512 Bit Static MOS Shift
Register ( 1.5 MHz ) .......................... 2-13
Dual 512 Bit Static MOS Shift
Register ( 3.0 MHz ) ........................... 2-13
Dual 480 Bit Static MOS Shift
Register ( 1.5 MHz ) .......................... 2-13
Dual 480 Bit Static MOS Shift
Register ( 3.0 MHz ) ......................... 2-13


2048×8 Bit Static MOS EPROM UV
Erasable ( 390 nsec ) ........................ 4-19
Quad 256 Bit Dynamic MOS Shift
Register (10 MHz) ...........................2-15
Dual 512 Bit Dynamic MOS Shift
Register ( 10 MHz ) .......................... 2-15
Single 1024 Bit Dynamic MOS Shift
Register ( 10 MHz ) .......................... 2-15
Dual 1024 Bit Dynamic MOS Shift
Register, Recirculating ( 6 MHz ) $\ldots$........ 2-19
Dual 1024 Bit Dynamic MOS Shift
Register, Separate Recirculate ( 6 MHz ) ... 2-19
Single 2048 Bit Dynamic MOS Shift Register ( 6 MHz ) 2-19
1024 Bit Static MOS Shift Register ( 2 MHz ) $\quad 2-9$
1024 Bit Static MOS Shift Register ( 3 MHz ) $\quad 2-9$
1024 Bit Static MOS Shift Register ( 4 MHz ) $\quad 2-9$
1024 Bit Static MOS Shift Register ( 5 MHz ) $\quad 2-9$
$2048 \times 8$ Static MOS ROM ( 550 nsec ) ........ 4-25
CMOS Chronograph, 6 Digit LCD, Alarm,
Stopwatch Modes ........................... 6-3
$256 \times 4$ Static CMOS RAM
Power Down ( 650 nsec ) ..................... 3-63
$256 \times 4$ Static CMOS RAM
Power Down ( 450 nsec ) ..................... 3-63
$256 \times 4$ Static CMOS RAM
Power Down ( 650 nsec ) ..................... 3-63
$256 \times 4$ Static CMOS RAM
Power Down ( 800 nsec ) ..................... 3-63
40 Pin Single Chip Microcomputer with
2 K Bytes of ROM, 64 Bytes of RAM, 32 I/O
Lines and an Interval Timer. Software
Compatible with SY6502. ( 1 MHz ) ......... 5-14
40 Pin Single Chip Microcomputer with
2 K Bytes of ROM, 64 Bytes of RAM, 32 I/O
Lines and an Interval Timer. Software
Compatible with 6502A. ( 2 MHz ) $\ldots \ldots .$. . 5-14
40 Pin CPU, On-Chip Clock, 65K
Addressable Bytes ( 1 MHz ) ................ 5-2
40 Pin CPU, On-Chip Clock, 65K
Addressable Bytes ( 2 MHz ) ................. 5-2
40 Pin CPU, On-Chip Clock, 65 K
Addressable Bytes ( 3 MHz ) $\ldots \ldots \ldots . . .$. ......... 5-2
28 Pin CPU, On-Chip Clock, 4K
Addressable Bytes ( 1 MHz ) $\ldots \ldots . . . . .$. . $5-2$
28 Pin CPU, On-Chip Clock, 4K
Addressable Bytes ( 2 MHz ) ................ 5-2
28 Pin CPU, On-Chip Clock, 4K
Addressable Bytes ( 3 MHz ) .................. 5-2

SY6515A 28 Pin CPU, One Interrupt, External Clock, RDY Feature, 4K Addressable Bytes (2 MHz) ..... 5-2SY6515B
SY6520 40 Pin Peripheral Interface Adapter - Plug Replaceable to Motorola's PIA (1 MHz) ..... 5-27SY6520ASY6522 40 Pin Versatile Interface Adapter, Features
SY6522A
SY6530SY6532
SY6532ASY6545
SY6545A 40 Pin CRT Controller for Raster Scan Type Display ( 2 MHz ) ..... 5-79
SY6551A ( 1 MHz )
28 Pin Asynchronous Communications Interface Adapter with On-Board
28 Pin CPU, One Interrupt, External Clock, RDY Feature, 4K Addressable Bytes ( 3 MHz ) ..... 5-2
40 Pin Peripheral Interface Adapter - Plug Replaceable to Motorola's PIA (2 MHz) ..... 5-27of 6520 Plus Two Interval Timers, Latchingon I/O Pins, Shift Register for P/S and S/PInterface, Interrupt Flag and EnableRegisters for Ease of Use5-39
40 Pin Versatile Interface Adapter, Featuresof 6520 Plus Two Interval Timers, Latchingon I/O Pins, Shift Register for P/S and S/PInterface, Interrupt Flag and EnableRegisters for Ease of Use ( 2 MHz ) ......... 5-39
40 Pin Combo, 64 Bytes RAM, 1K Bytes ROM16 I/O Channels, Interval Timer ........... 5-59
40 Pin Combo, 128 Bytes RAM, 16 I/O Channels, Interval Timer ..... 5-71
40 Pin Combo, 128 Bytes RAM, 16 I/O Channels, Interval Timer ( 2 MHz ) ..... 5-71
40 Pin CRT Controller for Raster Scan Type Display ( 1 MHz ) ..... 5-79
SY6551
SY6551 28 Pin Asynchronous Communications Interface Adapter with On-BoardProgrammable Baud Rate Generator5-91Programmable Baud Rate Generator(2 MHz)5-91
Custom Applications - MOS/LSI ..... 7-2
System 65 Microcomputer Development System ..... 5-99
SYM-1 Single Board Computer with Keyboard and Display ..... 8-2
CP110 Super Jolt O.E.M. Board ..... 8-5
KTM-2 Keyboard Terminal Module ..... 8-4
GENERAL INFORMATION
Product Replacement Guide ..... 1-7
Ordering Information ..... 9-2
Packaging Information ..... 9-2


| SY21H11 | $256 \times 4$ Bit Static MOS RAM (175 nsec) ..... 3-25 |
| :---: | :---: |
| SY21H11-2 | $256 \times 4$ Bit Static MOS RAM ( 200 nsec ) ..... 3-25 |
| SY2112-1 | $256 \times 4$ Bit Static MOS RAM ( 500 nsec ) ..... 3-29 |
| SY2112A | $256 \times 4$ Bit Static MOS RAM ( 350 nsec ) ..... 3-29 |
| SY2112A-2 | $256 \times 4$ Bit Static MOS RAM ( 250 nsec ) ..... 3-29 |
| SY2112A-4 | $256 \times 4$ Bit Static MOS RAM ( 450 nsec ) ..... 3-29 |
| SY21H12 | $256 \times 4$ Bit Static MOS RAM (175 nsec) ..... 3-35 |
| SY21H12-2 | $256 \times 4$ Bit Static MOS RAM ( $200 \mathrm{nsec} \mathrm{)} \mathrm{....}. \mathrm{3-35}$ |
| SY2114 | 1024×4 Bit Static MOS RAM ( 450 nsec ) .... 3 3-39 |
| SY2114-2 | $1024 \times 4$ Static MOS RAM ( 200 nsec ) ....... 3-39 |
| SY2114-3 | $1024 \times 4$ Bit Static MOS RAM ( 300 nsec ) .... $3-39$ |
| SY2114L | $1024 \times 4$ Bit Static MOS RAM <br> Low Power (450 nsec) ...................... 3-39 |
| SY2114L-2 | $1024 \times 4$ Bit Static MOS RAM <br> Low Power (200 nsec) ..................... 3-39 |
| SY2114L-3 | $1024 \times 4$ Bit Static MOS RAM <br> Low Power ( 300 nsec ) ..................... 3-39 |
| SY2114LV | 1024x4 Bit Static MOS RAM (450 nsec) ... 3-47 |
| SY2114LV-2 | $1024 \times 4$ Bit Static MOS RAM ( $200 \mathrm{nsec} \mathrm{)} \mathrm{...}. \mathrm{3-47}$ |
| SY2114LV-3 | $1024 \times 4$ Bit Static MOS RAM ( 300 nsec ) .... 3-47 |
| SY2142 | 1024x4 Bit Static MOS RAM ( 450 nsec ) ...: 3-51 |
| SY2142-2 | $1024 \times 4$ Bit Static MOS RAM ( $200 \mathrm{nsec} \mathrm{)} \mathrm{...}. \mathrm{3-51}$ |
| SY2142-3 | $1024 \times 4$ Bit Static MOS RAM ( 300 nsec ) .... 3-51 |
| SY2142L | $1024 \times 4$ Bit Static MOS RAM ( 450 nsec ) .... 3-51 |
| SY2142L-2 | $1024 \times 4$ Bit Static MOS RAM ( 200 nsec ) .... 3-51 |
| SY2142L-3 | 1024x4 Bit Static MOS RAM ( $300 \mathrm{nsec} \mathrm{)} \mathrm{...}. \mathbf{3 - 5 1}$ |
| SY2142LV | 1024x4 Bit Static MOS RAM ( 450 nsec ) .... 3 3-55 |
| SY2142LV-2 | $1024 \times 4$ Bit Static MOS RAM ( 200 nsec ) .... 3-55 |
| SY2142LV-3 | $1024 \times 4$ Bit Static MOS RAM ( $300 \mathrm{nsec} \mathrm{)} \mathrm{...}. \mathrm{3-55}$ |
| SY2147 | $4096 \times 1$ Bit Static MOS RAM ( 70 nsec ) ..... 3-59 |
| SY2147-3 | $4096 \times 1$ Bit Static MOS RAM ( 55 nsec ) ..... 3-59 |
| SY2147L | $4096 \times 1$ Bit Static MOS RAM ( 70 nsec ) ..... 3-59 |
| SYM2114 | Military $1024 \times 4$ Static MOS RAM <br> $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)(450 \mathrm{nsec}) \ldots . . . . . . .{ }^{3-43}$ |
| SYM2114-3 | Military $1024 \times 4$ Static MOS RAM <br> $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)(300 \mathrm{nsec}) \ldots . . . . .$. 3-43 |
| SY5101L | $256 \times 4$ Bit Static CMOS RAM <br> Power Down ( 650 nsec ) ..................... 3-63 |
| SY5101L-1 | $256 \times 4$ Bit Static CMOS RAM <br> Power Down ( 450 nsec ) ..................... 3-63 |
| SY5101L-3 | $256 \times 4$ Bit Static CMOS RAM <br> Power Down ( 650 nsec ) ..................... 3-63 |
| SY5101-8 | $256 \times 4$ Bit Static CMOS RAM <br> Power Down ( 800 nsec ) ..................... 3-63 |
| READ O | OR |
| Static |  |
| SY2316A | 2048x8 Bit Static MOS ROM (550 nsec) ..... 4-3 |
| SY2316B | $2048 \times 8$ Bit Static MOS ROM ( 450 nsec ) ..... 4-3 |
| SY2316B-3 | $2048 \times 8$ Bit Static MOS ROM ( 300 nsec ) ..... 4-7 |
| SY2332 | $4096 \times 8$ Bit Static MOS ROM (450 nsec) .... 4-11 |
| SY2333 | $4096 \times 8$ Bit Static MOS ROM ( 450 nsec ) .... 4-11 |
| SY2364 | 8192x8 Bit Static MOS ROM .............. 4-15 |
| SY2716 | 2048×8 Bit Static MOS EPROM UV <br> Erasable ( 450 nsec ) ......................... 4-19 |
| SY2716-1 | $2048 \times 8$ Bit Static MOS EPROM UV <br> Erasable ( 350 nsec ) ......................... . 4-19 |
| SY2716-2 | $2048 \times 8$ Bit Static MOS EPROM UV <br> Erasable ( 390 nsec ) ......................... 4-19 |
| SY4600 | $2048 \times 8$ Bit Static MOS ROM (550 nsec) .... 4-25 |
| Timekeeping Products |  |
| SY5009A | CMOS Chronograph, 6 Digit LCD, Alarm, Stopwatch Modes ............................ 6-3 |
| Microprocessors |  |
| SY6500/1 | 40 Pin Single Chip Microcomputer with 2K Bytes of ROM, 64 Bytes of RAM, 32 I/O Lines and an Interval Timer. Software Compatible with SY6502. ( 1 MHz ) ......... 5-14 |
| SY6500/1A | 40 Pin Single Chip Microcomputer with 2K Bytes of ROM. 64 Bytes of RAM, 32 I/O Lines and an Interval Timer. Software Compatible with 6502A. ( 2 MHz ) $\ldots \ldots . .$. . 5-14 |


| SY6502 | 40 Pin CPU, On-Chip Clock, 65K Addressable Bytes ( 1 MHz ) ... | 5-2 |
| :---: | :---: | :---: |
| SY6502A | 40 Pin CPU, On-Chip Clock; 65K Addressable Bytes ( 2 MHz ) | 5-2 |
| SY6502B | 40 Pin CPU, On-Chip Clock, 65K Addressable Bytes ( 3 MHz ) ... | 5-2 |
| SY6503 | 28 Pin CPU, On-Chip Clock, 4K Addressable Bytes ( 1 MHz ) | 5-2 |
| SY6503A | 28 Pin CPU, On-Chip Clock, 4K Addressable Bytes ( 2 MHz ) .. | 5-2 |
| SY6503B | 28 Pin CPU, On-Chip Clock, 4 K Addressable Bytes ( 3 MHz ) .. | 5-2 |
| SY6504 | 28 Pin CPU, One Interrupt, On-Chip Clock, 8 K Addressable Bytes ( 1 MHz ) | 5-2 |
| SY6504A | 28 Pin CPU, One Interrupt, On-Chip Clock, 8 K Addressable Bytes ( 2 MHz ) | 5-2 |
| SY6504B | 28 Pin CPU, One Interrupt, On-Chip Clock, 8 K Addressable Bytes ( 3 MHz ) | 5-2 |
| SY6505 | 28 Pin CPU, One Interrupt, On-Chip Clock, RDY Feature, 4K Addressable Bytes <br> ( 1 MHz ) | 5-2 |
| SY6505A | 28 Pin CPU, One Interrupt, On-Chip Clock, RDY Feature, 4K Addressable Bytes ( 2 MHz ) | 5-2 |
| SY6505B | 28 Pin CPU, One Interrupt, On-Chip Clock, RDY Feature, 4K Addressable Bytes ( 3 MHz ) | 5-2 |
| SY6506 | 28 Pin CPU, On-Chip Clock, 2 Phases Brought Out, 4K Addressable Bytes (1 MHz) | 5-2 |
| SY6506A | 28 Pin CPU, On-Chip Clock, 2 Phases Brought Out, 4K Addressable Bytes ( 2 MHz ) | 5-2 |
| SY6506B | 28 Pin CPU, On-Chip Clock, 2 Phases Brought Out, 4 K Addressable Bytes ( 3 MHz ) | 5-2 |
| SY6507 | 28 Pin CPU, On-Chip Clock, RDY <br> Feature, 8 K Addressable Bytes | 5-2 |
| SY6507A | 28 Pin CPU, On-Chip Clock, RDY <br> Feature, 8K Addressable Bytes ( 12 MHz ) ... | 5-2 |
| SY6507B | 28 Pin CPU, On-Chip Clock, RDY <br> Feature, 8 K Addressable Bytes ( 3 MHz ) .... | 5-2 |
| SY6512 | 40 Pin CPU, External Clock, 65K Addressable Bytes ( 1 MHz ) | 5-2 |
| SY6512A | 40 Pin CPU, External Clock, 65K Addressable Bytes (2 MHz) ... | 5-2 |
| SY6512B | 40 Pin CPU, External Clock, 65K Addressable Bytes ( 3 MHz ) ... | 5-2 |
| SY6513 | 28 Pin CPU, External Clock, 4K Addressable Bytes (1 MHz) .. | 5-2 |
| SY6513A | 28 Pin CPU, External Clock, 4K Addressable Bytes ( 2 MHz ) ... | 5-2 |
| SY6513B | 28 Pin CPU, External Clock, 4K Addressable Bytes ( 3 MHz ) | 5-2 |
| SY6514 | 28 Pin CPU, External Clock, 8 K Addressable Bytes ( 1 MHz ) | 5-2 |
| SY6514A | 28 Pin CPU, External Clock, 8 K Addressable Bytes ( 2 MHz ) | 5-2 |


| SY6514B | 28 Pin CPU, External Clock, 8K Addressable Bytes ( 3 MHz ) .. | 5-2 |
| :---: | :---: | :---: |
| SY6515 | 28 Pin CPU, One Interrupt, External Clock, RDY Feature, 4K Addressable Bytes <br> ( 1 MHz ) | 5-2 |
| SY6515A | 28 Pin CPU, One Interrupt, External Clock, RDY Feature, 4K Addressable Bytes ( 2 MHz ) | -2 |
| SY6515B | 28 Pin CPU, One Interrupt, External Clock, RDY Feature, 4K Addressable Bytes ( 3 MHz ) | 5-2 |
| Microprocessor Peripheral Circuits |  |  |
| SY6520 | 40 Pin Peripheral Interface Adapter - Plug Replaceable to Motorola's PIA <br> (1 MHz) | 5-27 |
| SY6520A | 40 Pin Peripheral Interface Adapter - Plug Replaceable to Motorola's PIA <br> ( 2 MHz ) | 5-27 |
| SY6522 | 40 Pin Versatile Interface Adapter, Features of 6520 Plus Two Interval Timers, Latching On I/O Pins Shift Register for P/S and S/P Interface, Interrupt Flag and Enable Registers for Ease of Use ( 1 MHz ) | 5-39 |
| SY6522A | 40 Pin Versatile Interface Adapter, Features of 6520 Plus Two Interval Timers, Latching on $1 / O$ Pins, Shift Register for P/S and S/P Interface, Interrupt Flag and Enable Registers for Ease of Use ( 2 MHz ) | 5-39 |
| SY6530 | 40 Pin Combo, 64 Bytes RAM, 1 K Bytes ROM, 16 I/O Channels, Interval Timer | 5-59 |
| SY6532 | 40 Pin Combo, 128 Bytes RAM, 16 I/O Channels, Interval Timer ( 1 MHz ) ... | 5-71 |
| SY6532A | 40 Pin Combo, 128 Bytes RAM, 16 I/O Channels, Interval Timer ( 2 MHz ) ... | 71 |
| SY6545 | 40 Pin CRT Controller for Raster Scan Type Display ( 1 MHz ) | 5-79 |
| SY6545A | 40 Pin CRT Controller for Raster Scan Type Display ( 2 MHz ) | 5-79 |
| SY6551 | 28 Pin Asynchronous Communications Interface Adapter with On-Board Programmable Baud Rate Generator <br> ( 1 MHz ) | 5-91 |
| SY6551A | 28 Pin Asynchronous Communications Interface Adapter with On-Board Programmable Baud Rate Generator (2 MHz) ...................................... | 5-91 |
| Custom Circuits |  |  |
| Custom Capabilities - MOS/LSI |  |  |
| System Components |  |  |
| System 65 | Microcomputer Development System | 5-99 |
| SYM-1 | Single Board Computer with Keyboard and Display |  |
| KTM-2 | Keyboard Terminal Module |  |
| CP110 | Super Jolt O.E.M. Board |  |

## $\underset{\text { Synertek }}{\text { SNCORPOAATED }}$ Random Access Memory (RAM)

| PART NUMBER | REPLACE WITH | PART NUMBER | REPLACE WITH | PART NUMBER | REPLACE WITH |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AMD |  | AM9111EPC | SYP21H11-2 | 21L02AP | SYP21L02-1 |
| AM9114BPC | SYP2114 | AM9111EDC | SYC21H11-2 | 21L02AD | SYC21L02-1 |
| AM9114BDC | SYC2114 | P2112 | SYP2112 | 21L02BP | SYP21L02B |
| AM91L14BPC | SYP2114L | C2112 | SYC2112 | 21L02AP | SYP21L02-1 |
| AM91L14BDC | SYC2114L | AM9112APC | SYP2112-1 | 21L02AD | SYC21L02-1 |
| AM9114CPC | SYP2114-3 | AM9112ADC | SYC2112-1 | 21L02BP | SYP21L02B |
| AM9114CDC | SYC2114-3 | AM9112BPC | SYP2112A | 21L02BD | SYC21L02B |
| AM91L14CPC | SYP2114L-3 | AM9112BDC | SYC2112A | Fujitsu |  |
| AM91L14CDC | SYC2114L-3 | AM9112DPC | SYP2112A-2 | MB8114N | SYP2114-3 |
| AM9114EPC | SYP2114-2 | AM9112DPC | SYC2112A-2 | MB8114NL | SYP2114L-3 |
| AM9114EDC | SYC2114-2 | AM9112EPC | SYP21H12-2 SYC21H12-2 | MB8114E | SYP2114-2 |
| AM9142BPC | SYP2142 |  |  | MB8114EL | SYP2114L-2 |
| AM9142BDC | SYC2142 |  |  | MB8102 | SYP2102A-4 |
| AM91L42BPC | SYP2142L | AMI |  | UB8101N | SYP2101A-4 |
| AM91L42BDC | SYC2142L | S2114-3 | SYP2114-3 | UB8101E | SYP2101A-2 |
| AM9142-3BPC | SYP2142-3 | S2114L-3 | SYP2114L-3 | UB8111N | SYP2111A-4 |
| AM9142-3BDC | SYC2142-3 | S2114-2 | SYP2114-2 | UB8111E | SYP2111A-2 |
| AM91L42-3BPC | SYP2142L-3 | S2114L-2 | SYP2114L-2 | UB8112N | SYP2112A-4 |
| AM91L42-3BDC | SYC2142L-3 |  | SYP2114-2 | UB8112E | SYP2112A-2 |
| AM9142-2BDC | SYC2142-2 | EMM |  |  |  |
| AM91L42-2BPC | SYP2142L-2 | 2114UCB | SYP2114 | HM472114-4 | SYC2114L |
| AM91L42-2BDC | SYC2142L-2 | 2114UCA | SYC2114 | HM435101-1 | SYC5101L-1 |
| AM9102APC | SYP2102-1 | 2114UCE | SYD2114 | HM435101 | SYC5101L |
| AM9102ADC | SYC2102-1 | L2114UCB | SYP2114L | Intel |  |
| AM9102DPC | SYP2102A-2 | L2114UCA | SYC2114L |  |  |
| AM9102DDC | SYC2102A-2 | L2114UCE | SYD2114L | P2114 | SYP2114 |
| AM9102EPC | SYP21H02-2 | 2114-3CB | SYP2114-3 | C2114 | SYC2114 |
| AM9102EDC | SYC21H02-2 | 2114-3CA | SYC2114-3 | D2114 | SYD2114 |
| AM91L02APC | SYP21L02-1 | 2114-3CE | SYD2114-3 | P2114L | SYP2114L |
| AM91L02ADC | SYC21L02-1 | L2114-3CB | SYP2114L-3 | C2114L | SYC2114L |
| AM91L02BPC | SYP21L02B | L2114-3CA | SYC2114L-3 | D2114L | SYD2114L |
| AM91L02BDC | SYC21L02B | L2114-3CE | SYD2114L-3 | P2114-3 | SYP2114-3 |
| AM9101APC | SYP2101-1 | 2114-2CB | SYP2114-2 | C2114-3 | SYC2114-3 |
| AM9101ADC | SYC2101-1 | 2114-2CA | SYC2114-2 | D2114-3 | SYD2114-3 |
| AM9101BPC | SYP2101A | 2114-2CE | SYC2114-2 | P2114L-3 | SYP2114L-3 |
| AM9101BDC | SYC2101A | L2114-2CB | SYP2114L-2 | C2114L-3 | SYC2114L-3 |
| AM9101DPC | SYP2101A-2 | L2114-2CA | SYC2114L-2 | D2114L-3 | SYD2114L-3 |
| AM9101DDC | SYC2101A-2 | L2114-2CE | SYD2114L-2 | P2114-2 | SYP2114-2 |
| AM9101EPC | SYP21H01-2 |  |  | C2114-2 | SYC2114-2 |
| AM9101EDC | SYC21H01-2 | Fairchild |  | D2114-2 | SYC2114-2 |
| P2111 | SYP2111 | 2102P | SYP2102 | P2114L-2 | SYP2114L-2 |
| C2111 | SYC2111 | 2102D | SYC2102 | C2114L-2 | SYC2114L-2 |
| AM9111APC | SYP2111-1 | 2102-2P | SYP2102-1 | D2114L-2 | SYD2114L-2 |
| AM9111ADC | SYC2111-1 | 2102-2D | SYC2102-1 | P2142 | SYP2142 |
| AM9111BPC | SYP2111A | 2102-1P | SYP2102A-4 | C2142 | SYC2142 |
| AM9111BDC | SYC2111A | 2102-1D | SYC2102A-4 | P2142L | SYP2142L |
| AM9111DPC | SYP2111A-2 | 2102FP | SYP2102A-2 | C2142L | SYC2142L |
| AM9111DDC | SYC2111A-2 | 2102FD | SYC2102A-2 | P2142-3 | SYP2142-3 |


| PART NUMBER | REPLACE WITH | PART NUMBER | REPLACE WITH | PART NUMBER | REPLACE WITH |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C2142-3 | SYC2142-3 | P21143 | SYP2114-3 | 2102A-2B | SYP2102A-2 |
| P2142L-3 | SYP2142L-3 | D21143 | SYD2114-3 | 2102A-2IJA | SYC2102A-2 |
| C2142L-3 | SYC2142L-3 | P2114L3 | SYP2114L-3 | 21L02B | SYP21L02 |
| P2142-2 | SYP2142-2 | D2114L3 | SYD2114L-3 | 21L02IJA | SYC21L02 |
| C2142-2 | SYC2142-2 | P21142 | SYP2114-2 | 21L02-1B | SYP21L02-1 |
| P2142L-2 | SYP2142L-2 | D21142 | SYC2114-2 | 21L02-1IJA | SYC21L02-1 |
| C2142L-2 | SYC2142L-2 | P2114L2 | SYP2114L-2 | 21F02B | SYP21L02B |
| P2102A-4 | SYP2102A-4 | D2114L2 | SYD2114L-2 | 21F021JA | SYC21L02B |
| C2102A-4 | SYC2102A-4 | Motorola |  | 2102AB | SYP21L02A |
| D2102A-4 | SYD2102A-4 |  |  | 2102AIJA | SYC21L02A |
| P2102A-2 | SYP2102A-2 | MCM2114P-45 | SYP2114 | 2102AL-4B | SYP21L02BL |
| C2102A-2 | SYC2102A-2 | MCM2114C-45 | SYC2114 | 2102AL-4IJA | SYC21L02BL |
| D2102A-2 | SYD2102A-2 | MCM21L14P-45 | SYP2114L | 2102ALB | SYP21L02AL |
| P2102A | SYP21L02B | MCM21L14C-45 | SYC2114L | 2102ALIJA | SYC21L02AL |
| C2102A | SYC21LO2B | MCM2114P-30 | SYP2114-3 | 2101XC | SYP2101-1 |
| D2102B | SYD21L02B | MCM2114C-30 | SYC2114-3 | 2101IMA | SYC2101-1 |
| P2102AL-4 | SYP21L02BL | MCM21L14P-30 | SYP2114L-3 | 2101-1XC | SYP2101-1 |
| P2102AL | SYP21L02AL | MCM21L14C-30 | SYC2114L-3 | 2101IMA | SYC2101-1 |
| P2101A-4 | SYP2101A-4 | MCM2114P-20 | SYP2114-2 | 2111XA | SYP2111 |
| C2101A-4 | SYC2101A-4 | MCM2114C-20 | SYC2114-2 | 21111KA | SYC2111 |
| P2101A | SYP2101A | MCM21L14P-20 | SYP2114L-2 | 2111-1XA | SYP2111-1 |
| C2101A | SYC2101A | MCM21L14C-20 | SYC2114L-2 | 2111-1/KA | SYC2111-1 |
| P2101A-2 | SYP2101A-2 | National |  | 2112B | SYP2112 |
| C2101A-2 | SYC2101A-2 |  |  | 2112IJA | SYC2112 |
| P2111A-4 | SYP2111A-4 | MM2102N | SYP2102 | 2112-1B | SYP2112-1 |
| C2111A-4 | SYC2111A-4 | MM2102D | SYC2102 | 2112-11JA | SYC2112-1 |
| D2111A-4 | SYD2111A-4 | MM2102N | SYP21L02 |  |  |
| P2111A | SYP2111A | MM2102D | SYC21L02 | T.I. |  |
| C2111A | SYC2111A | MM2102-1N | SYP21L02-1 | TMS4045-45NL | SYP2114 |
| D2111A | SYD2111A | MM2102-1D | SYC21L02-1 | TMS4045-45JL | SYC2114 |
| P2111A-2 | SYP2111A-2 | MM2102AN | SYP21L02A | TMS40L45-45NL | SYP2114L |
| C2111A-2 | SYC2111A-2 | MM2102AD | SYC21L02A | TMS40L45-45JL | SYC2114L |
| D2111A-2 | SYD2111A-2 | MM2102A-4N | SYP21L02B | TMS4045-30NL | SYP2114-3 |
| P2112A-4 | SYP2112A-4 | MM2102A-4D | SYC21L02B | TMS4045-30JL | SYC2114-3 |
| C2112A-4 | SYC2112A-4 | MM2101-1N | SYP2101-1 | TMS40L45-30NL | SYP2114L-3 |
| D2112A-4 | SYD2112A-4 | MM2101-1D | SYC2101-1 | TMS40L45-30JL | SYC2114L-3 |
| P2112A | SYP2112A | MM2111N | SYP2111 | TMS4045-20NL | SYP2114-2 |
| C2112A | SYC2112A | MM2111D | SYC2111 | TMS4045-20JL | SYC2114-2 |
| D2112A | SYD2112A | MM2111-1N | SYP2111-1 | TMS4035-NL | SYP2102 |
| P2112A-2 | SYP2112A-2 | MM2111-1D | SYC2111-1 | TMS4035JL | SYC2102 |
| C2112A-2 | SYC2112A-2 | MM2112N | SYP2112 | TMS4033NL | SYP2102A-4 |
| D2112A-2 | SYD2112A-2 | MM2112D | SYC2112 | TMS4033JL | SYC2102A-4 |
| P5101L-1 | SYP5101L-1 | NEC |  | TMS4039NL | SYP2101-1 |
| C5101L-1 | SYC5101L-1 |  |  | TMS4039JL | SYC2101-1 |
| P5101L | SYP5101L | MPD5101L-1 | SYP5101L-1 | TMS4039-1NL | SYP2101A-4 |
| C5101L | SYC5101L | MPD5101L | SYP5101L | TMS4039-1JL | SYC2101A-4 |
| P5101L-3 | SYP5101L-3 | Signetics |  | TMS4042NL | SYP2111 |
| C5101L-3 | SYC5101L-3 |  |  | TMS4042JL | SYC2111 |
| Intersil |  | 2102IJA | SYC2102 | TMS4042-2NL | SYP2111A-4 |
|  |  | 2102-1B | SYP2102-1 | TMS4042-2JL | SYC2111A-4 |
| P2114 | SYP2114 | 2102-1IJA | SYC2102-1 | TMS4043NL | SYP2112 |
| D2114 | SYD2114 | $2102 \mathrm{~A}-4 \mathrm{~B}$ | SYP2102A-4 | TMS4043JL | SYC2112 |
| P2114L | SYP2114L | 2102A-4IJA | SYC2102A-4 | TMS4043-2NL | SYP2112A-4 |
| D2114L | SYD2114L |  |  | TMS4043-2JL | SYC2112A-4 |

Read-Only Memory (ROM)

| PART NUMBER | REPLACE WITH | PART NUMBER | REPLACE WITH | PART NUMBER | REPLACE WITH |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AMD |  | RO-3-9316C | SYP2316B-3 | NEC |  |
| AM9217BPC | SYP2316A | RO-3-9332B | SYP2332 | UPD2316A | SYP2316A |
| AM9217BDC | SYC2316A | Intel |  | UPD2316E | SYP2316B |
| AM9218BPC | SYP2316B | P2316A | SYP2316A | UPD2332 | SYP2332 |
| AM9218BDC | SYC2316B | C2316A | SYC2316A | Signetics |  |
| AM9218CPC | SYP2316B-3 | P2316E | SYP2316B |  |  |
| AM9218CDC | SYC2316B-3 | C2316E | SYC2316B | 2616N | SYP2316B |
| AM9232BPC | SYP2332 |  |  | 2616INC | SYC2316B |
| AM9232BDC | SYC2332 | Motorola |  | 2616-1N | SYP2316B-3 |
| AMI |  | MCM68316A | SYP2316A | 2616-1INC | SYC2316B-3 |
|  |  | MCM68316E | SYP2316B | 2633 N | SYP2332 |
| S6831A | SYP2316A | MCM68332 | SYP2332 | 26331NC | SYC2332 |
| S6831B | SYP2316B | National |  | T.I. |  |
| EA |  |  |  | TMS4732NL | SYP2332 |
| EA2316A | SYP2316A | MM2316A <br> MM5258 |  | TMS4732JL | SYC2332 |

## Shift Registers

| PART NUMBER | REPLACE WITH | PART NUMBER | REPLACE WITH | PART NUMBER | REPLACE WITH |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AMD |  | AM2803PC | SYP2803A | MM5027D | SYC2827 |
| AM1402APC |  | AM2803HC | SYT2803A | MM5058N | SYP2533 |
| AM1402APC | SYP1402A | AM2804PC | SYP2804A | MM5058D | SYC2533 |
| AM1403APC | SYP1403A | AM2804HC | SYT2804A | Signetics |  |
| AM1403A | SYT1403A | Intel |  | 2502B | SYP1402A |
| AM1404APC | SYP1404A | P2401 | SYP2401 | 25021 | SYC1402A |
| AM1404A | SYT1404A | C2401 | SYC2401 | 2503 V | SYP1403A |
| AM9401PC | SYP2401 |  |  | 2503TA | SYT1403A |
| AM9401DC | SYC2401 | National |  | 2504 V | SYP1404A |
| AM2825PC | SYP2825A | mm1402AN | SYP1402A | 2504TA | SYT1404A |
| AM2825DC | SYC2825A | MM1402AD | SYC1402A | 2533 V | SYP2533 |
| AM2826PC | SYP2826 | MM1403AN | SYP1403A | 2502 | SYP2802A |
| AM2826DC | SYC2826 | MM1403AH | SYT1403A | 2503 | SYP2803A |
| AM2827PC | SYP2827 | MM1404AN | SYP1404A | 2504 | SYP2804A |
| AM2827DC | SYC2827 | MM1404AH | SYT1404A |  |  |
| AM2533V | SYP2533 | MM5025N | SYP2825A |  |  |
| AM2533DC | SYC2533 | MM5025D | SYC2825A |  |  |
| AM2833PC | SYP2833 | MM5026N | SYP2826 |  |  |
| AM2833DC | SYC2833 | MM5026D | SYC2826 |  |  |
| AM2802PC | SYP2802A | MM5027N | SYP2827 |  |  |
| AM2802DC | SYC2802A |  |  |  |  |



- Synertek ion implanted silicon gate process
- 5 MHz data rate-minimum
- 2.5 MHz clock rate
- TTL, DTL compatible
- Reduced clock capacitance, 85 pF
- Reduced power dissipation, $80 \mu \mathrm{~W} / \mathrm{bit}$ at 1.0 MHz

The SY1402A, 1403A and 1404A $2 \phi$ dynamic shift registers utilize $1 / O$ multiplexing techniques to attain a 5.0 MHz data rate with a clock rate of only 2.5 MHz . The inputs and outputs are bipolar and MOS compatible for ease of implementation in a TTL, DTL and a high- or low-threshold MOS system.

Clock power and $V_{\text {DD }}$ current have been significantly reduced due to the advantages inherent in an ion implanted silicon gate design over a conventional
silicon gate design. These savings directly affect the cost of the overhead circuitry (clock drivers, power supplies) for a shift register memory system.

The SY1402A, 1403A and 1404A are used effectively in applications requiring low cost serial memory such as CRT refresh, line and page storage for facsimile transmitters and receivers, and character stofage for high speed printers.

PIN CONFIGURATION


SYM1403A


PIN CONFIGURATION


PIN CONFIGURATION


SYM1404A


ORDERING INFORMATION
Order
Number
SYP1404A
SYM1404A
SYP1403A
SYM1403A
SYP1402A
SYC1402A

Package Type
Plastic Dip TO Can
Plastic Dip
TO Can
Plastic Dip
Ceramic Dip

Organization
$1024 \times 1 \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$1024 \times 1 \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$512 \times 2 \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$512 \times 2 \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$256 \times 4 \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$256 \times 4 \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

Temperature Under Bias
Storage Temperature
Power Dissipation ${ }^{(2)}$
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
1 Watt

Data and Clock Input Voltages and Supply Voltages with respect to $V_{C C}$
+0.5 V to -20 V
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$, unless otherwise specified
$V_{D D}=-5 V \pm 5 \%$ or $-9 V \pm 5 \%$

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol \& Test \& Min. \& Typ. ${ }^{(3)}$ \& Max. \& Unit \& Conditions <br>
\hline ${ }_{\text {LII }}$ \& Input Load Current \& \& $<10$ \& 500 \& nA \& $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ <br>
\hline 'Lo \& Output Leakage Current \& \& $<10$ \& 1000 \& nA \& $V_{\text {OUT }}=0.0 \mathrm{~V}, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ <br>
\hline ${ }^{\text {L }}$ C \& Clock Leakage Current \& \& 10 \& 1000 \& nA \& Max. $V_{\text {ILC }}$. $T_{A}=25^{\circ} \mathrm{C}$ <br>
\hline $V_{\text {IL }}$ \& Input "Low" Voltage \& $V_{\text {CC- }}$-10 \& \& $V_{C C}-4.2$ \& v \& <br>
\hline $\underline{V_{\text {IH }}}$ \& Input "High" Voltage \& $\mathrm{v}_{\mathrm{CC}}$-2 \& \& $\mathrm{V}_{\mathrm{CC}}+3$ \& v \& <br>
\hline \multicolumn{7}{|l|}{$V_{D D}=-5 V \pm 5 \%$} <br>
\hline IDD1

IDD2 \& Power Supply Current
Power Supply Current \& \& 15 \& 20
22 \& $m A$

$m A$ \& $$
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\left\{\begin{array} { l } 
{ \text { Output at Logic } { } ^ { \prime \prime } \mathrm { O } ^ { \prime \prime } , } \\
{ 5 \mathrm { MHz } \text { Data Rate, } } \\
{ 3 3 \% \text { Duty Cycle, } } \\
{ \mathrm { T } _ { \mathrm { C } } = 0 ^ { \circ } \mathrm { C } }
\end{array} \left\{\begin{array}{l}
\text { Continuous Operation. } \\
V_{\text {ILC }}=\mathrm{V}_{\mathrm{CC}}-17 \mathrm{~V}
\end{array}\right.\right.
\end{aligned}
$$ <br>

\hline $V_{\text {ILC }}$ \& Clock Input Low Voltage \& $V_{\text {CC- }} 17$ \& \& $\mathrm{V}_{\mathrm{CC}-15}$ \& $v$ \& <br>
\hline VIHC \& Clock Input High Voltage \& $v_{\text {CC }}-1$ \& \& $v_{C C}{ }^{+} 3$ \& v \& <br>
\hline $\mathrm{V}_{\mathrm{OL}}$ \& Output Low Voltage \& \& -. 3 \& 0.5 \& v \& $\mathrm{R}_{\mathrm{L} 1}=3 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ <br>
\hline $\mathrm{V}_{\mathrm{OH} 1}$ \& Output High Voltage Driving TTL \& 2.4 \& 3.5 \& \& $v$ \& $R_{L 1}=3 \mathrm{~K}$ to $\mathrm{V}_{\text {DD }}, \mathrm{I}_{O H}=-100 \mu \mathrm{~A}$ <br>

\hline $\mathrm{V}_{\mathrm{OH} 2}$ \& Output High Voltage Driving MOS \& $\mathrm{V}_{\mathrm{CC}}-1.6$ \& $\mathrm{V}_{\text {CC }}{ }^{-1}$ \& \& V \& | $R_{L 2}=4.7 \mathrm{~K}$ to $V_{D D}$ |
| :--- |
| (See p. 4 for connection) | <br>

\hline \multicolumn{7}{|l|}{$V_{\text {OD }}=-9 \mathrm{~V} \pm 5 \%$} <br>
\hline IDD3

IDD4 \& Power Supply Current
Power Supply Current \& \& 15 \& 20
22 \& $m A$

$m A$ \& $$
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\left\{\begin{array} { l } 
{ \text { Output at Logic } { } ^ { \prime \prime } \mathrm { O } ^ { \prime \prime } \text { ", } } \\
{ 3 \mathrm { MHzz } \text { Data Rate, } } \\
{ 2 6 \% \text { Duty Cycle, } } \\
{ \mathrm { T } _ { \mathrm { C } } = 0 ^ { \circ } \mathrm { C } }
\end{array} \left\{\begin{array}{l}
\text { Continuous Operation, } \\
V_{I L C}=\mathrm{V}_{\mathrm{CC}}-14.7 \mathrm{~V}
\end{array}\right.\right.
$$ <br>

\hline $V_{\text {ILC }}$ \& Clock Input Low Voltage \& $V_{C C-14.7}$ \& \& $V_{\text {CC }}-12.6$ \& v \& <br>
\hline $V_{\text {IHC }}$ \& Clock Input High Voltage \& $v_{C C-1}$ \& \& $\mathrm{V}_{\text {CC }}+3$ \& $v$ \& $\mathrm{R}_{\mathrm{L} 1}=4.7 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}} \cdot 1 \mathrm{OL}=1.6 \mathrm{~mA}$ <br>
\hline $\mathrm{V}_{\mathrm{OL}}$ \& Output Low Voltage \& \& -. 3 \& 0.5 \& $v$ \& $\mathrm{R}_{\mathrm{L} 1}=4.7 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}} \cdot \mathrm{I}^{\prime} \mathrm{OL}=1.6 \mathrm{~mA}$ <br>
\hline $\mathrm{VOH}^{1}$ \& Output High Voltage Driving TTL \& 2.4 \& 3.5 \& \& v \& $\mathrm{R}_{\mathrm{L} 1}=4.7 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}} \cdot 1 \mathrm{OH}=-100 \mu \mathrm{~A}$ <br>
\hline $\mathrm{VOH}^{2}$ \& Output High Voltage Driving MOS \& $V_{C C}-1.9$ \& $\mathrm{V}_{\text {CC }}{ }^{-1}$ \& \& V \& $\left.\begin{array}{l}R_{\mathrm{L} 2}=6.2 \mathrm{~K} \text { to } \mathrm{V}_{\mathrm{DD}} \\ \mathrm{R}_{\mathrm{L} .3}=3.9 \mathrm{~K} \text { to } \mathrm{V}_{\mathrm{CC}}\end{array}\right) \quad \begin{aligned} & \text { (See } \mathrm{p} .4 \text { for } \\ & \text { connection) }\end{aligned}$ <br>
\hline
\end{tabular}

Note 1: Stresses listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: The 1 watt dissipation is not to be construed.as an operating rating (see note 1). For operating at elevated temperatures the device must be derated based as shown on page 4 . When operating at $V_{D D}=-5 V \pm 5 \%$ the maximum duty cycle is $33 \%$ and at $V_{D D}=-9 V+5 \%$ the maximum duty cycle is $26 \%$. In applications the duty cycle should be a minimum to reduce power dissipation. Duty cycle $=\left[t_{\phi} P W+1 / 2\left(t_{R}+t_{F}\right)\right] \times$ clock rate.
Note 3: Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and at nominal voltages.
A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; V_{C C}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Test | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=-5 \mathrm{~V} \pm 5 \% \\ & \text { (Test Load 1) } \end{aligned}$ |  | $\begin{gathered} V_{D D}=-9 \mathrm{~V} \pm 5 \% \\ \text { (Test Load 2) } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Frequency | Clock Rep Rate |  | 2.5 |  | 1.5 | MHz |
| Frequency | Data Rep Rate | Note 1 | 5.0 | Note 1 | 3.0 | MHz |
| $\mathrm{t}_{\phi} \mathrm{PW}$ | Clock Pulse Width | . 130 | 10 | . 170 | 10 | $\mu \mathrm{sec}$ |
| $t_{\phi}$ D | Clock Pulse Delay | 10 | Note 1 | 10 | Note 1 | nsec |
| $t_{\text {R }}, t_{F}$ | Clock Pulse Transition |  | 1000 |  | 1000 | nsec |
| tow | Data Write Time (Set Up) | 30 |  | 60 |  | nsec |
| ${ }^{\text {t }} \mathrm{DH}$ | Data To Clock Hold Time | 20 |  | 20 |  | nsec |
| ${ }^{1} A_{+}, t_{A-}$ | Clock To Data Out Delay |  | 90 |  | 110 | nsec |

CAPACITANCE ${ }^{2} V_{C C}=+5 V \pm 5 \%, V_{D D}=-5 V \pm 5 \%$ or $-9 V \pm 5 \%, T_{A}=25^{\circ} \mathrm{C}$
\(\left.\begin{array}{lllll}\hline Symbol \& Test \& Typ. \& Max. \& Conditions <br>
\hline C_{I N} \& Input Capacitance \& 5 \mathrm{pF} \& 10 \mathrm{pF} \& V_{IN}=V_{C C} <br>
C_{OUT} \& Output Capacitance \& 5 \mathrm{pF} \& 10 \mathrm{pF} \& V_{OUT}=V_{C C} <br>
C_{\phi} \& Clock Capacitance \& 70 \mathrm{pF} \& 85 \mathrm{pF} \& \mathrm{V}_{\phi}=V_{C C} <br>

C_{\phi 1 \phi 2} \& Clock to Clock Capacitance \& 11 \mathrm{pF} \& 16 \mathrm{pF} \& V_{\phi}=V_{C C}\end{array}\right\}\)| MHz |
| :--- |

Note 1: See page 4 for guaranteed curve. Note 2: This parameter is periodically sampled and is not $100 \%$ tested.

## SWITCHING CHARACTERISTICS

## Conditions of Test

Input rise and fall times: 10 nsec
Output Load is 1 TTL gate


Timing Diagram


[^0]
## TYPICAL CHARACTERISTICS



MAXIMUM ALLOWABLE
POWER DISSIPATION


MINIMUM OPERATING DATA RATE OR MAXIMUM CLOCK PULSE DELAY VS. TEMPERATURE

## DTL/TTL MOS Interfaces



## MEMORY PRODUCTS

- Single Supply Voltage $\cdot+5 \mathrm{~V}$
- Fully TTL Compatible - Inputs, Outputs and Clock
- Guaranteed 1 MHz Operation (SY2401) or 2.5 MHz Operation (SY2401-1) With 100pF Load, Over Temperature
- Low Power Dissipation - $150 \mu \mathrm{~W} /$ Bit Typical at Maximum Clock Rate
- Low Clock Capacitance - 7pF
- Write/Recirculate and Chip Select Logic Incorporated on Chip
- Standard Configuration - Dual 1024 Bit

The SY2401 is a 2048 -bit dynamic recirculating shift register. It is directly TTL compatible in all respects: inputs, outputs, clock and a single +5 V power supply.
Write/recirculate controls are provided to eliminate the need for external logic elements when recirculating data.

Two Chip Select inputs have been provided to allow easy selection of an individual package when outputs of several devices have been "OR-tied." A separate

PIN CONFIGURATION


## ORDERING INFORMATION

| $\quad$Order <br> Number | Package <br> Type | Clock <br> Frequency | Temperature <br> Range |
| :--- | :---: | :---: | :---: |
| SYP2401 | Plastic DIP | 1 MHz | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2401 | Ceramic DIP | 1 MHz | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2401-1 | Plastic DIP | 2.5 MHz | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2401-1 | Ceramic DIP | 2.5 MHz | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

PIN NAMES

| IN | Data Input | OUT | Data Output |
| :--- | :--- | :--- | :--- |
| W/R | Write/Recirculate | $R_{\mathrm{L}}$ | Internal Load |
|  | Control |  | Resistor |
| $\overline{\mathrm{CS}}_{\mathrm{X}}, \overline{\mathrm{CS}}_{\mathrm{Y}}$ | Chip Select Input | N.C. | No Connection |

internal "pull-up" resistor ( $R_{L}$ ) is provided which can be externally connected to the output pin to achieve full signal swing.

This shift register is fabricated with ion-implanted N -channel silicon gate technology. This technology provides the designer with high performance, easy to use MOS circuits. Only a single +5 V Power supply is needed and all devices are directly TTL compatible, including clocks.


TRUTH TABLE

| FUNCTION | PIN SYMBOL |  |  |
| :---: | :---: | :---: | :---: |
|  | W/R | $\overline{\mathrm{CS}} \mathrm{X}$ | $\overline{\mathrm{CS}} \mathrm{Y}$ |
| WRITE MODE | H | L | L |
| RECIRCULATE | L | X | X |
|  | X | H | X |
|  | X | X | H |
| READ MODE | X | L | L | $H=$ Logic High Level $L=$ Logic Low Level $X=$ Don't Care Condition

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias
Storage Temperature
Power Dissipation
Voltage on Any Pin with
Respect to Ground
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ 1W
-0.5 V to +7 V

## *COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cC}}=+5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | SY2401 SY2401-1 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{(1)}$ | Max. |  |  |
| ILI | Input Leakage |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}$ |
| ILO | Output Leakage |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=5.25 \mathrm{~V}$ |
| ICC | Power Supply |  |  | 70 | mA | $\left.\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right) \mathrm{V}_{C C}=5.25 \mathrm{~V}$; |
|  | Current |  |  | 80 | mA | $\left.\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right\} 880 \%$ Duty Cycle |
| $V_{\text {IH }}$ | Input High Level Voltage (All Inputs) | 2.2 |  | 5.25 | V |  |
| VIL | Input Low Level Voltage (All Inputs) | -0.3 |  | 0.65 | V |  |
| ${ }^{\text {IOL }}$ | Output Low Sink Current | 6.3 | 10 |  | mA | $\mathrm{V}_{\mathrm{OL}}=0.45 \mathrm{~V}$ |
| $\mathrm{VOH}^{\text {O }}$ | Output High Level Voltage | 2.4 |  | VCC | V | $1 \mathrm{OH}=-1 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}$ Connected |
| VOL | Output Low Level Voltage | 0 |  | 0.45 | $\checkmark$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}$ Connected |
| $\mathrm{R}_{\mathrm{L}}$ | Internal Load | 0.8 | 1.3 | 2.2 | $K \Omega$ |  |

NOTE: (1) Typical values are at $25^{\circ} \mathrm{C}$ and at nominal voltage.
A.C. CHARACTERISTICS

MINIMUM DATA RATE AND MAXIMUM CLOCK DELAY


## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=+5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | SY2401 |  | SY2401-1 |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| Freq. Max. Freq. Min. | Max. Data Rep. Rate Min. Data Rep. Rate |  | 1 |  | 2.5 | MHz |  |
|  |  | 1 |  | 1 |  | KHz | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
|  |  | 25 |  | 25 |  | KHz | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\phi \text { pw }}$ | Clock Pulse Width | 0.80 | 10 | 0.32 | 10 | $\mu \mathrm{s}$ |  |
| ${ }_{t}{ }^{\text {D }}$ | Clock Pulse Delay | 0.20 | 1000 | 0.08 | 1000 | $\mu \mathrm{s}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
|  |  | 0.20 | 40 | 0.08 | 40 | $\mu \mathrm{s}$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |
| $t_{r}, t_{f}$ | Clock Rise and Fall Time |  | 50 |  | 50 | ns |  |
| tw | Write Time | 200 |  | 80 |  | ns |  |
| ${ }_{\text {t }}^{\mathrm{H}}$ | Hold Time | 150 |  | 60 |  | ns |  |
| ${ }^{\text {t }}$ A | Access Time From Clock or Chip Select |  | 500 |  | 230 | ns | $R_{L}$ Connected, $C_{L}=100 \mathrm{pF}$ One TTL Load |

CAPACITANCE
$T_{A}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Limits |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $\mathrm{CIN}^{\text {N }}$ | Data, W/R \& CS Input Capacitance |  | 4 | 7 | pF | All Pins at AC Ground; |
| Cout | Output Capacitance |  | 10 | 14 | pF | 250 mV Peak to Peak, |
| $\mathrm{C}_{\phi}$ | Clock Capacitance |  | 4 | 7 | pF | 1 MHz |

WAVEFORMS


- Single $+5 V$ Power Supply
- High Speed Operation - 5.0 MHz
- Totally TTL compatible - inputs, output, clock
- Military temperature range operation
- 400 mvolt noise immunity
- Replaces AMD 2833 Series and Signetics 2533

The SY2533/SY2833 Series of Static Shift Registers, organized $1024 \times 1$, are completely TTL compatible and capable of high speed operation. Only a single +5 V power supply is needed, and all inputs, clock and outputs operate at TTL voltage levels. On chip logic is provided to accept input data from either of two inputs, allowing simple external system recirculate operation. Data is entered into the register on the positive to negative transition of the clock pulse, and 1023 clock cycles later, is available at the output, a delay time after the positive to negative transition of
the clock pulse. Since all internal storage is implemented with static, DC logic, the clock input may be held indefinitely at a logic " 0 " state without loss of data.

The SY2533/SY2833 Static Shift Registers, manufactured with Synertek's ion-implanted silicon gate N channel MOS technology, are totally compatible, plug in replacements for AMD's 2833 Series as well as Signetics 2533. These devices are intended for serial data storage in systems where single power supply, high speed operation and low system cost are important design parameters.


ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Clock <br> Frequency | Temperature <br> Range |
| :--- | :---: | :---: | :---: |
| SYP2533 | Plastic Dip | 1.5 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYT2533 | TO-Can | 1.5 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2533 | Ceramic Dip | 1.5 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2833 | Plastic Dip | 2 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYT2833 | TO-Can | 2 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2833 | Ceramic Dip | 2 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2833AA | Plastic Dip | 3 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYT2833A | TO-Can | 3 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2833A | Ceramic Dip | 3 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2833B | Plastic Dip | 4 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYT2833B | TO-Can | 4 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2833B | Ceramic Dip | 4 MHZ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2833C | Plastic Dip | 5 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYT2833C | TO-Can | 5 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2833C | Ceramic Dip | 5 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYMC2833 Ceramic Dip | 2 MHz | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |



TRUTH TABLE

| STREAM SELECT | FUNCTION |
| :---: | :---: |
| 0 | IN 1 |
| 1 | IN 2 |

NOTE: " 0 " = $0 \mathrm{~V}, " 1$ " $=+5 \mathrm{~V}$

## ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias
Storage Temperature Voltage On Any Pin
With Respect to Ground
Power Dissipation
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-0.5 V to +7 V
1 Watt

## COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (SY2533, 2833, 2833A, 2833B, 2833C), $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (SYM2833)
$V_{C C}=+5 \mathrm{~V} \pm 5 \%$

| Parameters | Description | Min | Typ | Max | Units | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 2.4 | 3.5 |  | Volts | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | 0.2 | 0.4 | Volts | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |
| $V_{\text {IH }}$ | Input HIGH Level | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | Volts | Guaranteed input logical HIGH voltage for all inputs |  |
| $V_{\text {IL }}$ | Input LOW Level | -0.3 |  | 0.8 | Volts | Guaranteed input logical LOW voltage for all inputs |  |
| IIL | Input LOW Current |  |  | 10 | $\mu \mathrm{A}$ | $V_{C C}=M A X, V_{\text {IN }}=0 V, T_{A}=25^{\circ} \mathrm{C}$ |  |
| ICC | $V_{\text {Cc }}$ Power Supply <br> Current (Note 1) |  | 16 | 30 | mA | $\mathrm{f}=1.5 \mathrm{MHz}$ | SY2533 |
|  |  |  | 16 | 35/42 |  | $f=2.0 \mathrm{MHz}$ | SY2833/SYM2833 |
|  |  |  | 20 | 40 |  | $\mathrm{f}=3.0 \mathrm{MHz}$ | SY2833A |
| ICC | $V_{\text {Cc }}$ Power Supply Current (Note 1) |  | 40 | 60 | mA | $f=4.0 \mathrm{MHz}$ | SY2833B |
|  |  |  | 50 | 75 |  | $\mathrm{f}=5.0 \mathrm{MHz}$ | SY2833C |

Note 1: Power supply currents are with outputs open.

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (SY2533, 2833, 2833A), $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (SYM2833)
$\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Parameters | Description | SY2533 |  |  | SY2833/SYM2833 |  |  | SY2833A |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ ${ }^{1}$ | Max | Min | Typ ${ }^{1}$ | Max | Min | Typ ${ }^{1}$ | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 1.5 | 2.0 |  | 2.0 | 3.0 |  | 3.0 | 3.5 |  | MHz |  |
| ${ }^{\text {t }}{ }_{\phi \text { pw }}{ }^{\text {L }}$ | Clock LOW Time | 0.250 |  | $\infty$ | 0.200 |  | $\infty$ | 0.170 |  | $\infty$ | $\mu \mathrm{s}$ |  |
| ${ }^{t}{ }_{\phi p w}{ }^{H}$ | Clock HIGH Time | 0.350 |  | 100 | 0.250 |  | 100 | 0.165 |  | 100 | $\mu \mathrm{s}$ |  |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Clock Rise and Fall Times |  |  | 1 |  |  | 1 |  |  | 1 | $\mu \mathrm{S}$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{S}}(1) \\ & \mathrm{t}_{\mathrm{h}}(1) \\ & \mathrm{t}_{\mathrm{s}}(S) \\ & \mathrm{t}_{\mathrm{h}}(S) \end{aligned}$ | Setup Time, $I_{0}$ or $I_{1}$ Input Hold Time, $I_{0}$ or $I_{1}$ Input Setup Time, S Input Hold Time, S Input |  |  | $\begin{aligned} & 50 \\ & 50 \\ & 80 \\ & 50 \end{aligned}$ |  |  | $\begin{aligned} & 50 \\ & 50 \\ & 80 \\ & 50 \end{aligned}$ |  |  | $\begin{aligned} & 50 \\ & 50 \\ & 80 \\ & 50 \end{aligned}$ | ns ns ns ns | $t_{r}=t_{f} \leqslant 25 n s$ |
| ${ }^{\text {tpd }}$ | Delay, Clock to Output <br> LOW or HIGH |  |  | 300 |  |  | 300 |  |  | 200 | ns | $R_{L}=2.9 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pf}$ |
| ${ }^{\text {t }}$ pr, ${ }^{\text {pff }}$ | Output Rise and Fall Times |  |  | 150 |  |  | 150 |  |  | 150 | ns | 10\% to 90\% |
| $\mathrm{C}_{\text {in }}$ | Capacitance, Any Input ${ }^{2}$ |  | 3 | 5 |  | 3 | 5 |  | 3 | 5 | pF | $\mathrm{f}=1 \mathrm{MHz}$ |

Note 1: Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Note 2: This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=+5 \mathrm{~V} \pm 5 \%$

| Parameters | Description | SY2833B |  |  | SY2833C |  |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ ${ }^{1}$ | Max | Min | Typ ${ }^{1}$ | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 4.0 | 5.0 |  | 5.0 | 6.0 |  | MHz |  |
| ${ }^{\mathrm{t}} \mathrm{p}_{\mathrm{pw}} \mathrm{L}$ | Clock LOW Time | 0.125 |  | $\infty$ | 0.100 |  | $\infty$ | $\mu \mathrm{s}$ |  |
|  | Clock HIGH Time | 0.125 |  | 100 | 0.100 |  | 100 | $\mu \mathrm{s}$ |  |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{tf}^{\text {f }}$ | Clock Rise and Fall Times |  |  | 1 |  |  | 1 | $\mu \mathrm{s}$ |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{s}}(\mathrm{I}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{I}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~S}) \\ & \mathrm{th}_{\mathrm{h}}(\mathrm{~S}) \end{aligned}$ | Setup Time, $I_{0}$ or $I_{1}$ Input <br> Hold Time, $I_{0}$ or $I_{1}$ Input <br> Setup Time, S Input <br> Hold Time, S Input |  |  | $\begin{aligned} & 30 \\ & 50 \\ & 50 \\ & 50 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 30 \\ & 50 \\ & 50 \\ & 50 \end{aligned}$ | ns ns ns ns | $\mathrm{tr}_{\mathrm{r}}=\mathrm{tf}_{\mathrm{f}} \leqslant 25 \mathrm{~ns}$ |
| ${ }^{\text {tpd }}$ | Delay, Clock to Output LOW or HIGH |  |  | 150 |  |  | 110 | ns | $\mathrm{R}_{\mathrm{L}}=2.9 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pf}$ |
| $\mathrm{tpr}^{\text {, }}$ tpf | Output Rise and Fall Times |  |  | 150 |  |  | 150 | ns | 10\% to 90\% |
| $\mathrm{C}_{\text {in }}$ | Capacitance, Any Input ${ }^{2}$ |  | 3 | 5 |  | 3 | 5 | pF | $\mathrm{f}=1 \mathrm{MHz}$ |

Note 1: Typical limits are at $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 2: This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.

TIMING DIAGRAM


## DEFINITION OF TERMS

Static Shift Register. A shift register capable of maintaining stored data withoutcontinuously being clocked. Most static shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is HIGH and is transferred to the static slaves while the clock is LOW. The clock may be stopped indefinitely in the LOW state, but there are limitations on the time it may reside in the HIGH state.

## PHYSICAL DIMENSIONS



Setup and Hold Times. The shift register will accept the data present on its input around the time the clock goes from HIGH to LOW. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The setup and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum setup time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.


# 512 Bit and 480 Bit Dual Static Shift Registers 

- +5 Volts Only-No Negative Power Supplies
- Reduce System Cost-Eliminate One Power Supply
- Available to 3.0 MHz
- Double Density Replacement For Signetics 2527/2529
- All Inputs, Outputs and Clocks TTL Compatible

These dual 512 -bit and 480 -bit static shift registers employ Synertek's ion-implanted silicon gate technology to achieve full TTL compatibility. All inputs and outputs are TTL levels and the only supply necessary is +5 volts. For applications requiring

CONNECTION DIAGRAMS


C = PACKAGE
$P=P A C K A G E$


## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Register <br> Length | Clock <br> Frequency | Temperature <br> Range |
| :--- | :---: | :---: | :---: | :---: |
| SYP2534 | Plastic DIP | 512 | 1.5 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYT2534 | TO Can | 512 | 1.5 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2534A | Plastic DIP | 512 | 3.0 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYT2534A | TO Can | 512 | 3.0 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2535 | Plastic DIP | 480 | 1.5 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYT2535 | TO Can | 480 | 1.5 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2535A | Plastic DIP | 480 | 3.0 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYT2535A | TO Can | 480 | 3.0 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Voltage on Any Pin
With Respect to Ground
-0.5 V to +7 V
Power Dissipation
dynamic storage, these same compatibility features are available on the 2048 -bit SY2401. Pinouts are essentially the same as Signetics' $2527 / 2529$, allowing the user to reduce package count by a factor of two with the double density SY2534/SY2535.


## TRUTH TABLE

| $S$ | Function |
| :---: | :---: |
| 0 | Recirculate |
| 1 | Write |

Note: "0" = OV. " 1 " = +5V

## *COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGE: $V_{C C}=+5.0 \mathrm{~V} \pm 5 \% ; 0^{\circ}$ to $70^{\circ} \mathrm{C}$
ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 2.4 | 3.5 |  | Volts |
| VOL | Output LOW Voltage | $V_{C C}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  | 0.2 | 0.4 | Volts |
| VIL | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  | $V_{\text {CC }}+0.3$ | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs | -0.3 |  | 0.8 | Volts |
| IIL | Input LOW Current | $\begin{aligned} & V_{C C}=M A X, V_{I N}=0 V \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  | $V_{\text {CC }}$ Power Supply | $f=1.5 \mathrm{MHz} \mathrm{SY2534/2535}$ |  | 16 | 35 | mA |
|  | Current (Note 1) | $\mathrm{f}=3.0 \mathrm{MHz} \mathrm{SY} 2534 \mathrm{~A} / 2535 \mathrm{~A}$ |  | 25 | 45 | mA |

Note 1: Power Supply currents are with inputs and outputs open.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE (Unless otherwise noted)

|  | Description | Test Conditions | SY2534, SY2535 |  |  | SY2534A, SY2535A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters |  |  | Min | Typ ${ }^{1}$ | Max | Min | Typ ${ }^{1}$ | Max |  |
| $f_{\text {max }}$ | Maximum Clock Frequency |  | 1.5 | 2.0 |  | 3.0 | 3.5 |  | MHz |
| t¢pwL | Clock LOW Time |  | 0.250 |  | $\infty$ | 0.170 |  | $\infty$ | $\mu \mathrm{S}$ |
| tФрw ${ }^{\text {H }}$ | Clock HIGH Time |  | 0.350 |  | 100 | 0.165 |  | 100 | $\mu \mathrm{S}$ |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{tf}_{f}$ | Clock Rise and Fall Times |  |  |  | 1 |  |  | 1 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{s}}$ (1) | Setup Time $I_{0}$ or $I_{1}$ Input | $t_{r}=t_{f} \leqslant 25 n s$ |  |  | 50 |  |  | 50 | ns |
| $t_{\text {c }}$ (I) | Hold Time $\mathrm{I}_{0}$ or $\mathrm{I}_{1}$ Input | $t_{r}=t_{f} \leqslant 25 n s$ |  |  | 50 |  |  | 50 | ns |
| $\mathrm{ts}_{s}(\mathrm{~S})$ | Setup Time, S Input | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leqslant 25 \mathrm{~ns}$ |  |  | 80 |  |  | 80 | ns |
| $t_{\text {h }}(\mathrm{S})$ | Hold Time, S Input | $t_{r}=t_{f} \leqslant 25 n s$ |  |  | 50 |  |  | 50 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | Delay Clock to Output <br> LOW or HIGH | $\mathrm{R}_{\mathrm{L}}=2.9 \mathrm{~K}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |  |  | 300 |  |  | 200 | ns |
| $t_{\text {tpr }}, \mathrm{t}_{\text {pf }}$ | Output Rise and Fall Times | 10\% to 90\% |  |  | 150 |  |  | 150 | ns |
| $\mathrm{C}_{\text {in }}$ | Capacitance, Any Input ${ }^{2}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 3 | 5 |  | 3 | 5 | pF |

Note 1: Typical limits are at $V_{C C}=5.0 \mathrm{~V}$, and $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$.
Note 2: This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.

## TIMING DIAGRAM



## DEFINITION OF TERMS

Static Shift Register. A shift register capable of maintaining stored data without continuously being clocked. Most static shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is HIGH and is transferred to the static slaves while the clock is LOW. The clock may be stopped indefinitely in the LOW state, but there are limitations on the time it may reside in the HIGH state.
Setup and Hold Times. The shift register will accept the data present on its input around the time the clock goes from HIGH to LOW. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The setup and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum setup time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.

1024-Bit Dynamic Shift Registers SY2803A, SY2804A Quad, Dual, Single

## MEMORY PRODUCTS

- Synertek ion implanted silicon gate process
- 10 MHz data rate-minimum
- 5 MHz clock rate
- TTL, DTL compatible
- Reduced clock capacitance, 85 pF
- Reduced power dissipation, $80 \mu \mathrm{~W} /$ bit at 1.0 MHz

The SY2802A, 2803A and 2804A $2 \phi$ dynamic shift registers utilize I/O multiplexing techniques to attain a 10 MHz data rate with a clock rate of only 5 MHz . The inputs and outputs are bipolar and MOS compatible for ease of implementation in a TTL, DTL and a high- or low-threshold MOS system.

Clock power and $V_{D D}$ current have been significantly reduced due to the advantages inherent in an ion implanted silicon gate design over a conventional
silicon gate design. These savings directly affect the cost of the overhead circuitry (clock drivers, power supplies) for a shift register memory system.

The SY2802A, 2803A and 2804A are used effectively in applications requiring low cost serial memory such as CRT refresh, line and page storage for facsimile transmitters and receivers, and character storage for high speed printers.

PIN CONFIGURATION


SYM2803A


PIN CONFIGURATION


PIN CONFIGURATION


ORDERING INFORMATION
Order
Number
SYP2804A
SYM2804A
SYP2803A
SYM2803A
SYP2802A
SYC2802A

Package
Type
Plastic Dip TO Can
Plastic Dip
TO Can
Plastic Dip
Ceramic Dip
$\begin{array}{cc} & \text { Temperature } \\ \text { Organization } & \text { Range }\end{array}$
$1024 \times 1 \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$1024 \times 1 \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$512 \times 2 \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$512 \times 2 \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$256 \times 4 \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$256 \times 4 \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| ABSOLUTE MAXIMUM RATINGS ${ }^{1}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Under BiasStorage Temperature |  | $0^{\circ} \mathrm{C}$ to |  | Data and Clock Input Voltages |  |  |
|  |  | $-65^{\circ} \mathrm{C}$ to +1 | $0^{\circ} \mathrm{C}$ | and Supply Voltages with |  |  |
| Power Dissipation ${ }^{(2)}$ |  | 1 Watt |  | respect to $V_{\mathrm{CC}}$ |  | +0.5 V to -20 V |
| D.C. CHARACTERISTICS |  | $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=+5 \mathrm{~V} \pm 5 \%$, unless otherwise specified |  |  |  |  |
| $V_{D D}=-5 V \pm 5 \%$ |  |  |  |  |  |  |
| Symbol | Test | Min. | Typ. ${ }^{\text {(3) }}$ | Max. | Unit | Conditions |
| ILI | Input Load Current |  | $<10$ | 500 | nA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| 'LO | Output Leakage Current |  | <10 | 1000 | nA | $V_{\text {OUT }}=0.0 \mathrm{~V}, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ |
| ILC | Clock Leakage Current |  | 10 | 1000 | nA | Max. $V_{\text {ILC }}, T_{A}=25^{\circ} \mathrm{C}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage | $V_{C C-10}$ |  | $\mathrm{V}_{\mathrm{CC}}-4.2$ | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input "High" Voltage | $\mathrm{V}_{\mathrm{CC}}-2$ |  | $\mathrm{VCC}^{+} .3$ | V |  |
| $V_{D D}=-5 V \pm 5 \%$ |  |  |  |  |  |  |
| 'DD1 | Power Supply Current |  | 35 | 40 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\left\{\begin{array}{l} \text { Output at Logic " } \mathrm{O}^{\prime \prime}, \\ 10 \mathrm{MHz} \text { Data Rate, } \\ 40 \% \text { Duty Cycle, } \end{array}\right.$ |
| 'DD2 | Power Supply Current |  |  | 45 | mA | $T_{C}=0^{\circ} \mathrm{C} \int\left\{\begin{array}{l} \text { Continuous Operation, } \\ V_{I L C}=V_{C C}-17 \mathrm{~V} \end{array}\right.$ |
| VILC | Clock Input Low Voltage | $V_{C C-17}$ |  | $\mathrm{V}_{\mathrm{CC}}-15$ | $\checkmark$ |  |
| VIHC | Clock Input High Voltage | $v_{C C}-1$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{+} 3$ | V |  |
| $V_{\text {OL }}$ | Output Low Voltage |  | -. 3 | 0.5 | V | $R_{\text {L1 }}=3 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}} \cdot \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage Driving TTL | 2.4 | 3.5 |  | V | $\mathrm{R}_{\mathrm{L} 1}=3 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}} \cdot \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage Driving MOS | $\mathrm{V}_{\text {cc }}{ }^{-1.6}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-1}$ |  | V | $R_{L 2}=4.7 \mathrm{~K}$ to $V_{D D}$ (See p. 4 for connection) |

Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
Power Dissipation ${ }^{(2)} 1$ Watt
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=+5 \mathrm{~V} \pm 5 \%$, unless otherwise specified
$V_{D D}=-5 V \pm 5 \%$

## A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Test | $V_{D D}=-5 V \pm 5 \%$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Frequency | Clock Rep Rate |  | 5.0 | MHz |
| Frequency | Data Rep Rate | Note 1 | 10.0 | MHz |
| ${ }^{\text {t }}$ ¢ PW | Clock Pulse Width | . 07 | 10 | $\mu \mathrm{sec}$ |
| $\mathrm{t}_{\phi} \mathrm{D}$ | Clock Pulse Delay | 10 | Note 1 | nsec |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | Clock Pulse Transition |  | 1000 | nsec |
| tow | Data Write Time (Set Up) | 30 |  | nsec |
| ${ }^{\text {t }} \mathrm{DH}$ | Data To Clock Hold Time | 20 |  | nsec |
| ${ }^{t} A+{ }^{\text {t }}$ A- | Clock To Data Out Delay |  | 90 | nsec |

Note 1: Stresses listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: The 1 watt dissipation is not to be construed as an operating rating (see note 1). For operating at elevated temperatures the device must be derated based as shown on page 4. When operating at $\mathrm{V}_{D D}=-5 \mathrm{~V} \pm 5 \%$ the maximum duty cycle is $40 \%$. In applications the duty cycle should be a minimum to reduce power dissipation. Duty cycle $=\left[\mathrm{t}_{\phi} \mathrm{PW}+1 / 2\right.$ $\left.\left(t_{R}+t_{F}\right)\right] \times$ clock rate.
Note 3: Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and at nominal voltages.
$\left.\begin{array}{lllll}\text { CAPACITANCE } 2 & V_{C C}=+5 \mathrm{~V} \pm 5 \%, V_{D D}=-5 \mathrm{~V} \pm 5 \%, T_{A}=25^{\circ} \mathrm{C} & & \\ \hline \text { Symbol } & \text { Test } & \text { Typ. } & \text { Max. } & \text { Conditions } \\ \hline C_{I N} & \text { Input Capacitance } & 5 \mathrm{pF} & 10 \mathrm{pF} & V_{I N}=V_{C C} \\ C_{\text {OUT }} & \text { Output Capacitance } & 5 \mathrm{pF} & 10 \mathrm{pF} & V_{O U T}=V_{C C} \\ C_{\phi} & \text { Clock Capacitance } & 70 \mathrm{pF} & 85 \mathrm{pF} & V_{\phi}=V_{C C} \\ C_{\phi 1 \phi 2} & \text { Clock to Clock Capacitance } & 11 \mathrm{pF} & 16 \mathrm{pF} & V_{\phi}=V_{C C}\end{array}\right\} 1 \mathrm{MHz}$

Note 1: See page 4 for guaranteed curve.
Note 2: This parameter is periodically sampled and is not $100 \%$ tested.

## SWITCHING CHARACTERISTICS

Conditions of Test
Input rise and fall times: 10 nsec
Output Load is 1 TTL gate


Timing Diagram


[^1]D6

## TYPICAL CHARACTERISTICS



> MAXIMUM ALLOWABLE POWER DISSIPATION


MINIMUM OPERATING DATA RATE OR MAXIMUM CLOCK PULSE DELAY

VS. TEMPERATURE

DTL/TTL MOS Interfaces


2048-Bit Dynamic Shift Registers

- $6 \mathrm{MH}_{\mathrm{Z}}$ Data Rate
- Recirculate Gates On Chip

The SY2825/26/27 are 2048-bit dynamic shift registers designed with Synertek's ion-implanted silicon gate technology. The 2825 is a dual 1024-bit device with on-chip recirculate and a load control (LC) common to both registers. When LC is HIGH, the two registers recirculate data; when LC is LOW new data is entered through the data inputs. The SY2826 is similar, but each register has two data inputs selected by separate input select (IS) signals. The SY2827 is

CONNECTION DIAGRAMS


ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Temperature <br> Range |
| :--- | :---: | :---: |
| SYP2825A | Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2825A | Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2826 | Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2826 | Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2827 | Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2827 | Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

a single 2048-bit register with on-chip recirculate and a load control. All the devices can drive one standard TTL load. The select, load command, and data inputs may be driven by TTL signals. Two high-voltage clock signals, $\phi 1$ and $\phi 2$, are required. Internally, each shift register consists of two multiplexed registers so that a data shift occurs on each $\phi 1$ or $\phi 2$ clock pulse. The data rate, therefore is double the frequency of either clock signal.

## BLOCK DIAGRAMS



## ABSOLUTE MAXIMUM RATINGS*

Storage Temperature . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Temperature (Ambient)
Under Bias
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
DC Input Voltage
with Respect to $V_{S S}$
-20 V to +0.3 V

## *COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## OPERATING RANGE

$\mathrm{V}_{\mathrm{SS}}=+5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{GG}}=-10.0 \mathrm{~V}$ to $-11.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.
ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | ${ }^{1} \mathrm{OH}=-0.5 \mathrm{~mA}$ |  | 2.4 |  | $\mathrm{V}_{\text {SS }}$ | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | ${ }^{\prime} \mathrm{OL}=1.6 \mathrm{~mA}$ |  | 0.0 |  | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input High Level | Guaranteed input logical High Voltage for all inputs except clocks |  | $\mathrm{V}_{\text {SS }}-1.0$ |  | VSS ${ }^{+0.3}$ | Volts |
| $V_{\text {IL }}$ | Input Low Level | Guaranteed input logical Low Voltage for all inputs except clocks |  | $V_{S S}-10$ |  | $\mathrm{V}_{\text {SS }}-4.2$ | Volts |
| 11 | Input Lealage Current | $V_{\text {IN }}=-10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 10 | 500 | $n \mathrm{~A}$ |
| $\prime^{\prime}$ | Clock Input Leakage Current | $V_{\phi}=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 50 | 1000 | nA |
| $\mathrm{V}_{\phi} \mathrm{H}$ | Clock High Level |  |  | $V_{\text {SS }}{ }^{-1.0}$ |  | $\mathrm{V}_{\text {SS }}+0.3$ | Volts |
| $V_{\phi L}$ | Clock Low Level |  |  | $\mathrm{V}_{\text {GG }}-0.3$ |  | $N_{\text {GG }}+0.8$ | Volts |
| ${ }^{\prime} \mathrm{GG}$ | VGG Current | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{SS}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{GG}}=-11.0 \mathrm{~V} \\ & \mathrm{~V}_{\phi \mathrm{L}}=-11.0 \mathrm{~V} \\ & \mathbf{t}_{\phi \mathrm{pw}}=115 \mathrm{~ns} \\ & \text { Data }=11110000 \ldots \end{aligned}$ | . $01 \mathrm{MHz}<\mathrm{f}_{\phi}<0.1 \mathrm{MHz}$ |  | 2.5 | 5 |  |
|  |  |  | $\mathrm{f}_{\phi}=1.0 \mathrm{MHz}$ |  | 2.5 | 5 | mA |
|  |  |  | $f_{\phi}=3.0 \mathrm{MHz}$ |  | 2.5 | 5 |  |
| IDD | VDD Current |  | . $01 \mathrm{MHz}<_{\phi}<0.1 \mathrm{MHz}$ |  | 3 | 4 |  |
|  |  |  | $\mathrm{f}_{\phi}=1.0 \mathrm{MHz}$ |  | 15 | 20 | mA |
|  |  |  | $\mathrm{f}_{\phi}=3.0 \mathrm{MHz}$ |  | 30 | 40 |  |

Note: 1. Typical Limits are at $\mathrm{V}_{\mathrm{SS}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-10.5 \mathrm{~V}$ and $25^{\circ} \mathrm{C}$ ambient.

SWITCHING CHARACTERISTICS AND OPERATING REQUIREMENTS OVER OPERATING RANGE

| Parameters | Definition | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\mathrm{f}}$ | Data Rate (Note 2) |  | 0.02 |  | 6.0 | MHz |
| ${ }^{\dagger}{ }_{\phi}$ | Clock Frequency |  | 0.01 |  | 3.0 | MHz |
| ${ }^{\text {t }}$ ¢ d | Delay Between Clocks (Note 3) |  | 10 |  |  | ns |
| ${ }^{t_{\phi p w}}$ | Clock Low Time | $\mathrm{t}_{\phi \mathrm{t}}=20 \mathrm{~ns}$ | 0.115 |  | 10 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ t | Clock Rise and Fall Times | 10\% to $90 \%$ |  |  | 0.5 | $\mu \mathrm{S}$ |
| $t_{s}$ | Set-Up Time, Data and Select Inputs (See Definitions) |  |  |  | 40 | ns |
| th | Hold Time, Data and Select Inputs (See Qefinitions) |  |  |  | 20 | ns |
| ${ }^{t} \mathrm{pd}$ | Delay, Clock to Data Out | $C_{L}=15 p F$ |  |  | 80 | ns |
| $C_{(D)}$ | Capacitance, Data Input |  |  |  | 5 | pF |
| $\mathrm{C}_{(S)}$ | Capacitance, Select Input or $L_{C}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  |  | 7 | pF |
| $C_{(\phi)}$ | Capacitance, Clock Input | All other pins at GND |  | 80 | 110 | pF |

Note: 2. The Data Rate is twice the frequency of either clock phase.

## DEFINITION OF TERMS

Dynamic Shift Register A shift register in which data storage occurs on small capacitive nodes rather than in bistable logic circuits. Dynamic shift registers must be clocked continuously to maintain the charge stored on the nodes.
$\phi 1, \phi 2$ The two clock pulses applied to the register. The clock is ON when it is at its negative voltage level and OFF when it is at VSS. Data is accepted into the master of each bit during one phase and is transferred to the slave of each bit during the other phase.
$\mathbf{t}_{\phi \mathbf{d}}$ Clock delay time. The time elapsing between the LOW-to-HIGH transition of one clock input and the HIGH-to-LOW transition of the other clock input. During t $\$ \mathrm{~d}$ both clocks are HIGH and all data is stored on capacitive nodes.
$\mathbf{t}_{\phi \text { pw }}$ Clock pulse width. The LOW time of each clock signal. During $\mathrm{t}_{\phi \mathrm{pw}}$ one of the clocks is ON , and the data transfer between master and slave or slave and master occurs.
t $\Phi \mathbf{t}$ Clock rise and fall times. The time required for the clock signals to change from $10 \%$ to $90 \%$ of the total level change occuring.
$\mathbf{t}_{\mathbf{s}}$ (D) Data set-up time. The time prior to the LOW-toHIGH transition of $\Phi$ during which the data on the data input must be steady to be correctly written into the memory.
$t_{h}(D)$ Data hold time. The time following rhe LOW-to-HIGH transition of $\Phi$ during which the data must be steady. To correctly write data into the register, the data must be applied by $\mathrm{t}_{\mathrm{s}}(\mathrm{D})$ before this transition and must not be changed until $t_{h}(D)$ after this transition.
$t_{\text {pd }}$ The delay from a HIGH-to-LOW clock transition to correct data present at the register output.

## SWITCHING WAVEFORMS



Clock Rise Time 20ns
Clock Fall Time 20 ns
Output Load 1 TTL Load

TRUTH TABLES

SY2825A and 2827

| LC | IN | OUT | DATA ENTERED |
| :---: | :---: | :---: | :---: |
| L | L | $X$ | L |
| L | $H$ | $X$ | $H$ |
| $H$ | $X$ | $L$ | L |
| $H$ | $X$ | $H$ | $H$ |

SY2826

| IS | INPUT1 INPUT2 |  | DATA ENTERED |
| :---: | :---: | :---: | :---: |
| L | L | X | L |
| L | $H$ | $X$ | $H$ |
| $H$ | $X$ | $L$ | $L$ |
| $H$ | $X$ | $H$ | $H$ |

FUNCTIONAL EQUIVALENT OF EACH REGISTER


Since the two registers shift on opposite clock pulses, a new data bit is entered on both $\phi 1$ and $\phi 2$. Data entering the register on $\phi 1$ will appear at the output on $\phi 1$ (from the negative edge of $\phi 1$ to the negative edge of $\phi 2$ ).

## RandomalecessiMemories

- Inputs Protected - All Inputs Have Protection Against Static Charge
- Low Cost Packaging - 22 Pin Plastic Dual-In-Line Configuration
- Low Power -- Typically 150 mW
- Three-State Output - OR-Tie Capability
- Output Disable Provided For Ease of Use in Common Data Bus Systems

The SY2101 is a 256 word by 4 bit static random access memory element using $N$-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.
The SY2101 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. Two Chip Enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided

## PIN CONFIGURATION

| $\mathrm{A}_{3}{ }^{1}$ | ${ }^{22} \mathrm{pvcc}$ |
| :---: | :---: |
| $\mathrm{A}_{2}{ }^{2}$ | ${ }_{21} \square^{\text {A }}$ 4 |
| $\mathrm{A}_{1} \mathrm{Cl}^{3}$ | ${ }^{20} \mathrm{~Pa} / \mathrm{w}$ |
| ${ }^{10} \square_{4}$ | $19 \square \overline{\text { CE1 }}$ |
| ${ }^{45} \mathrm{O}_{5}$ | ${ }^{18}$ 习 od |
| ${ }^{46}{ }^{6}$ | ${ }_{17} \mathrm{CE} 2$ |
| ${ }^{47}{ }^{\text {a }}$ | ${ }_{16}{ }^{\text {D }}$ 4 4 |
| GND-8 | ${ }_{15}{ }^{\text {D }}{ }_{4}$ |
| D19 ${ }^{\text {d }}$ | ${ }_{14} \mathrm{P}^{\text {00 }}$ |
| D01 $0^{10}$ | ${ }_{13} \mathrm{DO}_{3}$ |
| $\mathrm{DI}_{2} \mathrm{Cl}^{11}$ | ${ }_{12} \square^{\mathrm{DO}_{2}}$ |

ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :--- | :---: | :---: | :---: |
| SYP2101-1 | Plastic DIP | 500 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2101-1 | Ceramic DIP | 500 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2101A-2 | Plastic DIP | 250 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2101A-2 | Ceramic DIP | 250 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2101A | Plastic DIP | 350 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2101A | Ceramic DIP | 350 ns | $0^{\circ}{ }^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| SYP2101A-4 | Plastic DIP | 450 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2101A-4 | Ceramic DIP | 450 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

so that data inputs and outputs can be tied for common I/O systems. Output disable is then used to eliminate any bi-directional logic.
The SY2101 is fabricated with N -channel ion implanted silicon gate technology. This technology allows the design and production of high-performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or N -channel silicon gate technology.
Synertek's ion implanted silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.

BLOCK DIAGRAM


| DIN | DATA INPUT | OD | OUTPUT DISABLE |
| :--- | :--- | :--- | :--- |
| $A_{0-A 7}$ | ADDRESS INPUTS | DOUT | DATA OUTPUT |
| R/W | READ/WRITE INPUT | VCC | POWER $(+5 V)$ |
| $\overline{C E 1}$, CE2 | CHIP ENABLE |  |  |

## ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias Storage Temperature
Voltage On Any Pin With Respect to Ground Power Dissipation
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-0.5 V to +7 V 1 Watt

## COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | 2101-1 |  |  | $\begin{gathered} 2101 A-2 \\ 2101 A, 2101 A-4 \\ \hline \end{gathered}$ |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.(1) | Max. | Min. | Typ. ${ }^{(1)}$ | Max. |  |  |
| ILI | Input Current |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ${ }^{\text {L }}$ LOH | 1/O Leakage Current ${ }^{(2)}$ |  |  | 15 |  |  | 10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=4.0 \mathrm{~V}$ |
| ILOL | 1/O Leakage Current (2) |  |  | -50 |  |  | -10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| ICC1 | Power Supply Current |  | 30 | 60 |  | 30 | 50 | mA | $\begin{aligned} & \mathrm{V}_{I N}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  |  | 70 |  |  | 55 | mA | $\begin{aligned} & \mathrm{V}_{1 \mathrm{~N}}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IL }}$ | Input Low Voltage | -0.5 |  | +0.65 | -0.5 |  | +0.8 | v |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 |  | VCC | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | $v$ |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | +0.45 |  |  | +0.4 | v | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA} \\ & \left(\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA} 2101-1\right) \end{aligned}$ |
| V OH | Output High Voltage | 2.2 |  |  | 2.4 |  |  | V | ${ }^{1} \mathrm{OH}=-150 \mu \mathrm{~A}$ |

NOTE: 1. Typical Values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. Input and Output tied together.

## A.C. CHARACTERISTICS - SY2101-1

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |
| tRCY | Read Cycle | 500 |  | ns |  |
| tA | Access Time |  | 500 | ns |  |
| tCO | Chip Enable To Output |  | 350 | ns |  |
| tOD | Output Disable To Output | 300 | ns |  |  |
| tDF ${ }^{[1]}$ | Data Output to High Z State | 0 | 150 | ns |  |
| tOH | Previous Data Read Valid after change of Address | 0 |  | ns |  |

## WRITE CYCLE

| tWCY | Write Cycle | 500 |  |
| :--- | :--- | :---: | :---: |
| tAW | Write Delay | 100 | ns |
| tCW | Chip Enable To Write | 400 | ns |
| tDW | Data Setup | 280 | ns |
| tDH | Data Hold | 100 | ns |
| tWP | Write Pulse | 300 | ns |
| tWR | Write Recovery | 50 | ns |

## A.C. CHARACTERISTICS - SY2101A-2

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| read cycle |  |  |  |  |
| ${ }_{\text {trey }}$ | Read Cycle | 250 |  | ns |
| ${ }^{\text {t }}$ A | Access Time |  | 250 | ns |
| tco | Chip Enable To Output |  | 180 | ns |
| tod | Output Disable To Output |  | 130 | ns |
| $t_{\text {DF }}{ }^{[1]}$ | Data Output to High Z State | 0 | 180 | ns |
| toh | Previous Data Read Valid after change of Address | 40 |  | ns |
| WRIte Cycle |  |  |  |  |
| twCy | Write Cycle | 250 |  | ns |
| ${ }^{\text {taw }}$ | Write Delay | 20 |  | ns |
| tew | Chip Enable To Write | 150 |  | ns |
| tDW | Data Setup | 150 |  | ns |
| tD H | Data Hold | 0 |  | ns |
| twp | Write Pulse | 150 |  | ns |
| twr | Write Recovery | 0 |  | ns |
| tDS | Output Disable Setup | 20 |  | ns |

A.C. CHARACTERISTICS - SY2101A
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |
| tRCY | Read Cycle | 350 |  | ns |
| tA | Access Time |  | 350 | ns |
| tCO | Chip Enable To Output |  | 240 | ns |
| tOD | Output Disable To Output |  | 180 | ns |
| tDF[1] | Data Output to High Z State | 0 | 150 | ns |
| tOH | Previous Data Read Valid after change of Address | 40 |  | ns |

## WRITE CYCLE

| tWCY | Write Cycle | 350 |  |
| :--- | :--- | :---: | :---: |
| tAW | Write Delay | 20 | ns |
| tCW | Chip Enable To Write | 200 | ns |
| tDW | Data Setup | 200 | ns |
| tDH | Data Hold | 0 | ns |
| tWP | Write Pulse | 200 | ns |
| tWR | Write Recovery | 0 | ns |
| tDS | Output Disable Setup | 20 | ns |

NOTE: $1{ }^{1}$ DF is with respect to the trailing edge of $\overline{\mathrm{CE}}, \mathrm{CE} 2$, or OD , whichever occurs first.

SY2101

## A.C. CHARACTERISTICS - SY2101A-4

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |
| trcy | Read Cycle | 450 |  | ns |
| ${ }^{t} \mathrm{~A}$ | Access Time |  | 450 | ns |
| tco | Chip Enable To Output |  | 310 | ns |
| tob | Output Disable To Output |  | 250 | ns |
| $\mathrm{tDF}^{[1]}$ | Data Output to High Z State | 0 | 200 | ns |
| $\mathrm{tOH}^{\text {r }}$ | Previous Data Read Valid after change of Address | 40 |  | ns |
| WRITE CYCLE |  |  |  |  |
| tWCY | Write Cycle | 450 |  | ns |
| ${ }^{\text {t }}$ AW | Write Delay | 20 |  | ns |
| tcw | Chip Enable To Write | 250 |  | ns |
| tDW | Data Setup | 250 |  | ns |
| tDH | Data Hold | 0 |  | ns |
| twP | Write Pulse | 250 |  | ns |
| tWR | Write Recovery | 0 |  | ns |
| tos | Output Disable Setup | 20 |  | ns |

$\begin{array}{lllll}\text { A.C. CONDITIONS OF TEST } & 2101 \mathrm{~A}-2 & 2101 \mathrm{~A} & 2101 \mathrm{~A}-4 & 2101-1\end{array}$
Input Pulse Levels: . . . . . . . . . . . . . . . . . . . . . . . . . . . . +0.8 V to 2.0 V . . . . . . . . . . . . . +0.65 V to 2.2 V
Input Pulse Rise \& Fall Times: . . . . . . . . . . . . . . . . . . . . . . . . . . 10ns . . . . . . . . . . . . . . . . . . . 10 ns
Timing Measurement Reference Level: Inputs: . . . . . . . . . . . . . . . 1.5V . . . . . . . . . . . . . . . . . . . 1.5 V
Outputs: . . . . . . . . . 0.8 V \& 2.0 V . . . . . . . . . . . . . . 0.8 V \& 2.0 V
Output Load: . . . . . . . . . . . . . . . . . . . . . . 1 TTL Gate \& $C_{L}=100 \mathrm{pF}$. . . . 1 TTL Gate \& $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$
CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance (All Input Pins) $V_{\text {IN }}=0 \mathrm{~V}$ | 4 | 8 | pF |
| COUT | Output Capacitance $V_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

TIMING DIAGRAMS

## READ CYCLE



## WRITE CYCLE


－256x4 Organization to Meet Needs for Small System Memories
－Access Time－175／200 ns
－Single +5 V Supply Voltage
－Directly TTL Compatible－All Inputs and Outputs
－Static MOS－No Clocks or Refreshing Required
－Simple Memory Expansion－Two Chip Enable Inputs
－Inputs Protected－All Inputs Have Protection Against Static Charge
－Low Cost Packaging－ 22 Pin Plastic Dual－In－Line Configuration
－Three－State Output－OR－Tie Capability
－Output Disable Provided for Ease of Use in Com－ mon Data Bus Systems

The SY 21 H 01 is a 256 －word by 4 －bit static random access memory element using N －channel MOS devices integrated on a monolithic array．It uses fully DC stable（static）circuitry and therefore requires no clocks or refreshing to operate．The data is read out nondestructively and has the same polarity as the input data．
The SY21H01 is designed for memory applications where high performance，low cost，large bit storage， and simple interfacing are important design objectives．
It is directly TTL compatible in all respects：inputs， outputs，and a single +5 V supply．Two Chip Enables allow easy selection of an individual package when

PIN CONFIGURATION

| $\mathrm{A}_{3}{ }^{\text {，}}$ | ${ }^{22} \mathrm{p} \mathrm{vcc}$ |
| :---: | :---: |
| $\mathrm{A}_{2}{ }^{2}$ | $\left.{ }_{21}\right]^{4}{ }_{4}$ |
| ${ }^{1} 1{ }^{-1}$ | $20 \mathrm{R} / \mathrm{W}$ |
| ${ }_{\text {a }} \mathrm{C}_{4}$ | 19 С $\overline{\text { c }} 1$ |
| ${ }^{\text {A5 }} \mathrm{C}_{5}$ | 18 万00 |
| ${ }^{\text {a }} \mathrm{C}_{6}$ | 17 CE2 |
| ${ }^{4} \square^{1}$ | ${ }_{16} \mathrm{PDO}_{4}$ |
| Gnd $\mathrm{C}^{8}$ | ${ }_{15}{ }^{\text {d }}{ }^{\text {d }}$ |
| $\mathrm{DOL}_{1} \mathrm{Cl}^{9}$ | ${ }_{14} \mathrm{DPO}_{3}$ |
| D018 | ${ }_{13} \mathrm{D}_{3}$ |
| $\mathrm{Di}_{2} \mathrm{O}^{11}$ | ${ }_{12} \square^{\mathrm{DO}_{2}}$ |

## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :--- | :---: | :---: | :---: |
| SYP21H01 | Plastic DIP | 175 ns | $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |
| SYC21H01 | Ceramic DIP | 175 ns | $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |
| SYP21H01－2 | Plastic DIP | 200 ns | $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |
| SYC21H01－2 | Ceramic DIP | 200 ns | $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |

outputs are OR－tied．An output disable is provided so that data inputs and outputs can be tied for common 1／O systems．Output disable is then used to eliminate any bi－directional logic．
The SY21H01 is fabricated with N －channel ion implan－ ted silicon gate technology．This technology allows the design and production of high performance，easy－ to－use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or N－channel silicon gate technology．

Synertek＇s ion implanted silicon gate technology also provides excellent protection against contamination． This permits the use of low cost packaging．

BLOCK DIAGRAM


PIN NAMES

| DIN | DATA INPUT | OD | OUTPUT DISABLE |
| :--- | :--- | :--- | :--- |
| AO－A7 | ADDRESS INPUTS | DOUT | DATA OUTPUT |
| R／W | READ／WRITE INPUT | VCC | POWER（ +5 F ） |
| $\overline{\text { CE1，CE2 }}$ | CHIP ENABLE |  |  |

## ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias
Storage Temperature
Voltage On Any Pin
With Respect to Ground
Power Dissipation
$0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-0.5 V to +7 V
1 Watt

## COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless Otherwise Specified)

| Symbol | Parameter | Min | Typ ${ }^{(1)}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {LI }}$ | Input Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ tod 5.25 V |
| ILOH | I/O Leakage Current[2] |  |  | 15 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=4.0 \mathrm{~V}$ |
| ILOL | I/O Leakage Current[ ${ }^{\text {] }}$ |  |  | -50 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Power Supply Current |  | 50 | 80 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V}, I_{O}=0 \mathrm{~mA} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ${ }^{\text {CCO2 }}$ | Power Supply Current |  |  | 90 | mA | $\begin{aligned} & \mathrm{V}_{I N}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage | -0.5 |  | +0.8 | V |  |
| $V_{\text {IH }}$ | Input "High" Voltage | 2.0 |  | $V_{C C}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | +0.4 | $\checkmark$ | $\mathrm{IOL}^{\text {OL }}=3.2 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output "High" Voltage | 2.4 |  |  | $V$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ |

NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. Input and Output tied together.

## A.C. CHARACTERISTICS - SY21H01

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |

## READ CYCLE

| $t_{\text {RCY }}$ | Read Cycle | 175 |  | ns |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  | 175 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Enable to Output |  | 110 | ns |
| tob | Output Disable to Output |  | 90 | ns |
| t ${ }_{\text {DF }}$ [1] | Data Output to High Z State | 0 | 70 | ns |
| ${ }^{\text {toh }}$ | Previous Data Read Valid after change of Address | 0 |  | ns |
| WRITE CYCLE |  |  |  |  |
| ${ }^{\text {twCy }}$ | Write Cycle | 175 |  | ns |
| ${ }^{\text {taw }}$ | Write Delay | 0 |  | ns |
| ${ }^{\text {t }}$ CW | Chip Enable to Write | 100 |  | ns |
| $t_{\text {DW }}$ | Data Setup | 100 |  | ns |
| $t_{\text {DH }}$ | Data Hold | 0 |  | ns |
| $t_{W P}$ | Write Pulse | 150 |  | ns |
| twR | Write Recovery | 0 |  | ns |

NOTES: 1. tDF is with respect to the trailing edge of $\overline{C E 1}, C E 2$, or $O D$, whichever occurs first.
A.C. CHARACTERISTICS - SY21H01-2
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |
| ${ }^{\text {t }}$ RCY | Read Cycle | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  |  | 200 | ns |
| ${ }^{\text {c }} \mathrm{CO}$ | Chip Enable to Output |  |  | 120 | ns |
| ${ }^{1} \mathrm{OD}$ | Output Disable to Output |  |  | 100 | ns |
| $t_{\text {dF }}$ [1] | Data Output to High Z State | 0 |  | 80 | ns |
| ${ }^{\text {toh }}$ | Previous Data Read Valid after change of Address | 0 |  |  | ns |
| WRITE CYCLE |  |  |  |  |  |
| $t_{\text {WCO }}$ | Write Cycle | 200 |  |  | ns |
| ${ }^{\text {t }}$ AW | Write Delay | 0 |  |  | ns |
| ${ }_{\text {t }}^{\text {c }}$ W | Chip Enable to Write | 120 |  |  | ns |
| ${ }^{\text {t }}$ DW | Data Setup | 120 |  |  | ns |
| ${ }_{\text {t }}^{\text {D }}$ | Data Hold | 0 |  |  | ns |
| ${ }_{\text {t }}^{\text {WP }}$ | Write Pulse | 170 |  |  | ns |
| $t_{\text {WR }}$ | Write Recovery | 0 |  |  | ns |

NOTE: 1. tDF is with respect to the trailing edge of $\overline{\mathrm{CE}}, \mathrm{CE} 2$, or OD , whichever occurs first.
A.C. CONDITIONS OF TEST
Input. Pulse Levels: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +0.8 V to 2.0 V

Timing Measurement Input: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V
Reference Level Output: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8V \& 2.0 V
Output Load: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 TTL Gate \& CL $=100 \mathrm{pF}$
CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance (All Input Pins) $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 4 | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
TIMING DIAGRAMS

## READ CYCLE



WRITE CYCLE



- Single +5 Volt Operation
- Directly TTL Compatible
- Standby Power Mode
- 3-State Outputs
- Low Power Dissipation

The 2102 family is a series of 1024 word by one bit static random access memory devices fabricated using Synertek's silicon gate technology. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 2102 family is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

A low standby power version is also available. It has all the same operating characteristics of the 2102-1 with the added feature of 35 mW maximum power dissipation in standby and 174 mW in operations. The family is directly TTL compatible in all respects: inputs, output, and a single +5 volt supply. A separate chip enable ( $\overline{\mathrm{CE}}$ ) lead allows easy selection of an individual package when outputs are OR-tied.

BLOCK DIAGRAM

TRUTH TABLE

| $\overline{C E}$ | R/W | DIN | DOUT | MODE |
| :---: | :---: | :---: | :---: | :--- |
| H | X | X | HIGH Z | NOT SELECTED |
| L | L | L | L | WRITE " 0 " |
| L | L | H | H | WRITE " 1 " |
| L | H | X | DOUT | READ |



READ

## PIN CONFIGURATION



PIN NAMES

| DIN | Data Input | $\overline{C E}$ | Chip Enable |
| :--- | :--- | :--- | :--- |
| $A_{0}-A_{9}$ | Address Inputs | DOUT | Data Output |
| R/W | Read/Write Input | V CC | Power (+5V) |

ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Standby | Temperature <br> Range |
| :--- | :---: | :---: | :---: | :---: |
| SYP2102A-2 | Plastic DIP | 250 nsec | No | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2102A-2 | Ceramic DIP | 250 nsec | No | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2102A-4 | Plastic DIP | 450 nsec | No | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2102A-4 | Ceramic DIP | 450 nsec | No | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2102-1 | Plastic DIP | 500 nsec | No | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2102-1 | Ceramic DIP | 500 nsec | No | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2102-1L | Plastic DIP | 500 nsec | Yes | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2102-1L | Ceramic DIP | 500 nsec | Yes | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2102-6 | Plastic DIP | 650 nsec | No | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias Storage Temperature
$-10^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Voltage On Any Pin

With Respect To Ground
Power Dissipation $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-0.5 V to +7 V
1 Watt

## COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the divice at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

$\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.


## STANDBY CHARACTERISTICS - 2102-IL

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Min. | Limits Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {PD }}$ | $V_{\text {cc }}$ in Standby | 1.5 |  |  | V |  |
| $V_{\text {CES }}(1)$ | $\overline{\mathrm{CE}}$ Bias in Standby | 2.0 |  |  | V | $2.0 \mathrm{~V} \leqslant \mathrm{~V}_{P D} \leqslant \mathrm{~V}_{\mathrm{CC}} \mathrm{Max}$ |
|  |  | $V_{P D}$ |  |  | V | $1.5 \mathrm{~V} \leqslant \mathrm{~V}_{P D}<2.0 \mathrm{~V}$ |
| IPD1 | Standby Current |  | 15 | 23 | mA | All Inputs $=\mathrm{V}_{\mathrm{PD} 1}=1.5 \mathrm{~V}$ |
| IPD2 | Standby Current |  | 20 | 30 | mA | All Inputs $=\mathrm{V}_{\text {PD2 }}=2.0 \mathrm{~V}$ |
| ${ }^{t} \mathrm{CP}$ | Chip Deselect to Standby Time | 0 |  |  | ns |  |
| $t_{R}{ }^{(2)}$ | Standby Recovery Time | ${ }^{\text {t }} \mathrm{RC}$ |  |  | ns |  |

## STANDBY WAVEFORMS



NOTES:

1. Consider the test conditions as shown: if the standby voltage $\left(\mathrm{V}_{\mathrm{PD}}\right)$ is between 5.25 V ( $\mathrm{V}_{\mathrm{CC}}$ Max.) and 2.0 V , then $\overline{\mathrm{CE}}$ must be held at 2.0 V Min. $\left(\mathrm{V}_{1 H}\right)$. If the standby voltage is less than 2.0 V but greater than $1.5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{PD}} \mathrm{Min}\right.$.), then $\overline{\mathrm{CE}}$ and standby voltage must be at least the same value or, if they are different, $\overline{C E}$ must be the more positive of the two.
2. $t_{R}=t_{R C}$ (READ CYCLE TIME).
A.C. CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified. READ CYCLE

|  | Parameter | $\begin{gathered} \text { 2102A-2 } \\ \text { Limits (ns) } \end{gathered}$ |  | $\begin{gathered} 2102-1,2102-1 \mathrm{~L} \\ \text { Limits (ns) } \end{gathered}$ |  | $\begin{aligned} & \text { 2102A-4 } \\ & \text { Limits (ns) } \end{aligned}$ |  | 2102A-6 <br> Limits (ns) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| ${ }^{t} \mathrm{RC}$ | Read Cycle | 250 |  | 500 |  | 450 |  | 650 |  |
| ${ }^{t} A$ | Access Time |  | 250 |  | 500 |  | 450 |  | 650 |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Enable to Output Time |  | 130 |  | 350 |  | 230 |  | 400 |
| ${ }^{\text {t }} \mathrm{OH} 1$ | Previous Read Data Valid with Respect to Address | 40 |  | 40 |  | 40 |  | 50 |  |
| ${ }^{\text {t }} \mathrm{OH} 2$ | Previous Read Data Valid with Respect to Chip Enable | 0 |  | 0 |  | 0 |  | 0 |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |
| twC | Write Cycle | 250 |  | 500 |  | 450 |  | 650 |  |
| ${ }^{\text {t }}$ AW | Address to Write Setup Time | 20 |  | 150 |  | 20 |  | 200 |  |
| ${ }^{t}$ WP | Write Pulse Width | 180 |  | 300 |  | 300 |  | 400 |  |
| tWR | Write Recovery Time | 0 |  | 50 |  | 0 |  | 50 |  |
| ${ }^{\text {t }}$ DW | Data Setup Time | 180 |  | 330 |  | 300 |  | 450 |  |
| ${ }^{\text {t }} \mathrm{DH}$ | Data Hold Time | 0 |  | 100 |  | 0 |  | 20 |  |
| ${ }^{\text {c }} \mathrm{CW}$ | Chip Enable to Write Setup Time | 180 |  | 400 |  | 300 |  | 550 |  |

## A.C. CONDITIONS OF TEST

Input Pulse Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 Volt to 2.0 Volt
Input Rise and Fall Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 nsec
Timing Measurement Reference Levels Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 Volts Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 and 2.0 Volts
Output Load 1 TTL Gate and $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

CAPACITANCE[1] $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CIN}_{\text {IN }}$ | Input Capacitance (All Input Pins) V IN $=0 \mathrm{~V}$ | 3 | 5 | pF |
| COUT | Output Capacitance $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | 10 | pF |

TIMING DIAGRAMS

READ CYCLE


WRITE CYCLE


NOTE: 1. This parameter is periodically sampled and is not $100 \%$ tested.

## PACKAGING DIAGRAM



# $1024 \times 1$ Static Random 

- 175/200 nsec Maximum Access Times
- Maximum Times Apply over Temperature Range and Supply Voltage Variation

PIN CONFIGURATION


ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :--- | :---: | :---: | :---: |
| SYP21H02 | Plastic DIP | 175 ns | $0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$ |
| SYC21H02 | Ceramic DIP | 175 ns | $0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$ |
| SYP21H02-2 | Plastic DIP | 200 ns | $0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$ |
| SYC21H02-2 | Ceramic DIP | 200 ns | $0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$ |

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias
Storage Temperature
Voltage on Any Pin with Respect to Ground
Power Dissipation
$-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
-0.5 V to +7 V
1.0W

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. (1) | Max. |  |  |
| ILI | Input Load Current (All Input Pins) |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ${ }^{\prime} \mathrm{LOH}$ | Output Leakage Current |  |  | 5 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.4$ to $\mathrm{V}_{\mathrm{CC}}$ |
| ILOL | Output Leakage Current |  |  | -10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.4 \mathrm{~V}$ |
| ICC1 | Power Supply Current |  | 50 | 80 | mA | All Inputs $=5.25 \mathrm{~V}$, Data Out Open, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ICC2 | Power Supply Current |  |  | 90 | mA | All Inputs $=5.25 \mathrm{~V}$, Data Out Open, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage | -0.5 |  | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input "High" Voltage | 2.0 |  | VCC | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | 0.4 | V | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |
| VOH | Output "High" Voltage | 2.4 |  |  | V | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ |

NOTE: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter (All Limits in ns) | SY21H02 |  | SY21H02-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |
| READ CYCLE |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}} \mathrm{C}$ | Read Cycle | 175 |  | 200 |  |
| ${ }^{\text {t }} \mathrm{A}$ | Access Time |  | 175 |  | 200 |
| tco | Chip Enable to Output Time |  | 110 |  | 120 |
| ${ }^{\text {toH1 }}$ | Previous Read Data Valid with Respect to Address | 40 |  | 40 |  |
| ${ }^{\text {toH2 }}$ | Previous Read Data Valid with Respect to Chip Enable | 0 |  | 0 |  |
| WRITE CYCLE |  |  |  |  |  |
| twC | Write Cycle | 175 |  | 200 |  |
| taw | Address to Write Setup Time | 20 |  | 20 |  |
| tWP | Write Pulse Width | 120 |  | 150 |  |
| tWR | Write Recovery Time | 0 |  | 0 |  |
| tDW | Data Setup Time | 120 |  | 150 |  |
| tDH | Data Hold Time | 0 |  | 0 |  |
| tcW | Chip Enable to Write Setup Time | 120 |  | 150 |  |

## A.C. TEST CONDITIONS

Input Pulse Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 to 2.0 Volts
Input Rise and Fall Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 nsec
Timing Measurement Reference Levels: Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 Volts Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 and 2.0 Volts
Output Load 1 TTL Gate and $C_{L}=100 \mathrm{pF}$

CAPACITANCE (1) $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ (2) | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $C_{\text {IN }}$ | Input Capacitance (AlI input pins) $V_{I N}=0 \mathrm{~V}$ | 3 | 5 | pF |
| COUT | Output Capacitance VOUT $=0 \mathrm{~V}$ | 7 | 10 | pF |

NOTE: 1. This parameter is periodically sampled and not $100 \%$ tested.
NOTE: 2. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
TIMING DIAGRAMS


## MEMORY PRODUCTS

- Low Power Maximum ICC $=15 \mathrm{~mA}$ (SY21LO2)
- Directly TTL Compatible
- 200 mV Noise Immunity
- Single $+5 V$ Supply
- Standby Power Mode - 23mW

The Synertek SY21L02 is a 1024 word by one bit static random access memory element using N -channel depletion mode silicon gate devices. It uses fully stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The SY21L02 is designed for memory applications where very low power dissipation is required in the operating and standby modes. It is directly TTL compatible in all respects: inputs, output, and a single +5 volt supply. A separate chip enable ( $\overline{C E}$ ) lead allows easy selection of an individual package when outputs are OR-tied.

PIN
CONFIGURATION


BLOCK DIAGRAM


## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :--- | :---: | :---: | :---: |
| SYP21L02 | Plastic DIP | $1 \mu$ sec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC21L02 | Ceramic DIP | $1 \mu$ sec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP21L02-1 | Plastic DIP | 500 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC21L02-1 | Ceramic DIP | 500 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP21L02A | Plastic DIP | 350 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC21L02A | Ceramic DIP | 350 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP21L02B | Plastic DIP | 400 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC21L02B | Ceramic DIP | 400 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |


| 21L02 <br>  <br>  <br> $D_{I N}$ | DATA NAMES |
| :--- | :--- |

NOTE: An "L" suffix (SYP21L02L, SYC21L02BL, etc.) indicates standby operation.

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage On Any Pin With Respect to Ground Power Dissipation

## *COMMENTS

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC AND OPERATING CHARACTERISTICS (SY21LO2)
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| Symbol | Parameter | Min. | Typ. ${ }^{(1)}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {LII }}$ | Input Load Current (All Input Pins) |  |  | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0$ to 5.25 V |
| ${ }^{\text {LOH }}$ | Output Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=4.0 \mathrm{~V}$ |
| ILOL | Output Leakage Current |  |  | -100 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CC1}$ | Power Supply Current |  | 11 | 14 | mA | All Inputs $=5.25 \mathrm{~V}$ Data Out Open $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ${ }^{\text {I CC2 }}$ | Power Supply Current |  | 12 | 15 | $\dot{m} \mathrm{~A}$ | All Inputs $=5.25 \mathrm{~V}$ Data Out Open $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage | -0.5 |  | +0.65 | V |  |
| $V_{\text {IH }}$ | Input "High" Voltage | 2.2 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | +0.45 | V | ${ }^{\prime} \mathrm{OL}=1.9 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output "High" Voltage | 2.4 |  |  | V | ${ }^{1} \mathrm{OH}=-100 \mu \mathrm{~A}$ |

(1) Typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

DC AND OPERATING CHARACTERISTICS (SY21L02-1, SY21L02A, SY21L02B)
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.(1) | Max. |  |  |
| ${ }^{\prime} \mathrm{LI}$ | Input Load Current (All Input Pins) |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ${ }^{\text {L }} \mathrm{LOH}$ | Output Leakage Current |  |  | 5 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.4$ to $\mathrm{V}_{\mathrm{CC}}$ |
| ILOL | Output Leakage Current |  |  | -10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.4 \mathrm{~V}$ |
| VIL | Input "Low" Voltage | -0.5 |  | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input "High" Voltage | 2.0 |  | VCC | V |  |
| VOL | Output "Low" Voltage |  |  | 0.4 | V | $\mathrm{IOL}=3.2 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output "High" Voltage | 2.4 |  |  | V | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ |
| ICC1 | Power Supply Current: $\begin{aligned} \text { SY21L02B } \\ \text { SY21L02A }\end{aligned}$ |  | 20 | 26 | mA | All Inputs $=5.25 \mathrm{~V}$, Data |
|  |  |  | 22 | 26 | mA | Out Open, $\mathrm{T}^{\prime}=25^{\circ} \mathrm{C}$ |
|  |  |  | 24 | 34 | mA |  |
| 1 CC 2 | Power Supply Current: |  |  | 30 | mA | All Inputs $=5.25 \mathrm{~V}$, Data |
|  |  |  |  | 30 | mA | Out Open, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
|  |  |  |  | 40 | mA |  |

NOTE: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

STANDBY CHARACTERISTICS (SY21L02L, SY21L02-1L, SY21L02AL, SY21L02BL)
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Min. | Typ. ${ }^{(1)}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{P D}$ | $V_{\text {CC }}$ in Standby | 1.5 |  |  | V |  |
| $\mathrm{V}_{\text {CES }}{ }^{(2)}$ | $\overrightarrow{C E}$ Bias in Standby | $\begin{aligned} & 2.0 \\ & V_{P D} \end{aligned}$ |  |  | $\begin{aligned} & v \\ & v \end{aligned}$ | $\begin{aligned} & 2.0 \mathrm{~V} \leqslant V_{P D} \leqslant V_{C C} \operatorname{Max} . \\ & 1.5 \mathrm{~V} \leqslant V_{P D}<2.0 \mathrm{~V} \end{aligned}$ |
| ${ }^{1}$ PD 1 | Standby Current Drain |  | 9 | 10 | mA | All Inputs $=V_{P D 1}=1.5 \mathrm{~V}$ |
| ${ }^{1} \mathrm{PD} 2$ | Standby Current Drain |  | 11 | 12 | mA | All Inputs $=V_{P D 2}=2.0 \mathrm{~V}$ |
| ${ }^{t} \mathrm{CP}$ | Chip Deselect to Standby Time | 0 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}(3)$ | Standby Recovery Time | ${ }^{\text {t }} \mathrm{RC}$ |  |  | ns |  |

NOTE 1: Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
NOTE 2: Consider the test conditions as shown: If the standby voltage ( $\mathrm{V}_{\mathrm{PD}}$ ) is between $5.25 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}\right.$ Max.) and 2.0 V , then $\overline{\mathrm{CE}}$ must be held at 2.0 V Min. $\left(\mathrm{V}_{(\mathrm{H}}\right)$. If the standby voltage is less than 2.0 V but greater than 1.5 V ( $\mathrm{VPD}_{\mathrm{PD}}$ Min.), then CE and standby voltage must be at least the same value or, if they are different, $\overline{\mathrm{CE}}$ must be the more positive of the two.
NOTE 3: $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{RC}}$ (READ CYCLE TIME).

## AC CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| Symbol | Parameter | SY21L02 |  | SY21L02-1 |  | SY21L02A |  | SY21L02B |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| ${ }^{t} \mathrm{RC}$ | Read Cycle | 1000 |  | 500 |  | 350 |  | 400 |  | nsec |
| ${ }^{t} A$ | Access Time |  | 1000 |  | 500 |  | 350 |  | 400 | nsec |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Enable to Output Time |  | 500 |  | 350 |  | 180 |  | 150 | nsec |
| ${ }^{\text {t }} \mathrm{OH} 1$ | Previous Read Data Valid with Respect to Address | 50 |  | 50 |  | 40 |  | 40 |  | nsec |
| ${ }^{\text {t }} \mathrm{OH} 2$ | Previous Read Data Valid with Respect to Chip Enable | 0 |  | 0 |  | 0 |  | 0 |  | nsec |

## WRITE CYCLE

| ${ }^{\text {t }}$ WC | Write Cycle | 1000 | 500 | 350 | 400 | nsec |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ AW | Address to Write Setup Time | 200 | 150 | 20 | 20 | nsec |
| ${ }^{\text {t }}$ WP | Write Pulse Width | 750 | 300 | 250 | 150 | nsec |
| ${ }^{\text {t WR }}$ | Write Recovery Time | 50 | 50 | 0 | 0 | nsec |
| ${ }^{\text {t }}$ DW | Data Setup Time | 800 | 330 | 250 | 125 | nsec |
| ${ }^{\text {t }} \mathrm{DH}$ | Data Hold Time | 100 | 100 | 0 | 0 | nsec |
| tcw | Chip Enable to Write Setup Time | 900 | 400 | 250 | 150 | nsec |

CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance (All Input Pins) $\vee_{\text {IN }}=0 \mathrm{~V}$ | 3 | 5 | pF |
| COUT | Output Capacitance $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | 10 | pF |

NOTE: This parameter is periodically sampled and is not $100 \%$ tested.

## AC TEST CONDITIONS

Input Pulse Levels: Input Pulse Rise and Fall Times: 20nsec

Timing Measurement Reference Level: $\quad 1.5$ Volt Output Load: $\quad 1$ TTL Gate and $C_{L}=100 \mathrm{pF}$

TIMING DIAGRAMS


## STANDBY WAVEFORMS



## TYPICAL DC CHARACTERISTICS



## MEMORY PRODUCTS

- Organization 256 Words By 4 Bits
- Common Data Input And Output
- Single +5 V Supply Voltage
- Directly TTL Compatible - All Inputs and Outputs
- Static MOS - No Clocks or Refreshing Required
- Access Time - 250/350/450/500ns
- Simple Memory Expansion - 2 Chip Enable Inputs

```
- Fully Decoded - On-Chip Address Decode
- Inputs Protected - All Inputs have Protection Against Static Charge
- Low Cost Packaging - 18 Pin Plastic Dual-In-Line Configuration
- Low Power - Typically 150 mW
- Three - State Output - OR - Tie Capability
```

The SY2111 is a 256 word by 4 bit static random access memory element using N -channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.
The SY2111 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.
It is directly TTL compatible in all respects: inputs,
PIN CONFIGURATION


| ORDERING INFORMATION |  |  |  |
| :--- | :---: | :---: | :---: |
| Order | Package | Access | Temperature |
| Number | Type | Time | Range |
| SYP2111-1 | Plastic DIP | 500 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2111-1 | Ceramic DIP | 500 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2111A-2 | Plastic DIP | 250 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2111A-2 | Ceramic DIP | 250 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2111A | Plastic DIP | 350 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2111A | Ceramic DIP | 350 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2111A-4 | Plastic DIP | 450 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2111A-4 | Ceramic DIP | 450 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

outputs, and a single +5 V supply. Separate Chip Enable leads allow easy selection of an individual package when outputs are OR-tied.
The SY2111 is fabricated with N-channelion-implanted silicon gate technology, which allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or N -channel silicon gate technology.
Synertek's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.


PIN NAMES

| $A_{0}-\mathrm{A} 7$ | ADDRESS INPUTS | $\overline{\mathrm{CE}}_{1}$ | CHIP ENABLE 1 |
| :--- | :--- | :--- | :--- |
| OD | OUTPUT DISABLE | $\overline{\mathrm{CE}}_{2}$ | CHIP ENABLE 2 |
| R/W | READ/WRITE INPUT | $\mathrm{I}_{1} / \mathrm{O}_{1} / \mathrm{O}_{4}$ | DATA INPUT/OUTPUT |

## ABSOLUTE MAXIMUM RATINGS

$\begin{array}{lr}\text { Ambient Temperature Under Bias } & 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ \text { Storage Temperature } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { Voltage on Any Pin } & \\ \quad \text { With Respect to Ground } & -0.5 \mathrm{~V} \text { to }+7 \mathrm{~V} \\ \text { Power Dissipation } & 1 \text { Watt }\end{array}$

## COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | 2111-1 |  |  | $\begin{gathered} 2111 \mathrm{~A} \\ 2111 \mathrm{~A} \cdot 2,2111 \mathrm{~A}-4 \end{gathered}$ |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{\text {(1) }}$ | Max. | Min. | Typ. ${ }^{\text {(1) }}$ | Max. |  |  |
| ILI | Input Load Current |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ILOH | I/O Leakage Current |  |  | 15 |  |  | 10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}} / \mathrm{O}=4.0 \mathrm{~V}$. |
| ILOL | I/O Leakage Current |  |  | -50 |  |  | -10 | $\mu \mathrm{A}$ | $\overline{C E}=2.2 \mathrm{~V}, \mathrm{~V}_{1 / \mathrm{O}}=0.45 \mathrm{~V}$ |
| ICC1 | Power Supply Current |  | 30 | 60 |  | 30 | 50 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V} \\ & I_{I / O}=0 \mathrm{~mA}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  |  | 70 |  |  | 55 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{I}} / \mathrm{O}=0 \mathrm{~mA}, T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| VIL | Input Low Voltage | -0.5 |  | +0.65 | -0.5 |  | +0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.2 |  | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | 0.45 |  |  | 0.4 | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA} \\ & (\mathrm{IOL}=2.0 \mathrm{~mA} \cdot 2111-1) \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.2 |  |  | 2.4 |  |  | V | $\mathrm{IOH}^{\prime}=-150 \mu \mathrm{~A}$ |

NOTES: 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
A.C. CHARACTERISTICS - SY2111-1
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |
| tRCY | Read Cycle | 500 |  | ns |
| tA | Access Time |  | 500 | ns |
| tCO | Chip Enable To Output |  | 350 | ns |
| tOD | Output Disable To Output |  | 300 | ns |
| tDF[1] | Data Output To High Z State | 0 | 150 | ns |
| tOH | Previous Data Read Valid After Change Of Address | 0 |  | ns |

## WRITE CYCLE

| twCY | Write Cycle | 500 |  |
| :--- | :--- | :---: | :---: |
| taW | Write Delay | 100 | ns |
| tCW | Chip Enable To Write | 400 | ns |
| tDW | Data Setup | 280 | ns |
| tDH | Data Hold | 100 | ns |
| tWP | Write Pulse | 300 | ns |
| tWR | Write Recovery | 50 | ns |
| tDS | Output Disable Setup | 20 | ns |

NOTE: 1. TDF is with respect to the trailing edge of CE1, CE2, or OD, whichever comes first.
A.C. CHARACTERISTICS - SY2111A-2
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |
| tRCY | Read Cycle | 250 |  | ns |
| tA | Access Time |  | 250 | ns |
| tCO | Chip Enable To Output |  | 180 | ns |
| tOD | Output Disable To Output | 130 | ns |  |
| tDF[1] | Data Output To High Z State | 0 | 180 | ns |
| tOH | Previous Data Read Valid After Change Of Address | 40 |  | ns |

WRITE CYCLE

| twCY | Write Cycle | 250 |  | ns |
| :--- | :--- | :---: | :---: | :---: |
| tAW | Write Delay | 20 |  | ns |
| tCW | Chip Enable To Write | 150 |  | ns |
| tDW | Data Setup | 150 |  | ns |
| tDH | Data Hold | 0 |  | ns |
| tWP | Write Pulse | 150 |  | ns |
| tWR | Write Recovery | 0 |  | ns |
| tDS | Output Disable Setup | 20 |  | ns |

A.C. CHARACTERISTICS - SY2111A
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |
| tRCY | Read Cycle | 350 |  | ns |
| tA | Access Time |  | 350 | ns |
| tCO | Chip Enable To Output |  | 240 | ns |
| tOD | Output Disable To Output |  | 180 | ns |
| tDF[1] | Data Output To High Z State | 0 | 150 | ns |
| tOH | Previous Data Read Valid After Change Of Address | 40 |  | ns |
| WRITE CYCLE |  |  |  |  |
| tWCY | Write Cycle | 350 |  | ns |
| tAW | Write Delay | 20 |  | ns |
| tCW | Chip Enable To Write | 200 |  | ns |
| tDW | Data Setup | 200 |  | ns |
| tDH | Data Hold | 0 |  | ns |
| tWP | Write Pulse | 200 |  | ns |
| tWR | Write Recovery | 0 |  | ns |
| tDS | Output Disable Setup | 20 |  | ns |

NOTE: 1. $\mathrm{t}_{\mathrm{DF}}$ is with respect to the trailing edge of $\overline{\mathrm{CE}}, \overline{\mathrm{CE} 2}$, or OD, whichever comes first.
A.C. CHARACTERISTICS - SY2111A-4
$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |
| tRCY | Read Cycle | 450 |  | ns |
| tA | Access Time |  | 450 | ns |
| tCO | Chip Enable To Output |  | 310 | ns |
| tOD | Output Disable To Output | 250 | ns |  |
| tDF[1] | Data Output To High Z State | 0 | 200 | ns |
| tOH | Previous Data Read Valid After Change Of Address | 40 |  |  |

WRITE CYCLE

| tWCY | Write Cycle | 450 |  |
| :--- | :--- | :---: | :---: |
| tAW | Write Delay | 20 | ns |
| tCW | Chip Enable To Write | 250 | ns |
| tDW | Data Setup | 250 | ns |
| tDH | Data Hold | 0 | ns |
| tWP | Write Pulse | 250 | ns |
| tWR | Write Recovery | 0 | ns |
| tDS | Output Disable Setup | 20 | ns |

## A.C. CONDITIONS OF TEST

2111A, 2111A-2, 2111A-4
2111-1
Input Pulse Level
+0.8 V to 2.0 V
. . . . . . . . . . . . +0.65 V to 2.2 V
Input Pulse Rise \& Fall Times: . . . . . . . . . . . . . . . . . . . . . . . . . . . 10ns
Inputs: . . . . . . . . . . . . . . . 1.5V
Outputs: . . . . . . . . 0.8 V \& 2.0 V
Timing Measuremnt Reference Level
Output Load: . . . . . . . . . . . ......... 1 TTL Gate \& $C_{L}=100 \mathrm{pF} \ldots . . .1$ TTL Gate \& $C_{L}=100 \mathrm{pF}$
CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ. | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $C_{\text {IN }}$ | Input Capacitance (All Input Pins) $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 4 | 8 | pF |
| COUT | Output Capacitance $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 10 | 15 | pF |

TIMING DIAGRAMS
READ CYCLE

## WRITE CYCLE



NOTE: 1. tof is with respect to the trailing edge of CE1, CE2 or OD, whichener comes first.

- Organization - 256 Words By 4 Bits
- Common Data Input and Output
- Single +5 V Supply Voltage
- Directly TTL Compatible - All Inputs and Outputs
- Static MOS - No Clocks or Refreshing Required
- Access Time - 175/200 ns
- Fully Decoded - On-Chip Address Decode
- Inputs Protected - All Inputs Have Protection Against Static Charge
- Low Cost Packaging - 18 Pin Plastic Dual-In-Line Configuration
- Three-State Output - OR-Tie Capability
- Simple Memory Expansion - 2 Chip Enable Inputs

The SY21H11 is a 256 -word by 4 -bit static random access memory element using N -channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The SY21H11 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, PIN CONFIGURATION


## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :--- | :---: | :---: | :---: |
| SYP21H11 | Plastic DIP | 175 ns | $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |
| SYC21H11 | Ceramic DIP | 175 ns | $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |
| SYP21H11-2 | Plastic DIP | 200 ns | $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |
| SYC21H11-2 | Ceramic DIP | 200 ns | $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |

outputs, and a single +5 V supply. Separate Chip Enable leads allow easy selection of an individual package when outputs are OR-tied.

The SY21H11 is fabricated with N -channel ionimplanted silicon gate technology, which allows the design and production of high performance, easy-touse MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or N -channel silicon gate technology.

Synertek's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost packaging.

BLOCK DIAGRAM


PIN NAMES

| AO-A7 | ADDRESS INPUTS | $\overline{\mathrm{CE}}_{1}$ | CHIP ENABLE 1 |
| :--- | :--- | :--- | :--- |
| OD | OUTPUT DISABLE | $\overline{\mathrm{CE}}_{2}$ | CHIP ENABLE 2 |
| R/W | READ/WRITE INPUT | $\mathrm{I}_{1}-1 / \mathrm{O}_{4}$ | DATA INPUT/OUTPUT |

## ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias
Storage Temperature
Voltage On Any Pin
With Respect to Ground
Power Dissipation
$0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-0.5 V to +7 V 1 Watt

## COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min | Typ. ${ }^{\text {(1) }}$ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ILOH | I/O Leakage Current |  |  | 15 | $\mu \mathrm{A}$ | $C E=2.2 \mathrm{~V}, \mathrm{~V}_{1 / \mathrm{O}}=4.0 \mathrm{~V}$ |
| ILOL | I/O Leakage Current |  |  | -50 | $\mu \mathrm{A}$ | $\overline{C E}=2.2 \mathrm{~V}, \mathrm{~V}_{1 / \mathrm{O}}=0.45 \mathrm{~V}$ |
| ICC1 | Power Supply Current |  | 50 | 80 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V} \\ & I_{I / O}=0 \mathrm{~mA}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  |  | 90 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IL }}$ | Input Low Voltage | -0.5 |  | +0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 |  | V cc | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ |

NOTES: 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

## A.C. CHARACTERISTICS - SY21H11

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| tRCY | Read Cycle | 175 |  |  | ns |
| tA | Access Time |  |  | 175 | ns |
| tCO | Chip Enable to Output |  |  | 100 | ns |
| tOD | Output Disable to Output |  |  | 90 | ns |
| tDF[1] | Data Output to High Z State | 0 |  | 70 | ns |
| tOH | Previous Data Read Valid After Change of Address | 0 |  |  | ns |

WRITE CYCLE

| Symbol |  | Parameter | Min. | Typ. | Max. |
| :--- | :--- | :---: | :---: | :---: | :---: |
| tWCY | Write Cycle | 175 |  |  | ns |
| tAW | Write Delay | 0 |  |  | ns |
| tCW | Chip Enable to Write | 100 |  |  | ns |
| tDW | Data Setup | 100 |  |  | ns |
| tDH | Data Hold | 0 |  |  | ns |
| tWP | Write Pulse | 150 |  |  | ns |
| tWR | Write Recovery |  | 0 |  |  |

NOTE: 1. tDF is with respect to the trailing edge of $\overline{\mathrm{CE}}, \overline{\mathrm{CE} 2}$, or $O D$, whichever comes first.

## A.C. CHARACTERISTICS - SY21H11-2

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| tRCY | Read Cycle | 200 |  |  | ns |
| tA | Access Time |  |  | 200 | ns |
| tCO | Chip Enable to Output |  |  | 120 | ns |
| tOD | Output Disable to Output |  |  | 100 | ns |
| tDF[1] | Data Output to High Z State | 0 |  | 80 | ns |
| tOH | Previous Data Read Valid After Change of Address | 0 |  |  | ns |

WRITE CYCLE

| Symbol |  | Parameter | Min. | Typ. | Max. |
| :--- | :--- | :---: | :---: | :---: | :---: |
| tWCY | Write Cycle | 200 |  |  | ns |
| tAW | Write Delay | 0 |  |  | ns |
| tCW | Chip Enable to Write | 120 |  |  | ns |
| tDW | Data Setup | 120 |  |  | ns |
| tDH | Data Hold | 0 |  |  | ns |
| tWP | Write Pulse | 170 |  |  | ns |
| tWR | Write Recovery | 0 |  |  | ns |

## A.C. CONDITIONS OF TEST

Input Pulse Levels: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +0.8 V to 2.0 V
Input Rise \& Fall Times: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 ns
Timing Measurement Reference Level Input: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5V
Output: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8V \& 2.0 V
Output Load: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 TTL Gate \& CL $=100 \mathrm{pF}$

CAPACITANCE $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ. | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $C_{\text {IN }}$ | Input Capacitance (All Input Pins) $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 4 | 8 | pF |
| COUT | Output Capacitance $V_{\text {OUT }}=0 \mathrm{~V}$ | 10 | 15 | pF |

TIMING DIAGRAMS
READ CYCLE


NOTE: 1. tDF is with respect to the trailing edge of $\overline{C E}_{1}, \overline{C E}_{2}$ or $O D$, whichever occurs first.

## PACKAGING DIAGRAM



- Organization 256 Words by 4 Bits
- Common Data Input and Output
- Single +5 V Supply Voltage
- Directly TTL Compatible - All Inputs and Outputs
- Static MOS - No Clocks or Refreshing Required
- Access Time - 250/350/450/500 ns
- Simple Memory Expansion - Chip Enable Input
- Fully Decoded - On-Chip Address Decode
- Inputs Protected - All Inputs Have Protection Against Static Charge
- Low Cost Packaging - 16 Pin Plastic Dual-In-Line Configuration
- Low Power - Typically 150 mW
- Three-State Output - OR-tie Capability

The SY2112 is a 256 word by 4 bit static random access memory element using N -channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The SY2112 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.
It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. A separate Chip


Enable lead allows easy selection of an individual package when outputs are OR-tied.
The SY2112 is fabricated with ion implanted Nchannel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or N-channel silicon gate technology.
Synertek's ion implanted silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.


## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias
Storage Temperature
Voltage On Any Pin
With Respect to Ground
Power Dissipation
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-0.5 V to +7 V
1 Watt

## *COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. AND OPERATING CHARACTERISTICS - SY2112A, SY2112A-2, SY2112A-4

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| Symbol | Parameter | Min. | Typ. (1) | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {LLI }}$ | Input Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ILOH | I/O Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}} / \mathrm{O}=4.0 \mathrm{~V}$ |
| ILOL | I/O Leakage Current |  |  | -10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{1 / \mathrm{O}}=0.45 \mathrm{~V}$ |
| ICC1 | Power Supply Current |  | 30 | 50 | mA | $\begin{aligned} & \mathrm{V}_{I N}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  |  | 55 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V}, I_{1 / O}=0 \mathrm{~mA} \\ & T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage | -0.5 |  | +0.8 | V |  |
| $V_{\text {IH }}$ | Input "High" Voltage | 2.0 |  | $V_{\text {CC }}$ | $V$ |  |
| VOL | Output "Low" Voltage |  |  | +0.4 | V | $\mathrm{IOL}=3.2 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output "High" Voltage | 2.4 |  |  | V | $\mathrm{IOH}^{\prime}=-150 \mu \mathrm{~A}$ |

NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
D. C. AND OPERATING CHARACTERISTICS - SY2112-1
$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Typ. (1) | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ILOH | I/O Leakage Current |  |  | 15 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{1 / \mathrm{O}}=4.0 \mathrm{~V}$ |
| ILOL | I/O Leakage Current |  |  | -50 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{I} / \mathrm{O}}=0.45 \mathrm{~V}$ |
| lCC1 | Power Supply Current |  | 30 | 60 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V}, I_{I / O}=0 \mathrm{~mA} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  |  | 70 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V}, I_{I / O}=0 \mathrm{~mA} \\ & T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| VIL | Input "Low" Voltage | -0.5 |  | +0.65 | $V$ |  |
| VIH | Input "High" Voltage | 2.2 |  | VCC | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | +0.45 | V | $1 \mathrm{OL}=2 \mathrm{~mA}$ |
| VOH | Output "High" Voltage | 2.2 |  |  | V | $\mathrm{IOH}=-150 \mu \mathrm{~A}$ |

NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
A. C. CHARACTERISTICS - SY2112A-2

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t RCY }}$ | Read Cycle | 250 |  | ns |
| ${ }^{\text {t }}$ A | Access Time |  | 250 | ns |
| t'0 | Chip Enable to Output Time |  | 180 | ns |
| ${ }^{\text {t }}$ CD | Chip Enable to Output Disable Time | 0 | 120 | ns |
| ${ }^{\text {t }} \mathrm{OH}$ | Previous Read Data Valid After Change of Address | 40 |  | ns |

WRITE CYCLE NO. $1 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tWCY1 | Write Cycle | 250 |  | ns |
| tAW1 | Address to Write Setup Time | 20 |  | ns |
| tDW1 | Write Setup Time | 180 |  | ns |
| tWP1 | Write Pulse Width | 180 |  | ns |
| tCS1 | Chip Enable Setup Time | 0 | 100 | ns |
| tCH1 | Chip Enable Hold Time | 0 |  | ns |
| tWR1 | Write Recovery Time | 0 | ns |  |
| tDH1 | Data Hold Time | 0 | ns |  |
| tCW1 | Chip Enable to Write Setup Time | 180 |  | ns |

WRITE CYCLE NO. $2 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tWCY2 | Write Cycle | 250 |  | ns |
| tAW2 | Address to Write Setup Time | 20 |  | ns |
| tDW2 | Write Setup Time | 180 |  | ns |
| tWD2 | Write To Output Disable Time | 120 | 100 | ns |
| tCS2 | Chip Enable Setup Time | 0 |  | ns |
| tCH2 | Chip Enable Hold Time | 0 |  | ns |
| tWR2 | Write Recovery Time | 0 |  | ns |
| tDH2 | Data Hold Time | 0 |  | ns |

## A. C. CHARACTERISTICS - SY2112A

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| t $R C Y^{t A}$ | Read Cycle | 350 |  | ns |
| t $_{\text {CO }}$ | Access Time |  | 350 | ns |
| tCD $^{\text {tOH }}$ | Chip Enable to Output Time | 240 | ns |  |
|  | Chip Enable to Output Disable Time | 0 | 200 | ns |
|  | Previous Read Data Valid After Change <br> of Address | 40 |  | ns |

A. C. CHARACTERISTICS - SY2112A (Cont.)

WRITE CYCLE NO. $1 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tWCY1 | Write Cycle | 350 |  | ns |
| tAW1 | Address to Write Setup Time | 20 |  | ns |
| tDW1 | Write Setup Time | 250 |  | ns |
| tWP1 | Write Pulse Width | 250 |  | ns |
| tCS1 | Chip Enable Setup Time | 0 | 100 | ns |
| tCH1 | Chip Enable Hold Time | 0 |  | ns |
| tWR1 | Write Recovery Time | 0 |  | ns |
| tDH1 | Data Hold Time | 0 |  | ns |
| tCW1 | Chip Enable to Write Setup Time | 250 |  | ns |

WRITE CYCLE NO. $2 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tWCY2 | Write Cycle | 350 |  | ns |
| tAW2 | Address to Write Setup Time | 20 |  | ns |
| tDW2 | Write Setup Time | 250 |  | ns |
| tWD2 | Write To Output Disable Time | 200 | 130 | ns |
| tCS2 | Chip Enable Setup Time | 0 |  | ns |
| tCH2 | Chip Enable Hold Time | 0 |  | ns |
| tWR2 | Write Recovery Time | 0 |  | ns |
| tDH2 | Data Hold Time | 0 |  | ns |

A. C. CHARACTERISTICS - SY2112A-4

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ RCY | Read Cycle | 450 |  | ns |
| ${ }^{t} \mathrm{~A}$ | Access Time |  | 450 | ns |
| ${ }^{\text {coo }}$ | Chip Enable to Output Time |  | 200 | ns |
| ${ }^{\text {t }} \mathrm{CD}$ | Chip Enable to Output Disable Time | 0 | 260 | ns |
| ${ }^{\text {toH }}$ | Previous Read Data Valid After Change of Address | 40 |  | ns |

WRITE CYCLE NO. $1 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tWCY1 | Write Cycle | 450 |  | ns |
| tAW1 | Address to Write Setup Time | 20 |  | ns |
| tDW1 | Write Setup Time | 300 |  | ns |
| tWP1 | Write Pulse Width | 300 |  | ns |
| tCS1 | Chip Enable Setup Time | 0 | 100 | ns |
| tCH1 | Chip Enable Hold Time | 0 |  | ns |
| tWR1 | Write Recovery Time | 0 |  | ns |
| tDH1 | Data Hold Time | 0 |  | ns |
| tCW1 | Chip Enable to Write Setup Time | 300 |  | ns |

## A. C. CHARACTERISTICS - SY2112A-4 (Cont.)

WRITE CYCLE NO. $2 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tWCY2 | Write Cycle | 450 |  | ns |
| tAW2 | Address to Write Setup Time | 20 |  | ns |
| tDW2 | Write Setup Time | 300 |  | ns |
| tWD2 | Write To Output Disable Time | 260 | 150 | ns |
| tCS2 | Chip Enable Setup Time | 0 |  | ns |
| tCH2 | Chip Enable Hold Time | 0 |  | ns |
| tWR2 | Write Recovery Time | 0 |  | ns |
| tDH2 | Data Hold Time | 0 |  | ns |

## A. C. CHARACTERISTICS - SY2112-1

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ RCY | Read Cycle | 500 |  | ns | $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}} \leqslant 20 \mathrm{~ns}$ |
| ${ }^{t} \mathrm{~A}$ | Access Time |  | 500 | ns | $0.65 \mathrm{~V} \geqslant \mathrm{~V}_{\text {IN }} \geqslant 2.2 \mathrm{~V}$ |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Enable To Output Time |  | 350 | ns | Timing Reference $=1.5 \mathrm{~V}$ |
| ${ }^{\text {t }} \mathrm{CD}$ | Chip Enable To Output Disable Time | 0 | 150 | ns | Load = 1 TTL Gate |
| ${ }^{\text {tOH }}$ | Previous Read Data Valid After Change of Address | 0 |  | ns | $C_{L}=100 \mathrm{pF}$ |

WRITE CYCLE NO. $1 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| twCY1 | Write Cycle | 500 |  | ns | $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}} \leqslant 20 \mathrm{~ns}$ |
| ${ }^{\text {t AW }} 1$ | Address To Write Setup Time | 100 |  | ns | $0.65 \mathrm{~V} \geqslant \mathrm{~V}_{\text {IN }} \geqslant 2.2 \mathrm{~V}$ |
| tDW1 | Write Setup Time | 200 |  | ns | Timing Reference $=1.5 \mathrm{~V}$ |
| tWP1 | Write Pulse Width | 300 |  | ns | Load $=1$ TTL Gate |
| tCS1 | Chip Enable Setup Time | 0 | 100 | ns | $C_{L}=100 \mathrm{pF}$ |
| ${ }^{\text {t }} \mathrm{CH} 1$ | Chip Enable Hold Time | 0 |  | ns |  |
| tWR1 | Write Recovery Time | 50 |  | ns |  |
| tDH1 | Data Hold Time | 100 |  | ns |  |
| tew1 | Chip Enable to Write Setup Time | 200 |  | ns |  |

WRITE CYCLE NO. $2 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tWCY2 | Write Cycle | 500 |  | ns | $\mathrm{tr}_{\mathrm{r}}, \mathrm{tff} \leqslant 20 \mathrm{~ns}$ |
| ${ }^{\text {t }}$ AW2 | Address To Write Setup Time | 100 |  | ns | $0.65 \mathrm{~V} \geqslant \mathrm{~V}_{\text {IN }} \geqslant 2.2 \mathrm{~V}$ |
| tDW2 | Write Setup Time | 200 |  | ns | Timing Reference $=1.5 \mathrm{~V}$ |
| tWD2 | Write To Output Disable Time | 100 |  | ns | Load = 1 TTL Gate |
| tCS2 | Chip Enable Setup Time | 0 |  | ns | $C_{L}=100 \mathrm{pF}$ |
| ${ }^{\text {t }} \mathrm{CH} 2$ | Chip Enable Hold Time | 0 | ' | ns |  |
| tWR2 | Write Recovery Time | 50 |  | ns |  |
| ${ }^{\text {t }} \mathrm{H} 2$ | Data Hold Time | 100 |  | ns |  |

READ CYCLE WAVEFORMS

CAPACITANCE

| Symbol | Test |  | Limits (pF) |  |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Typ. | Max. |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance <br> (All Input Pins) $V_{I N}=0 \mathrm{~V}$ | 4 | 8 |  |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | I/O Capacitance $\mathrm{V}_{1 / \mathrm{O}}=0 \mathrm{~V}$ | 10 | 18 |  |

WRITE CYCLE \#1 $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$


WRITE CYCLE \#2 $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$


NOTE 1. Data Hold Time. ( $T_{D H}$ ) is reference to the trailing edge of CHIP ENABLE (CE)or READ/WRITE (R/W) whichever comes first.

## A.C. CONDITIONS OF TEST



## PACKAGE DIAGRAM

CERAMIC PACKAGE


MOLDED PACKAGE


## MEMORY PRODUCTS

- Organization-256 Words By 4 Bits
- Common Data Input and Output
- Single +5 V Supply Voltage
- Directly TTL Compatible - All Inputs and Outputs
- Access Time - 175/200 ns
- Simple Memory Expansion - Chip Enable Input
- Fully Decoded - On-Chip Address Decode
- Inputs Protected . All Inputs Have Protection Against Static Charge
- Low Cost Packaging - 16 Pin Plastic Dual-In-Line Configuration
- Three-State Output - OR-Tie Capability

The SY21H12 is a 256 word by 4 bit static random access memory element using $N$-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The SY21H12 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. A separate Chip


ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access | Temperature |
| :--- | :---: | :---: | :---: |
| Time | Range |  |  |
| SYP21H12 | Plastic DIP | 175 nsec | $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |
| SYC21H12 | Ceramic DIP | 175 nsec | $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |
| SYP21H12-2 | Plastic DIP | 200 nsec | $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |
| SYC21H12-2 | Ceramic DIP | 200 nsec | $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |

Enable lead allows easy selection of an individual package when outputs are OR-tied.
The SY21H12 is fabricated with ion implanted N channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or N-channel silicon gate technology.
Synertek's ion implanted silicon gate technology also provides excellent protection against contamination. This permits the use of low cost packaging.


| ABSOLUTE MAXIMUM RATINGS* |  |
| :--- | ---: |
| Ambient Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Voltage On Any Pin |  |
| $\quad$ With Respect to Ground | -0.5 V to +7 V |
| Power Dissipation | 1 Watt |

## *COMMENTS

Stresses above those liste under "Absolute Maximum Ratings" may cause damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. AND OPERATING CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Typ.(1) | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{1} \mathrm{LI}$ | Input Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ILOH | I/O Leakage Current |  |  | 15 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{1 / \mathrm{O}}=4.0 \mathrm{~V}$ |
| ILOL | I/O Leakage Current |  |  | -50 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{1 / \mathrm{O}}=0.45 \mathrm{~V}$ |
| ICC1 | Power Supply Current |  | 50 | 80 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V}, I_{I / O}=0 \mathrm{~mA} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  |  | 90 | mA | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}, \mathrm{I}_{1 / \mathrm{O}}=0 \mathrm{~mA}$ |
| VIL | Input "Low" Voltage | -0.5 |  | +0.8 | V | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {IH }}$ | Input "High" Voltage | 2.0 |  | VCC | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | +0.4 | V | $\mathrm{IOL}=3.2 \mathrm{~mA}$ |
| V OH | Output "High" Voltage | 2.4 |  |  | V | $\mathrm{IOH}=-150 \mu \mathrm{~A}$ |

NOTE: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

## A. C. CHARACTERISTICS - SY21H12

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tRCY | Read Cycle | 175 |  | ns |
| tA | Access Time |  | 175 | ns |
| tCO | Chip Enable to Output Time | 0 | 110 | ns |
| tCD | Chip Enable to Output Disable Time | 0 | ns |  |
| tOH | Previous Read Data Valid After Change <br> of Address | 0 | ns |  |

WRITE CYCLE NO. $1 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tWCY1 | Write Cycle | 175 |  | ns |
| tAW1 | Address to Write Setup Time | 0 |  | ns |
| tDW1 | Write Setup Time | 100 |  | ns |
| tWP1 | Write Pulse Width | 150 |  | ns |
| tCS1 | Chip Enable Setup Time | 0 | 50 | ns |
| tCH1 | Chip Enable Hold Time | 0 |  | ns |
| tWR1 | Write Recovery Time | 0 |  | ns |
| tDH1 | Data Hold Time | 0 |  | ns |
| tCW1 | Chip Enable to Write Setup Time | 100 |  | ns |

WRITE CYCLE NO. $2 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tWCY2 | Write Cycle | 175 |  | ns |
| tAW2 | Address to Write Setup Time | 0 |  | ns |
| tDW2 | Write Setup Time | 100 |  | ns |
| tWD2 | Write to Output Disable Time |  | 70 | ns |
| tCS2 | Chip Enable Setup Time | 0 |  | ns |
| tCH2 | Chip Enable Hold Time | 0 |  | ns |
| tWR2 | Write Recovery Time | 0 |  | ns |
| tDH2 | Data Hold Time | 0 |  | ns |

A. C. CHARACTERISTICS - SY21H12-2

READ CYCLE TA $=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| trCY $_{\text {tA }}$ | Read Cycle | 200 |  | ns |
| tCO | Access Time |  | 200 | ns |
| tCD | Chip Enable to Output Time | 120 | ns |  |
| tOH | Chip Enable to Output Disable Time | 0 | 80 | ns |
|  | Previous Read Data Valid After Change <br> of Address | 0 |  | ns |

WRITE CYCLE NO. $1 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. |
| :--- | :--- | :---: | :---: |
| tWCY1 | Write Cycle | 200 |  |
| tAW1 | Address to Write Setup Time | 0 |  |
| tDW1 | Write Setup Time | 120 |  |
| tWP1 | Write Pulse Width | 170 |  |
| tCS1 | Chip Enable Setup Time | 0 | ns |
| tCH1 | Chip Enable Hold Time | 50 | ns |
| tWR1 | Write Recovery Time | 0 | ns |
| tDH1 | Data Hold Time | 0 |  |
| tCW1 | Chip Enable to Write Setup Time | 0 | ns |

WRITE CYCLE NO. $2 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tWCY2 | Write Cycle | 200 |  | ns |
| tAW2 | Address to Write Setup Time | 0 |  | ns |
| tDW2 | Write Setup Time | 120 |  | ns |
| tWD2 | Write to Output Disable Time |  | 80 | ns |
| tCS2 | Chip Enable Setup Time | 0 |  | ns |
| tCH2 | Chip Enable Hold Time | 0 |  | ns |
| tWR2 | Write Recovery Time | 0 |  | ns |
| tDH2 | Data Hold Time | 0 |  | ns |

READ CYCLE WAVEFORMS


WRITE CYCLE \#1


NOTE 1. Data Hold Time. ( $\mathrm{TOH}_{\mathrm{OH}}$ ) is reference to the trailing edge of CHIP ENABLE ( $\overline{\mathrm{CE}}$ ) or READ/WRITE (R/W) whichever comes first.

CAPACITANCE

| Symbol | Test |  | Limits (pF) |  |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Typ. | Max. |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance <br> (All Input Pins) $V_{I N}=0 \mathrm{~V}$ | 4 | 8 |  |
| $\mathrm{Cl}_{\mathrm{I} / \mathrm{O}}$ | I/O Capacitance $V_{I / O}=0 \mathrm{~V}$ | 10 | 18 |  |

WRITE CYCLE \#2


$$
\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 55^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%
$$

## A.C. CONDITIONS OF TEST



## PACKAGE DIAGRAM

CERAMIC PACKAGE


PLASTIC PACKAGE


# 1024x4 Static Random Access Memory 

- 200 ns Maximum Access
- Low Operating Power Dissipation
$0.1 \mathrm{~mW} / \mathrm{Bit}$
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single +5 V Supply

\author{

- Totally TTL Compatible: All Inputs, Outputs, and Power Supply <br> - Common Data I/O <br> - 400 mv Noise Immunity <br> - High Density 18 Pin Package
}

The SY2114 is a 4096 -Bit static Random Access Memory organized 1024 words by 4 -bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 1 TTL load.

PIN CONFIGURATION


## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Supply <br> Current <br> (Max) | Temperature <br> Range |
| :--- | :---: | :---: | :---: | :---: |
| SYC2114 | Ceramic | 450 nsec | 100 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114 | Molded | 450 nsec | 100 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2114-3 | Ceramic | 300 nsec | 100 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114-3 | Molded | 300 nsec | 100 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2114L | Ceramic | 450 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114L | Molded | 450 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2114L-3 | Ceramic | 300 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114L-3 | Molded | 300 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2114-2 | Ceramic | 200 nsec | 100 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114-2 | Molded | 200 nsec | 100 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2114L-2 | Ceramic | 200 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114L-2 | Molded | 200 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

The SY2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5 V supply. A separate Chip Select ( $\overline{\mathrm{CS})}$ input allows easy selection of an individual device when outputs are or-tied.
The SY2114 is packaged in an 18-pin DIP for the highest possible density and is fabricated with N channel, Ion Implanted, Silicon-Gate technology - a technology providing excellent performance characteristics as well as improved protection against contamination.

## BLOCK DIAGRAM



| ABSOLUTE MAXIMUM RATINGS |  |
| :--- | ---: |
| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin with <br> Respect to Ground <br> Power Dissipation | -0.5 V to +7 V |
| Pr |  |

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless otherwise specified)

| Symbol | Parameter | $\begin{array}{\|c\|} \hline 2114.2 \\ 2114-3,2114 \end{array}$ |  | $\begin{gathered} 2114 \mathrm{~L}-2 \\ 2114 \mathrm{~L}, 2114 \mathrm{~L}-3 \end{gathered}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| ILI | Input Load Current (All input pins) |  | 10 |  | 10 | $\mu \mathrm{A}$ | V IN $=0$ to 5.25 V |
| ILO | I/O Leakage Current |  | 10 |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{I} / \mathrm{O}}=0.4 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| ICC1 | Power Supply Current |  | 95 |  | 65 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, 1_{1 / O}=0 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  | 100 |  | 70 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, l_{1 / O}=0 \mathrm{~mA}, \\ & T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| VIL | Input Low Voltage | -0.5 | 0.8 | -0.5 | 0.8 | V |  |
| $V_{\text {IH }}$ | Input High Voltage | 2.0 | $\mathrm{V}_{\text {CC }}$ | 2.0 | $V_{\text {cc }}$ | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.4 | V | $\mathrm{I}^{\mathrm{OL}}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 | VCC | 2.4 | VCC | V | $1 \mathrm{OH}=-1.0 \mathrm{~mA}$ |

CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{I / O}$ | Input/Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$ (Unless Otherwise Specified)

| Symbol | Parameter | 2114-2,2114L-2 |  | 2114-3,2114L-3 |  | 2114,2114L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle$\mathrm{t}_{\text {RC }}$$\mathrm{t}_{\text {A }}$$\mathrm{t}_{\text {CO }}$$\mathrm{t}_{\text {CX }}$$\mathrm{t}_{\text {OTD }}$$\mathrm{t}_{\text {OHA }}$ | Read Cycle Time | 200 |  | 300 |  | 450 |  | nsec |
|  | Access Time |  | 200 |  | 300 |  | 450 | nsec |
|  | Chip Select to Output Valid |  | 70 |  | 100 |  | 120 | nsec |
|  | Chip Select to Output Enabled | 20 |  | 20 |  | 20 |  | nsec |
|  | Chip Deselect to Output Off | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
|  | Output Hold From Address Change | 50 |  | 50 |  | 50 |  | nsec |
| Write Cycle$\mathrm{t}_{\text {WC }}$$\mathrm{t}_{\text {AW }}$$\mathrm{t}_{W}$$\mathrm{t}_{\text {WR }}$$\mathrm{t}_{\text {OTW }}$$\mathrm{t}_{\text {DW }}$$\mathrm{t}_{\text {DH }}$ |  |  |  |  |  |  |  |  |
|  | Write Cycle Time | 200 |  | 300 |  | 450 |  | nsec |
|  | Address to Write Setup Time | 0 |  | 0 |  | 0 |  | nsec |
|  | Write Pulse Width | 120 |  | 150 |  | 200 |  | nsec |
|  | Write Release Time | 0 |  | 0 |  | 0 |  | nsec |
|  | Write to Output Off | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
|  | Data to Write Overlap | 120 |  | 150 |  | 200 |  | nsec |
|  | Data Hold | 0 |  | 0 |  | 0 |  | nsec |

## A.C. Test Conditions

Input Pulse Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 V to 2.0V
Input Rise and Fall Time 10 n sec
Timing Measurement Levels: Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V Output . . . . . . 0.8 and 2.0 V
Output Load 1 TTL Gate and 100pF

TIMING DIAGRAMS

Read Cycle ${ }^{(1)}$


## Write Cycle



## NOTES:

(1) $\overline{W E}$ is high for a Read Cycle
(2) ${ }^{t} W$ is measured from the latter of $\overline{C S}$ or $\overline{W E}$ going low to the earlier of $\overline{C S}$ or $\overline{W E}$ going high.

## DATA STORAGE

When $\overline{W E}$ is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as $\overline{\mathrm{WE}}$ remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.
Data storage also cannot be affected by $\overline{W E}$, Addresses, or the I/O ports as long as $\overline{\mathrm{CS}}$ is high. Either $\overline{\mathrm{CS}}$ or $\overline{W E}$ or both can prevent extraneous writing due to signal transitions.
Data within the array can only be changed during Write time - defined as the overlap of $\overline{\mathrm{CS}}$ low and
$\overline{W E}$ low. The addresses must be properly established during the entire Write time plus ${ }^{t} W R$.
Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for tDW at the end of the Write time will be written into the addressed location.

## TYPICAL CHARACTERISTICS






## PACKAGE DIAGRAM

CERAMIC PACKAGE

$\stackrel{(.065)}{1.040)} \rightarrow-\mid-1$
(150)

MOLDED PACKAGE


- 300 ns Maximum Access
- Low Operating Power Dissipation $0.1 \mathrm{~mW} / \mathrm{Bit}$
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single +5 V Supply
- Totally TTL Compatible: All Inputs, Outputs, and Power Supply
- Common Data 1/O
- 400 mv Noise Immunity
- High Density 18 Pin Package
- Operation over full military temperature range. $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

The SYM2114 is a 4096 -Bit static Random Access Memory organized 1024 words by 4 -bits and is fabricated using Synertek's N -channel Silicon-Gate MOS technology. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 1 TTL load.

PIN CONFIGURATION


## ORDERING INFORMATION

| Order | Package | Access | Supply <br> Current | Temperature |
| :---: | :---: | :---: | :---: | :---: |
| Number | Type | Time | (Max) | Range |

The SYM2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5 V supply. A separate Chip Select $\overline{(C S)}$ input allows easy selection of an individual device when outputs are or-tied.
The SYM2114 is packaged in an 18-pin IDIP for the highest possible density and is fabricated with N channel, Ion Implanted, Silicon-Gate technology - a technology providing excellent performance characteristics as well as improved protection against contamination.

## BLOCK DIAGRAM



| ABSOLUTE MAXIMUM RATINGS | COMMENT |  |
| :--- | ---: | :--- |
| Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | Stresses above those listed under "Absolute Maximum |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ | Ratings" may cause permanent damage to the device. |
| Voltage on Any Pin with | -0.5 V to +7 V | This is a stress rating only and functional operation of <br> the device at these or any other conditions above <br> those indicated in the operational sections of this <br> specification is not implied. |
| Respect to Ground | 1.0 W |  |

D.C. CHARACTERISTICS $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (Unless Otherwise Specified)

| Symbol | Parameter | 2114-3, 2114 |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $I_{L I}$ | Input Load Current (All input pins) |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.5 V |
| $\mathrm{I}_{\text {LO }}$ | I/O Leakage Current |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=2.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{I} / \mathrm{O}}=0.4 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CCl}}$ | Power Supply Current |  | 70 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} 5.5 \mathrm{~V}, \mathrm{I}_{1 / \mathrm{O}}=0 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| $1 \mathrm{CC2}$ | Power Supply Current |  | 100 | mA | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V}, I_{I / O}=0 \mathrm{~mA}, \\ & T_{A}=-55^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IL }}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| $V_{\text {IH }}$ | Input High Voltage | 2.0 | $V_{\text {cc }}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| $\mathrm{VOH}_{\mathrm{OH}}$ | Output High Voltage | 2.4 | $\mathrm{V}_{\mathrm{CC}}$ | V | $\mathrm{I}_{\mathrm{OH}}=200 \mu \mathrm{~A}$ |

CAPACITANCE $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Input/Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (Unless Otherwise Specified)

| SYMBOL | PARAMETER | 2114-3 |  | 2114 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| READ CYCLE |  |  |  |  |  |  |
| ${ }^{\text {R }} \mathrm{C}$ | Read Cycle Time | 300 |  | 450 |  | nsec |
| ${ }^{\text {t }}$ A | Access Time |  | 300 |  | 450. | nsec |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Select to Output Valid |  | 100 |  | 120 | nsec |
| tcx | Chip Select to Output Enabled | 20 |  | 20 |  | nsec |
| tOTD | Chip Deselect to Output Off | 0 | 80 | 0 | 100 | nsec |
| toha | Output Hold From Address Change | 50 |  | 50 |  | nsec |
| WRITECYCLE |  |  |  |  |  |  |
| tWC | Write Cycle Time | 300 |  | 450 |  | nsec |
| ${ }^{\text {t }}$ AW | Address to Write Setup Time | 0 |  | 0 |  | nsec |
| tw | Write Pulse Width | 150 |  | 200 |  | nsec |
| tWR | Write Release Time | 0 |  | 0 |  | nsec |
| totw | Write to Output Off | 0 | 80 | 0 | 100 | nsec |
| t DW | Data to Write Overlap | 150 |  | 200 |  | nsec |
| tDH | Data Hold | 0 |  | 0 |  | nsec |

## A.C. Test Conditions

Input Pulse Levels
Input Rise and Fall Time 10 n sec
Timing Measurement Levels: Inpu 1.5 V Output 0.8 and 2.0 V

Output Load TL Gate and 100pF

## TIMING DIAGRAMS

## Read Cycle ${ }^{\text {(1) }}$



## Write Cycle


notes:
(1) $\overline{W E}$ is high for a Read Cycle
(2) ${ }^{\text {t }} \boldsymbol{W}$ is measured from the latter of $\overline{C S}$ or $\overline{W E}$ going low to the earlier of $\overline{C S}$ or $\overline{W E}$ going high.

## DATA STORAGE

When $\overline{W E}$ is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as $\overline{W E}$ remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.
Data storage also cannot be affected by $\overline{W E}$, Addresses, or the I/O ports as long as $\overline{\mathrm{CS}}$ is high. Either $\overline{\mathrm{CS}}$ or $\overline{W E}$ or both can prevent extraneous writing due to signal transitions.
Data within the array can only be changed during Write time - defined as the overlap of $\overline{C S}$ low and
$\overline{W E}$ low. The addresses must be properly established during the entire Write time plus ${ }^{t}$ WR.
Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for tDW at the end of the Write time will be written into the addressed location.

TYPICAL CHARACTERISTICS


PACKAGE DIAGRAM
CERAMIC PACKAGE


- $\quad 200$ ns Maximum Access
- Low Power: $0.1 \mathrm{~mW} /$ Bit Operating $.03 \mathrm{~mW} /$ Bit Standby
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single Supply: +5 V Operating
+2.5V Standby
- Totally TTL Compatible:

All Inputs, Outputs, and Power Supply

- Common Data I/O
- 400 mv Noise Immunity
- High Density 18 Pin Package

The SY2114LV is a 4096 -Bit static Random Access Memory organized 1024 words by 4 -bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. These advanced processing techniques allow the SY2114LV to maintain memory with $\mathrm{V}_{\mathrm{CC}}$ reduced to 2.5 V . This reduces standby power by $60 \%$ and simplifies the design of battery back-up systems. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 2 TTL loads.

PIN CONFIGURATION


## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Supply <br> Current <br> (Max) | Temperature <br> Range |
| :--- | :---: | :---: | :---: | :---: |
| SYC2114LV | Ceramic | 450nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2114LV | Molded | 450 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2114LV-3 | Ceramic | 300 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2114LV-3 | Molded | 300nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2114LV-2 | Ceramic | 200 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2114LV-2 | Molded | 200 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

The SY2114LV is designed for memory applications where high performance, low power, large bit storage and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5 V supply. A separate Chip Select ( $\overline{\mathrm{CS})}$ input allows easy selection of an individual device when outputs are or-tied.
The SY2114LV is packaged in an 18 -pin DIP for the highest possible density and is fabricated with N channel, Ion Implanted, Silicon-Gate technology - a technology providing excellent performance characteristics as well as improved protection against contamination.

| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin with |  |
| Respect to Ground | -0.5 V to +7 V |
| Power Dissipation | 1.0W |

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless otherwise specified)

| Symbol | Parameter | $\begin{gathered} 2114 L V-2, \\ 2114 L V-3,2114 L V \end{gathered}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| ILI | Input Load Current (All input pins) |  | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0$ to 5.25 V |
| ILO | I/O Leakage Current |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=2.0 \mathrm{~V}, \\ & \mathrm{~V}_{1 / \mathrm{O}}=0.4 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| ICC1 | Power Supply Current |  | 65 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, I_{1 / O}=0 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ${ }^{1} \mathrm{CC} 2$ | Power Supply Current |  | 70 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, 1_{1 / O}=0 \mathrm{~mA}, \\ & T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IL }}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| VIH | Input High Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | 2.4 | 0.4 | V | ${ }^{\prime} \mathrm{OL}=3.2 \mathrm{~mA}$ |
| V OH | Output High Voltage |  | V CC | V | $1 \mathrm{OH}=-1.0 \mathrm{~mA}$ |

CAPACITANCE TA $=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {I/O }}$ | Input/Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless Otherwise Specified)

| Symbol | Parameter | 2114LV-2 |  | 2114LV-3 |  | 2114LV |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 200 |  | 300 |  | 450 |  | nsec |
| $t_{\text {A }}$ | Access Time |  | 200 |  | 300 |  | 450 | nsec |
| ${ }_{\text {t }}^{\text {co }}$ | Chip Select to Output Valid |  | 70 |  | 100 |  | 120 | nsec |
| ${ }_{t}{ }_{\text {cx }}$ | Chip Select to Output Enabled | 20 |  | 20 |  | 20 |  | nsec |
| totd | Chip Deselect to Output Off | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
| ${ }^{\text {toha }}$ | Output Hold From Address Change | 50 |  | 50 |  | 50 |  | nsec |
| Write Cycle |  |  |  |  |  |  |  |  |
| $t_{\text {w }}$ | Write Cycle Time | 200 |  | 300 |  | 450 |  | nsec |
| ${ }^{t}$ AW | Address to Write Setup Time | $0$ |  | 0 |  | 0 |  | nsec |
| $t_{w}$ | Write Pulse Width | 120 |  | 150 |  | 200 |  | nsec |
| $t_{W R}$ | Write Release Time | 0 |  | 0 |  | 0 |  | nsec |
| totw | Write to Output Off | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
| ${ }^{\text {t }}$ DW | Data to Write Overlap | 120 |  | 150 |  | 200 |  | nsec |
| ${ }^{\text {DH }}$ | Data Hold | 0 |  | 0 |  | 0 |  | nsec |


| A.C. Test Conditions |  |
| :---: | :---: |
| Input Pulse Levels. | . 0.8 V to 2.0 V |
| Input Rise and Fall Time | 10 n sec |
| Timing Measurement Levels: Input | 1.5 V |
| Output | 0.8 and 2.0V |
| Output Load | ate and 100 pF |

## STANDBY CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VPD | $V_{C C}$ in Standby | 2.5 |  | V |  |
| $V_{\operatorname{css}}(2)$ | $\overline{\mathrm{CS}}$ Bias in Standby | 2.5 |  | V | $2.5 \mathrm{~V} \leqslant \mathrm{~V}_{P D} \leqslant \mathrm{~V}_{\text {CC }}$ Max. |
| IPD | Standby Current Drain |  | 50 | mA | All Inputs $=\mathrm{VPD}^{\text {a }}=2.5 \mathrm{~V}$ |
| ${ }^{t} \mathrm{CP}$ | Chip Deselect to Standby Time | 0 |  | ns |  |
| ${ }^{\text {t }}$ R | Standby Recovery Time | 500 |  | ns |  |

## TIMING DIAGRAMS

Read Cycle ${ }^{(3)}$


## Standby Operation



## Write Cycle



## NOTES

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. Consider the test conditions as shown: If the standby voltage (VPD) is between 5.25 V (VCC
Max.) and 2.5 V , then $\overline{\mathrm{CS}}$ must be held at 2.5 V Min.
3. $\overline{W E}$ is high for a Read Cycle.
4. ${ }^{t} W$ is measured from the latter of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going low to the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high.
5. 4.75 Volts
6. 2.5 Volts

## DATA STORAGE

When $\overline{W E}$ is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as $\overline{W E}$ remains high, the data stored cannot be affected by the Address, Chip Select, or Data 1/O logic levels or timing transitions.
Data storage also cannot be affected by $\overline{W E}$, Addresses, or the I/O ports as long as $\overline{\mathrm{CS}}$ is high. Either $\overline{\mathrm{CS}}$ or $\overline{W E}$ or both can prevent extraneous writing due to signal transitions.
Data within the array can only be changed during Write time - defined as the overlap of $\overline{C S}$ low and
$\overline{W E}$ low. The addresses must be properly established during the entire Write time plus ${ }^{t} W R$.
Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for tDW at the end of the Write time will be written into the addressed location.

## TYPICAL CHARACTERISTICS








## PACKAGE DIAGRAM

CERAMIC PACKAGE


MOLDED PACKAGE



The 2142 is a 4096 -bit static Random Access Memory organized 1024 words by 4 -bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no. clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of bus oriented systems, and the outputs can drive 2 TTL loads.

## PIN CONFIGURATION



ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Supply <br> Current <br> (Max) | Temperature <br> Range |
| :--- | :--- | :--- | :---: | :--- |
| SYC2142 | Ceramic | 450 nsec | 100 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2142 | Molded | 450 nsec | 100 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2142-3 | Ceramic | 300 nsec | 100 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2142-3 | Molded | 300 nsec | 100 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2142L | Ceramic | 450 nsec | 70 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2142L | Molded | $450 n s e c$ | 70 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2142L-3 | Ceramic | 300 nsec | 70 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2142L-3 | Molded | 300 nsec | 70 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2142-2 | Ceramic | 200 nsec | 100 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2142-2 | Molded | 200 nsec | 100 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2142L-2 | Ceramic | 200 nsec | 70 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2142L-2 | Molded | 200 nsec | 70 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

- 200ns Maximum Access
- Low Operating Power Dissipation $0.1 \mathrm{~mW} /$ Bit
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single +5 V Supply
- Totally TTL Compatible:

All Inputs, Outputs, and Power Supply

- Common Data 1/O
- 400mv Noise Immunity
- High Density 20 Pin Package
- Two Chip Selects and Output Disable Functions Simplify Memory Expansion

The SY2142 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5 V supply.
Two Chip Selects ( $\overline{\mathrm{CS}}_{1}$ and $\mathrm{CS}_{2}$ ) are provided to simplify systems where memory expansion is implemented by OR-tying several 2142's. Also an Output Disable directly controls the output stages.

The SY2142 is packaged in a 20-pin DIP and is fabricated with N -channel, Ion Implanted, SiliconGate technology - a technology providing excellent performance characteristics as well as protection against contamination allowing the use of low cost packaging techniques.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias .......... $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$
Storage Temperature ............. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Voltage on Any Pin with
Respect to Ground ................ -0.5 V to +7 V
Power Dissipation ............................. 1.0W

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless Otherwise Specified)

| Symbol | Parameter | $\begin{gathered} 2142,2142-2 \\ 2142-3 \end{gathered}$ |  | $\begin{gathered} 2142 \mathrm{~L}, 2142 \mathrm{~L}-2 \\ 2142 \mathrm{~L}-3 \end{gathered}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| ILI | Input Load Current (All input pins) |  | 10 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ILO | 1/O Leakage Current |  | 10 |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=2.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{I} / \mathrm{O}}=0.4 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| ${ }^{1} \mathrm{CC} 1$ | Power Supply Current |  | 95 |  | 65 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  | 100 |  | 70 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, 1_{1} / \mathrm{O}=0 \mathrm{~mA}, \\ & T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| VIL | Input Low Voltage | -0.5 | 0.8 | -0.5 | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{VOL}^{\text {O }}$ | Output Low Voltage |  | 0.4 |  | 0.4 | V | $\mathrm{I} \mathrm{OL}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 | VCC | 2.4 | VCC | V | $1 \mathrm{OH}=-1.0 \mathrm{~mA}$ |

CAPACITANCE $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Input/Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless Otherwise Specified)

| Symbol | Parameter | 2142-2,2142L-2 |  | 2142-3,2142L-3 |  | 2142,2142L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE $t_{R C}$ | Read Cycle Time | 200 |  | 300 |  | 450 |  | ns |
| ${ }^{\text {t }}$ A | Access Time |  | 200 |  | 300 |  | 450 | ns |
| ${ }^{\text {tob }}$ | Output Enable to Output Valid |  | 70 |  | 100 |  | 120 | ns |
| ${ }^{\text {tod }}$ ( | Output Enable to Output Active | 20 |  | 20 |  | 20 |  | ns |
| ${ }_{\text {t }} \mathrm{CO}$ | Chip Selection to Output Valid |  | 70 |  | 100 |  | 120 | ns |
| ${ }^{\text {t }}$ CX | Chip Selection to Output Active | 20 |  | 20 |  | 20 |  | ns |
| totD | Output 3-state from Disable | 0 | 60 | 0 | 80 | 0 | 100 | ns |
| ${ }^{\text {toha }}$ | Output Hold from Address Change | 50 |  | 50 |  | 50 |  | ns |
| WRITE CYCLE ${ }^{t_{W C}}$ | Write Cycle Time | 200 |  | 300 |  | 450 |  | ns |
| ${ }^{\text {t }}$ AW | Address to Write Setup Time | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {tw }}$ W | Write Pulse Width | 120 |  | 150 |  | 200 |  | ns |
| ${ }^{\text {twR }}$ | Write Release Time | 0 |  | 0 |  | 0 |  | ns |
| toto | Output 3-state from Disable | 0 | 60 |  | 80 |  | 100 | ns |
| ${ }_{\text {t }}$ DW | Data to Write Time Overlap | 120 |  | 150 |  | 200 |  | ns |
| ${ }^{\text {t }}$ DH | Data Hold from Write Time | 0 |  | 0 |  | 0 |  | ns |

See following page for A.C. Test Conditions

## A.C. Test Conditions

Input Pulse Levels .......................................................................................... . . . . 0.8 V to 2.0 V
Input Rise and Fall Time ............................................................................................ 10nsec
Timing Measurement Levels: Input . ................................................................................... 1.5 V Output ..................................................................... 0.8 V and 2.0V
Output Load ........................................................................................... 1TTL Gate and 100pF

TIMING DIAGRAMS

Read Cycle ${ }^{[1]}$


Write Cycle ${ }^{[2]}$


NOTES:

1. A Read occurs during the overlap of a low $\overline{\mathrm{CS}_{1}}$, high $\mathrm{CS}_{2}$ and a high $\overline{\mathrm{WE}}$.
2. A Write occurs during the overlap of a low $\mathrm{CS}_{1}$, high $\mathrm{CS}_{2}$ and a low WE.
3. WE must be high during all address transitions.

## TYPICAL CHARACTERISTICS








## PACKAGE DIAGRAMS



1024x4 Static Random
SY2142LV Access Memory Low Power Standby

- 200 ns Maximum Access
- Low Power: 0.1 mW/Bit Operating $.03 \mathrm{~mW} /$ Bit Standby
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single Supply: +5 V Operating
+2.5V Standby
- Totally TTL Compatible: All Inputs, Outputs, and Power Supply
- Common Data I/O
- 400 mv Noise Immunity
- High Density 18 Pin Package
- Two Chip Selects and Output Disable Functions Simplify Memory Expansion

The SY2142LV is a 4096 -Bit static Random Access Memory organized 1024 words by 4 -bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. These advanced processing techniques allow the SY2142LV to maintain memory with $V_{C C}$ reduced to 2.5 V . This reduces standby power by $60 \%$ and simplifies the design of battery back-up systems. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 2 TTL loads.

PIN CONFIGURATION


## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Supply <br> Current <br> (Max) | Temperature <br> Range |
| :--- | :--- | :--- | :--- | :--- |
| SYC2142LV | Ceramic | 450 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2142LV | Plastic | 450 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2142LV-3 | Ceramic | 300 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2142LV-3 | Plastic | 300 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2142LV-2 | Ceramic | 200 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2142LV-2 | Plastic | 200 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

The SY2142LV is designed for memory applications where high performance, low power, large bit storage and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5 V supply.

Two Chip Selects ( $\overline{\mathrm{CS}}_{1}$ and $\mathrm{CS}_{2}$ ) are provided to simplify systems where memory expansion is implemented by OR-tying several 2142 LV . Also an Output Disable directly controls the output stages.
The SY2142LV is packaged in a 20 -pin DIP and is fabricated with N -channel, Ion Implanted, SiliconGate technology - a technology providing excellent performance characteristics as well as protection against contamination allowing the use of low cost packaging techniques.

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin with |  |
| $\quad$ Respect to Ground | -0.5 V to +7 V |
| Power Dissipation | 1.0 W |

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless otherwise specified)

| Symbol | Parameter | $\begin{gathered} \hline 2142 L V-2 \\ 2142 L V-3,2142 L V \end{gathered}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| 1 LI | Input Load Current (All input pins) |  | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0$ to 5.25 V |
| ILO | I/O Leakage Current |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \overline{\mathrm{CS}}=2.0 \mathrm{~V}, \\ & \mathrm{~V}_{1 / \mathrm{O}}=0.4 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| ICC1 | Power Supply Current |  | 65 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \mathrm{I}_{1 / \mathrm{O}}=0 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ${ }^{\text {I CC2 }}$ | Power Supply Current |  | 70 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, 1_{1} / \mathrm{O}=0 \mathrm{~mA}, \\ & T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IL }}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| VIH | Input High Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | 2.4 | 0.4 | V | $\mathrm{IOL}=3.2 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage |  | $\mathrm{V}_{\mathrm{CC}}$ | V | $1 \mathrm{OH}=-1.0 \mathrm{~mA}$ |

CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{1 / \mathrm{O}}$ | Input/Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, ~ V C C=5 \mathrm{~V} \pm 5 \%$ (Unless Otherwise Specified)

| Symbol | Parameter | 2142LV-2 |  | 2142LV-3 |  | 2142LV |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle $t_{R C}$ | Read Cycle Time | 200 |  | 300 |  | 450 |  | nsec |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  | 200 |  | 300 |  | 450 | nsec |
| ${ }^{1} \mathrm{OD}$ | Output Enable to Output Valid |  | 70 |  | 100 |  | 120 | nsec |
| todx | Output Enable to Output Active | 20 |  | 20 |  | 20 |  | nsec |
| tco | Chip Select to Output Valid |  | 70 |  | 100 |  | 120 | nsec |
| $\mathrm{t}_{\mathrm{CX}}$ | Chip Select to Output Enabled | 20 |  | 20 |  | 20 |  | nsec |
| toto | Chip Deselect to Output Off | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
| toha | Output Hold From Address Change | 50 |  | 50 |  | 50 |  | nsec |
| Write Cycle $t_{W C}$ | Write Cycle Time | 200 |  | 300 |  | 450 |  | nsec |
| ${ }_{\text {t }}$ WW | Address to Write Setup Time | 0 |  | 0 |  | 0 |  | nsec |
| ${ }^{\text {tw }}$ | Write Pulse Width | 120 |  | 150 |  | 200 |  | nsec |
| $\mathrm{t}_{\text {WR }}$ | Write Release Time | 0 |  | 0 |  | 0 |  | nsec |
| totw | Write to Output Off | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
| ${ }^{\text {t }}$ DW | Data to Write Overlap | 120 |  | 150 |  | 200 |  | nsec |
| ${ }^{\text {t }} \mathrm{DH}$ | Data Hold | 0 |  | 0 |  | 0 |  | nsec |

## A.C. Test Conditions

Input Pulse Levels. . . . . . . . . . . . . . 0.8 V to 2.0 V
Input Rise and Fall Time . . . . . . . . . . . . 10 n sec

Timing Measurement Levels: Input . . . . . . . . 1.5V
Output. . . 0.8 and 2.0 V
Output Load. . . . . . . . . . .1TTL Gate and 100pF

## STANDBY CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VPD | $V_{C C}$ in Standby | 2.5 |  | V |  |
| $\mathrm{V}_{\operatorname{CSS}}(2)$ | $\overline{\text { CS }}$ Bias in Standby | 2.5 |  | V | $2.5 \mathrm{~V} \leqslant \mathrm{~V}_{\text {PD }} \leqslant \mathrm{V}_{\text {CC }}$ Max. |
| IPD | Standby Current Drain |  | 50 | mA | All Inputs $=\mathrm{VPD}^{\text {a }}=2.5 \mathrm{~V}$ |
| tcP | Chip Deselect to Standby Time | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | Standby Recovery Time | 500 |  | ns |  |

## TIMING DIAGRAMS

Read Cycle ${ }^{(3)}$


## Standby Operation



## Write Cycle



## NOTES

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. Consider the test conditions as shown: If the standby voltage (VPD) is between 5.25 V (VCC Max.) and 2.5 V , then $\overline{\mathrm{CS}}$ must be held at 2.5 V Min.
3. $\overline{W E}$ is high for a Read Cycle.
4. tw is measured from the latter of $\overline{\mathrm{CS}}$ or $\overline{W E}$ going low to the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high.
5. 4.75 Volts
6. 2.5 Volts

## DATA STORAGE

When $\overline{W E}$ is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as $\overline{W E}$ remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.
Data storage also cannot be affected by $\overline{W E}$; Addresses, or the I/O ports as long as $\overline{\mathrm{CS}}$ is high. Either $\overline{\mathrm{CS}}$ or $\overline{W E}$ or both can prevent extraneous writing due to signal transitions.
Data within the array can only be changed during Write time - defined as the overlap of $\overline{\mathrm{CS}}$ low and
$\overline{W E}$ low. The addresses must be properly established during the entire Write time plus $\mathrm{t}_{W R}$.
Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for tDW at the end of the Write time will be written into the addressed location.

## TYPICAL CHARACTERISTICS



- 55 ns Maximum Access
- No Clocks or Strobes Required
- Automatic CS Power Down
- Identical Cycle and Access Times
- Single +5 V Supply
- Totally TTL Compatible All Inputs and Outputs
- Separate Data Input and Output
- High Density 18 -Pin Package
- Three-State Output

The Synertek SY2147 is a 4096 -Bit Static Random Access Memory organized 4096 words by 1 -bit and is fabricated using Synertek's new N-Channel SiliconGate HMOS technology. It is designed using fully static circuitry, therefore requiring no clock on refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Separate data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices.

PIN CONFIGURATION


## ORDERING INFORMATION

| Order | Package <br> Type | Access <br> Time | Supply <br> Current <br> (Max) | Standby <br> Current <br> (Max) |
| :--- | :---: | :---: | :---: | :---: |
| Number | Ty |  |  |  |
| SYC2147-3 | Ceramic | $55 n s e c$ | 180 mA | 30 mA |
| SYC2147 | Ceramic | 70nsec | 160 mA | 20 mA |
| SYC2147L | Ceramic | 70nsec | 140 mA | 10 mA |

The SY2147 offers an automatic power down feature. Power down is controlled by the Chip Select input. When Chip Select ( $\overline{\mathrm{CS}}$ ) goes high, thus de-selecting the SY2147, the device will automatically power down and remain in a standby power mode as long as $\overline{\mathrm{CS}}$ remain high. This unique feature provides system level power savings as much as $80 \%$.

The SY2147 is packaged in an 18 -pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5 V power supply.

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Voltage on Any Pin with
Respect to Ground . . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . . 1.0W

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (Unless otherwise specified)

| Symbol | Parameter | 2147-3 |  | 2147 |  | 2147L |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| ILI | Input Load Current (All input pins) |  | 10 |  | 10 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=$ Gnd to $\mathrm{V}_{\mathrm{CC}}$ |
| ILO | Output Leakage Current |  | 50 |  | 50 |  | 50 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{OUT}}=\mathrm{Gnd}_{\text {do }} 4.5 \mathrm{~V} \end{aligned}$ |
| ${ }^{\text {CC }}$ | Power Supply Current |  | $\begin{aligned} & 170 \\ & 180 \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 160 \end{aligned}$ |  | $\begin{aligned} & 135 \\ & 140 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{array}{ll} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} & \mathrm{~V}_{\mathrm{CC}}=\text { Max, } \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}} \\ \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} & \text { Outputs Open } \end{array}$ |
| $\mathrm{I}_{\text {SB }}$ | Standby Current |  | 30 |  | 20 |  | 10 | mA | $\mathrm{V}_{\mathrm{CC}}=$ Min to Max, $\overline{\mathrm{CS}}=\mathrm{V}_{1 H}$ |
| IPO | Peak Power-on Current |  | 70 |  | 50 |  | 30 | mA | $\begin{aligned} & V_{C C}=\text { Gnd to } V_{C C} M i n \\ & C S=\text { Lower of } V_{C C} \text { or } V_{I H} M i n \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.4 |  | 0.4 |  | 0.4 | V | $\mathrm{IOL}^{\prime}=8 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | 2.4 |  | 2.4 |  | V | $1 \mathrm{OH}=-4.0 \mathrm{~mA}$ |

CAPACITANCE $\quad T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | 7 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (Unless otherwise specified)

## READ CYCLE

| Symbol | Parameter | 2147-3 |  | 2147,2147L |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| ${ }^{\text {t }}$ RC | Read Cycle Time | 55 |  | 70 |  | ns |  |
| t AA | Address Access Time |  | 55 |  | 70 | ns |  |
| t ACS1 | Chip Select Access Time |  | 55 |  | 70 | ns | Note 1 |
| ${ }^{\text {t }}$ ACS2 | Chip Select Access Time |  | 65 |  | 80 | ns | Note 2 |
| ${ }^{\text {t }} \mathrm{OH}$ | Output Hold from Address Change | 5 |  | 5 |  | ns |  |
| ${ }^{\text {t }}$ L Z | Chip Selection to Output in Low Z | 10 |  | 10 |  | ns |  |
| $\mathrm{t}_{\mathrm{Hz}}$ | Chip Deselection to Output in High Z | 0 | 40 | 0 | 40 | ns |  |
| tPU | Chip Selection to Power Up Time | 0 |  | 0 |  | ns |  |
| tPD | Chip Deselection to Power Down Time |  | 30 |  | 30 | ns |  |

## WRITE CYCLE

| twC | Write Cycle Time | 55 |  | 70 |  | ns |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ CW | Chip Selection to End of Write | 45 |  | 55 |  | ns |  |
| taw | Address Valid to End of Write | 45 |  | 55 |  | ns |  |
| ${ }^{\text {t }}$ AS | Address Setup Time | 0 |  | 0 |  | ns |  |
| tWP | Write Pulse Width | 35 |  | 40 |  | ns |  |
| tWR | Write Recovery Time | 10 |  | 15 |  | ns |  |
| ${ }^{\text {t }}$ WW | Data Valid to End of Write | 25 |  | 30 |  | ns |  |
| tDH | Data Hold Time | 10 |  | 10 |  | ns |  |
| tWZ | Write Enabled to Output in High Z | 0 | 30 | 0 | 35 | ns |  |
| tow | Output Active from End of Write | 0 |  | 0 |  | ns |  |

## TIMING DIAGRAMS

READ CYCLE NO. $1^{[3,4]}$


READ CYCLE NO. $2{ }^{\text {[3,5] }}$


NOTES: 1. Chip deselected for greater than 55 ns prior to selection.
2. Chip deselected for a finite time that is less than 55 ns prior to selection. (If the deselect time is Ons, the chip is by definition selected and access occurs according to Read Cycle No. 1.)
3. $\bar{W} E$ is high for Read Cycles.
4. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\text {IL }}$.
5. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.

WRITE CYCLE


## PACKAGE DIAGRAM



BIT MAPPING INFORMATION (X,Y)


| ROW ADDRESSES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB |  |  |  |  | LSB |
| $X_{5}$ | $X_{4}$ | $X_{3}$ | $X_{2}$ | $X_{1}$ | $X_{0}$ |
| $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{6}$ | $A_{7}$ | $A_{8}$ |


| COLUMN ADDRESSES |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB |  |  |  |  | LSB |  |  |  |
| $Y_{5}$ | $Y_{4}$ | $Y_{3}$ | $Y_{2}$ | $Y_{1}$ | $Y_{0}$ |  |  |  |
| $A_{10}$ | $A_{0}$ | $A_{4}$ | $A_{9}$ | $A_{5}$ | $A_{11}$ |  |  |  |

- Very Low Power $\begin{aligned} & -100 \mathrm{~mW} \text { operating } \\ & -50 \mu \mathrm{~W} \text { standby }\end{aligned}$
- Pin compatible with SY2101 RAM-operates in same sockets
- Standby operation whenever chip is not selected
- Single +5 V power supply
- Power Down (2 volt) memory retention
- Totally TTL compatible-inputs and outputs
- 3-state output

The SY5101, a 256 word $\times 4$ bit CMOS static RAM is a low power pin-for-pin replacement for the industry standard 2101. The device is fabricated with Synertek's silicon gate, ion implanted CMOS process which allows production of very low power, high performance memories.
The 5101 is a completely static design, requiring no refresh or clocks. Low standby power can be achieved without external power down circuits-whenever the device is not enabled (CE2 $=$ Logic 0 ) minimum standby current is drawn from the +5 volt supply. To simplify design of systems using battery backup for non volatility, the SY5101L will also maintain memory storage at supply voltages as low as 2.0 volts.

PIN
CONFIGURATION

| $\mathrm{A}_{3} \square 1$ | 22 | V Cc |
| :---: | :---: | :---: |
| $\mathrm{A}_{2} \square_{2}$ | 21 | $]_{4}$ |
| ${ }_{\text {A }}{ }^{\text {a }}$ | 20 | $\mathrm{R} / \mathrm{W}$ |
| $A O \square 4$ | 19 | $\overline{\mathrm{CE} 1}$ |
| A5 5 | 18 | OD |
| A6 6 | 17 | CE2 |
| A7 $\square^{7}$ | 16 | $\mathrm{JDO}_{4}$ |
| GND $\square^{8}$ | 15 | $\mathrm{DI}_{4}$ |
| $\mathrm{DI}_{1} \square 9$ | 14 | $\mathrm{DO}_{3}$ |
| $\mathrm{DO}_{1} \square_{10}$ | 13 | $\mathrm{DI}_{3}$ |
| DI2 11 | 12 | $\mathrm{DO}_{2}$ |

ORDERING INFORMATION

| Order <br> Number | Access <br> Time | Standby <br> Current <br> $\mu$ A/Device | 2.0 Volt <br> Memory <br> Retention |
| :---: | :---: | :---: | :---: |
| SYP5101L-3 | 650 nsec | 200 | Yes |
| SYC5101L-3 | 650 nsec | 200 | Yes |
| SYP5101L | 650 nsec | 10 | Yes |
| SYC5101L | 650 nsec | 10 | Yes |
| SYP5101L-1 | 450 nsec | 10 | Yes |
| SYC5101L-1 | 450 nsec | 10 | Yes |
| SYP5101-8 | 800 nsec | 500 | No |
| SYC5101-8 | 800 nsec | 500 | No |

An output disable input controls the 3 -state output to make construction of large memory systems simple. Write and Read cycles are selected by applying the appropriate logic signal to the $R / W$ input with $V_{C C}$ at +5 volts.
The 5101 is intended for use in memory systems using battery backup and/or power down techniques in order to reduce standby power dissipation and in battery powered systems where low operating power is needed. The 5101 will extend battery life in an existing 2101 design and will also permit the elimination of expensive power down circuits.

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias $\quad 0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
*Voltage on Any Pin
With Respect to Ground $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Maximum Power Supply Voltage +7.0V
Power Dissipation
1 Watt
*Note: During application of power care must be taken to assure that the input voltage on any pin ( $\mathrm{V}_{\mathrm{IN}}$ ) is constrained as follows: $-0.3 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$

## COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | 5101L and 5101L-1 Limits Min. Typ.[1] Max. |  | 5101L Limits Min. Typ.[1] | 3 <br> Max. | $\begin{array}{r} 5101-8 \\ \text { Limits } \\ \text { Min. Typ.[1] } \end{array}$ | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1L2[2] | Input Current | . 005 | 1 | . 005 | 1 | . 005 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}$ to VCC |
| ILO[2] | Output Leakage Current |  | 1 |  | 1 |  | 2 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CE1}}=2.2 \mathrm{~V}, \mathrm{VOUT}= \\ & 0 \text { to } \mathrm{VCC} \end{aligned}$ |
| ICC1 | Operating Current | 8 | 22 | 8 | 22 | 10 | 25 | mA | $\begin{aligned} & \text { VIN }=\text { VCC, Except } \\ & \overline{C E 1} \leqslant 0.65 \mathrm{~V}, \\ & \text { Outputs, Open } \\ & \hline \end{aligned}$ |
| ICC2 | Operating Current | 11 | 27 | 11 | 27 | 13 | 30 | mA | $\begin{aligned} & \mathrm{V} I \mathrm{~N}=2.2 \mathrm{~V}, \text { Except } \\ & \mathrm{CE} 1 \leqslant 0.65 \mathrm{~V}, \\ & \text { Outputs Open } \\ & \hline \end{aligned}$ |
| ICCL[2] | Standby Current |  | 10 |  | 200 |  | 500 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{CE} 2 \leqslant 0.2 \mathrm{~V}, \mathrm{TA}^{2}= \\ & 70^{\circ} \mathrm{C} \end{aligned}$ |
| VIL | Input Low Voltage | -0.3 | 0.65 | -0.3 | 0.65 | -0.3 | 0.65 | V |  |
| VIH | Input High Voltage | 2.2 | Vcc | 2.2 | Vcc | 2.2 | Vcc | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.4 |  | 0.4 | V | $1 \mathrm{OL}=2.0 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 2.4 |  | 2.4 |  | V | $1 \mathrm{OH}=-1.0 \mathrm{~mA}$ |

Low $\mathrm{V}_{\mathrm{CC}}$ Data Retention Characteristics (For 5101L, 5101L-1 and 5101L-3) $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Min. | Typ.[1] | Max. | Units | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DR }}$ | $\mathrm{V}_{\text {CC }}$ for Data Retention | 2.0 |  |  | V | CE $2 \leqslant 0.2 \mathrm{~V}$ |  |
| ICCDR1 | 5101 L or 5101 L-1 Data Retention Current |  | 0.14 | 10 | $\mu \mathrm{A}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{DR}}=2.0 \mathrm{~V}, \\ \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C} \end{gathered}$ |
| ICCDR2 | 5101 L-3 Data Retention Current |  | 0.70 | 200 | $\mu \mathrm{A}$ |  | $\begin{gathered} \mathrm{V}_{D R}=2.0 \mathrm{~V}, \\ T_{A}=70^{\circ} \mathrm{C} \end{gathered}$ |
| ${ }^{\text {t CDR }}$ | Chip Deselect to Data Retention Time | 0 |  |  | ns |  |  |
| ${ }^{t} \mathrm{R}$ | Operation Recovery Time | $\mathrm{tRC}^{[3]}$ |  |  | ns |  |  |

## NOTES

1. Typical values are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. Current through all inputs and outputs included in ICCL measurement.
3. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.

## Low $V_{\text {CC }}$ Data Retention Waveform


A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V C C=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

READ CYCLE

| Symbol | Parameter | 5101L-1 <br> Limits (ns) |  | 5101L and 5101L-3 <br> Limits (ns) |  | $\begin{gathered} 5101-8 \\ \text { Limits (ns) } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| $t_{\text {R }}$ | Read Cycle | 450 |  | 650 |  | 800 |  |
| ${ }^{t} A$ | Access Time |  | 450 |  | 650 |  | 800 |
| ${ }^{\text {t }} \mathrm{CO} 1$ | Chip Enable ( $\overline{\text { CE 1) }}$ ) 0 Output |  | 500 |  | 600 |  | 800 |
| ${ }^{\text {t }} \mathrm{CO2}$ | Chip Enable (CE 2) to Output |  | 500 |  | 700 |  | 850 |
| tod | Output Disable to Output |  | 250 |  | 350 |  | 450 |
| tof | Data Output to High Z State | 0 | 130 | 0 | 150 | 0 | 200 |
| ${ }^{1} \mathrm{OH} 1$ | Previous Read Data Valid with Respect to Address Change | 0 |  | 0 |  | 0 |  |
| ${ }^{\text {toH2 }}$ | Previous Read Data Valid with Respect to Chip Enable | 0 |  | 0 |  | 0 |  |

WRITE CYCLE

| ${ }^{\text {t W }}$ C | Write Cycle | 450 | 650 | 800 |
| :---: | :---: | :---: | :---: | :---: |
| tAW | Write Delay | 130 | 150 | 200 |
| ${ }^{\text {t CW1 }}$ | Chip Enable ( $\overline{\mathrm{CE}} 1$ ) to Write | 350 | 550 | 650 |
| tCW2 | Chip Enable (CE 2) to Write | 350 | 550 | 650 |
| ${ }^{\text {t }}$ DW | Data Setup | 250 | 400 | 450 |
| ${ }^{\text {t }}$ ( ${ }^{\text {d }}$ | Data Hold | 50 | 100 | 100 |
| tWP | Write Pulse | 250 | 400 | 450 |
| ${ }^{\text {t WR }}$ | Write Recovery | 50 | 50 | 100 |
| ${ }^{\text {t }}$ DS | Output Disable Setup | 130 | 150 | 200 |



## NOTES:

1. During the write cycle, $O D$ is a logical 1 for common I/O and 'don't care" for separate I/O operation.
2. $O D$ may be tied low for separate I/O operation.

CAPACITANCE ${ }^{3} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $C_{\text {IN }}$ | Input Capacitance (All Input Pins) $V_{\text {IN }}=$ OV | 4 | 8 | pF |
| COUT | Output Capacitance $V_{\text {OUT }}=O V$ | 8 | 12 | pF |

Note 3: This Parameter is periodically sampled and is not $100 \%$ tested.

## PACKAGING DIAGRAM

CERAMIC PACKAGE
PLASTIC PACKAGE


$2048 \times 8$ Static Read Only Memory

## MEMORY <br> PRODUCTS

- $2048 \times 8$ Bit Organization
- Single +5 Volt Supply
- Metal Mask Programming
- Two Week Prototype Turnaround
- Access Time-550ns /450ns (max.)
- Totally Static Operation
- Completely TTL Compatible
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects
- SY2316A - Replacement for Intel 2316A
- SY2316B - Pin Compatible with 2708 EPROM
- Replacement for Two 2708s

The SY2316A and SY2316B high performance read only memories are organized 2048 words by 8 bits with access times of less than 550 ns and 450 ns . These ROMs are designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. These devices offer TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with a +5 Volt power supply.

PIN CONFIGURATION


ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :---: | :---: | :---: | :---: |
| SYC2316A | Ceramic | 550 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2316A | Plastic | 550 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2316B | Ceramic | 450 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2316B | Plastic | 450 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

The SY2316A/B operate totally asynchronously. No clock input is required. The three programmable Chip Select inputs allow eight 16 K ROMs to be OR-tied without external decoding. Both devices offer threestate output buffers for memory expansion.

Designed to replace two 2708 8K EPROMs, the SY2316B can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

BLOCK DIAGRAM


A custom number will be assigned by Synertek.

ABSOLUTE MAXIMUM RATINGS*

| Ambient Operating Temperature | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| Applied Output Voltage | -0.5 V to +7.0 V |
| Applied Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

## COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | 2.4 | Vcc | Volts | $\mathrm{VCC}=4.75 \mathrm{~V}, \mathrm{IOH}=-200 \mu \mathrm{~A}$ |
| Vol | Output LOW Voltage |  | 0.4 | Volts | $\mathrm{VCc}=4.75 \mathrm{~V}, \mathrm{IOL}=2.1 \mathrm{~mA}$ |
| VIH | Input HIGH Voltage | 2.0 | 1 Vcc | Volts |  |
| VIL | Input LOW Voltage | -0.5 | 0.8 | Volts | See Note 1 |
| ILI | Input Load Current |  | 10 | uA | $\mathrm{Vcc}=5.25 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {in }} \leqslant 5.25 \mathrm{~V}$ |
| Ito | Output Leakage Current |  | 10 | uA | Chip Deselected <br> $V_{\text {out }}=+0.4 V$ to $V c c$ |
| Icc | Power Supply Current |  | 98 | mA | Output Unloaded $V c c=5.25 \mathrm{~V}, V_{\text {in }}=V c c$ |

Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter |  | SY2316B |  | SY2316A |  | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |

## CAPACITANCE

$\mathbf{t}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$, See Note 2

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Cl $^{\text {Co }}$ | Input Capacitance |  | 7 | pF | All pins except pin under |
| Co | Output Capacitance |  | 10 | pF | test tied to $A C$ ground |

Note 2: This parameter is periodically sampled and is not $100 \%$ tested.
TIMING DIAGRAM


## PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.
All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic " 1 " is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| First Card | 1-30 | Customer name |
|  | 31-50 | Customer part number |
|  | 60-72 | Synertek part number (punch " $2316 A^{\prime \prime}$ or "2316B") |
| Second Card | 1-30 | Customer contact (name) |
|  | 31-50 | Customer telephone number |
| Third Card | 1-6 | Leave blank - pattern number to be assigned by Synertek |
|  | 30 | $\mathrm{CS}_{3} / \overline{\mathrm{CS} 3}$ chip select logic level (if LOW selects chip, punch " 0 "; if HIGH selects chip, punch " 1 ") |
|  | 31 | $\mathrm{CS}_{2} / \overline{\mathrm{CS} 2}$ chip select logic level. |
|  | 32 | $\mathrm{CS}_{1} / \overline{\mathrm{CS} 1}$ chip select logic level. |
| Fourth Card | 1-8 | Data Format. Synertek, or Intel data card format may be used. Specify format by punching "Synertek," or "Intel" starting in column one. |
|  | 15-28 | Logic format; punch "POSITIVE LOGIC" or "NEGATIVE LOGIC." |
|  | 35-57 | Truth table verification code; punch either "VERIFICATION HOLD" (manufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck) |

## SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form (0 through 2047). All output words are coded both in binary and octal forms. Output $8(\mathrm{Os})$ is the MSB, and Output $1\left(\mathrm{O}_{1}\right)$ is the L.SB.

|  | COLUMN | INFORMATION |
| :---: | :---: | :--- |
| Data Cards | $1-4$ | Decimal address |
|  | $6-13$ | Output (MSB-LSB) |
|  | $15-17$ | Octal equivalent of output data |
|  | $22-25$ | Decimal address |
|  | $27-34$ | Output (MSB-LSB) |
|  | $36-38$ | Octal equivalent of output data |
|  | $43-46$ | Decimal address |
|  | $48-55$ | Output (MSB-LSB) |
|  | $57-59$ | Octal equivalent of output data |
|  | $64-67$ | Decimal address |
|  | $69-76$ | Output (MSB-LSB) |
|  | $78-80$ | Octal equivalent of output data |

## INTEL DATA CARD FORMAT

Output data is punched as either a " $P$ " or an " $N$ "; a " $P$ " is defined as a HIGH, and an " N " is defined as a LOW. Output $8(\mathrm{Os})$ is the MSB and Output $1\left(\mathrm{O}_{1}\right)$ is the LSB. The four Title Cards listed above must accompany the Intel card deck.

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| Data Cards | 1-5 | Punch the 5 -digit decimal equivatent of the binary coded address which begins each card. This is the initial input address. The address is right justified, i.e. $00000,00008,00016$, etc. |
|  | 7-14 | Output data (MSB-LSB) for initial input address. |
|  | 16-23 | Output data for initial input address +1 |
|  | 25-32 | Output data for initial input address +2 |
|  | 34-41 | Output data for initial input address +3 |
|  | 43-50 | Output data for initial input address +4 |
|  | 52-59 | Output data for initial input address +5 |
|  | 61-68 | Output data for initial input address +6 |
|  | 70-77 | Output data for initial input address +7 |
|  | 79-80 | ROM pattern number (may be left blank) |

Send bit pattern data to the following special address:
Synertek - ROM
P.O. Box 552

Santa Clara, CA 95052

## TYPICAL CHARACTERISTICS



PACKAGING DIAGRAM


PLASTIC PACKAGE



2048x8 Static Read Only Memory

- Access Time-300ns (max.)
- 2048x8 Bit Organization
- Single +5 Volt Supply
- Totally Static Operation
- Completely TTL Compatible
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects
- SY2316B - Pin Compatible with 2708 EPROM
- Replacement for Two 2708s

The SY2316B-3 high performance Read Only Memory is organized 2048 words by 8 bits with an access time of less than 300 ns . This ROM is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. This device offers TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with $a+5$ Volt power supply.

PIN CONFIGURATION


ORDERING INFORMATION

| Order <br> Number <br> SYC2316B-3 | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :---: | :---: | :---: | :---: |
| SYP2316B-3 | Plastic | 300 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SOns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  |

The SY2316B-3 operates totally asynchronously. No clock input is required. The tiree programmable Chip Select inputs allow eight 16 K ROMs to be OR-tied without external decoding. The device offers threestate output buffers for memory expansion.
Designed to replace two 2708 8K EPROMs, the SY2316B-3 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.


A custom number will be assigned by Synertek.

| ABSOLUTE MAXIMUM RATINGS* |  |
| :--- | ---: |
| Ambient Operating Temperature | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| Applied Output Voltage | -0.5 V to +7.0 V |
| Applied Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

## COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS
$\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Output HIGH Voltage | 2.4 | Vcc | Volts | $\mathrm{VCC}=4.75 \mathrm{~V}, 1 \mathrm{OH}=-200 \mu \mathrm{~A}$ |
| Vol | Output LOW Voltage |  | 0.4 | Volts | $\mathrm{VCC}=4.75 \mathrm{~V}, \mathrm{IOL}=2.1 \mathrm{~mA}$ |
| VIH | Input HIGH Voltage | 2.0 | Vcc | Volts |  |
| $V_{\text {IL }}$ | Input LOW Voltage | -0.5 | 0.8 | Volts | See Note 1 |
| ILI | Input Load Current |  | 10 | uA | $\mathrm{Vcc}=5.25 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {in }} \leqslant 5.25 \mathrm{~V}$ |
| ILo | Output Leakage Current |  | 10 | UA | Chip Deselected <br> Vout $=+0.4 \mathrm{~V}$ to Vcc |
| Icc | Power Supply Current |  | 98 | mA | Output Unloaded $V c c=5.25 \mathrm{~V}, V_{i n}=V c c$ |

Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| t ACC <br> tco <br> t DF <br> toh | Address Access Time <br> Chip Select Delay <br> Chip Deselect Delay <br> Previous Data Valid After <br> Address Change Delay | 20 | $\begin{aligned} & 300 \\ & 130 \\ & 130 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ | Output load: 1 TTL load <br> and 100 pF <br> Input transition time: 20ns <br> Timing reference levels: <br> Input: 1.5 V <br> Output: 0.8 V and 2.0 V |

## CAPACITANCE

$t_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$, See Note 2

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Cl $_{\text {I }}$ | Input Capacitance |  | 7 | pF | All pins except pin under |
| Co | Output Capacitance |  | 10 | pF | test tied to $A C$ ground |

Note 2: This parameter is periodically sampled and is not $100 \%$ tested.
TIMING DIAGRAM


## PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.
All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic " 1 " is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| First Card | 1-30 | Customer name |
|  | 31-50 | Customer part number |
|  | 60-72 | Synertek part number (punch " $2316 \mathrm{~B}-3$ ") |
| Second Card | 1-30 | Customer contact (name) |
|  | 31-50 | Customer telephone number |
| Third Card | 1-6 | Leave blank - pattern number to be assigned by Synertek |
|  | 30 | $\mathrm{CS}_{3} / \overline{\mathrm{CS3}}$ chip select logic level (if LOW | selects chip, punch " 0 "; if HIGH selects chip, punch " 1 ")

$31 \quad \mathrm{CS}_{2} / \overline{\mathrm{CS} 2}$ chip select logic level.
$32 \mathrm{CS}_{1} / \overline{\mathrm{CS}}$ chip select logic level.
Fourth Card 1-8 Data Format. Synertek, or Intel data card format may be used. Specify format by punching "Synertek," or "Intel" starting in column one.
15-28 Logic format; punch "POSITIVE LOGIC" or "NEGATIVE LOGIC."
35-57 Truth table verification code; punch either "VERIFICATION HOLD" (manufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck)

## SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form ( 0 through 2047). All output words are coded both in binary and octal forms. Output 8 (O8) is the MSB, and Output $1\left(O_{1}\right)$ is the LSB.

|  | COLUMN | INFORMATION |
| :---: | :---: | :--- |
| Data Cards | $1-4$ | Decimal address |
|  | $6-13$ | Output (MSB-LSB) |
|  | $15-17$ | Octal equivalent of output data |
|  | $22-25$ | Decimal address |
|  | $27-34$ | Output (MSB-LSB) |
|  | $36-38$ | Octal equivalent of output data |
|  | $43-46$ | Decimal address |
|  | $48-55$ | Output (MSB-LSB) |
|  | $57-59$ | Octal equivalent of output data |
|  | $64-67$ | Decimal address |
|  | $69-76$ | Output (MSB-LSB) |
|  | $78-80$ | Octal equivalent of output data |

## INTEL DATA CARD FORMAT

Output data is punched as either a " $P$ " or an " $N$ "; a " $P$ " is defined as a HIGH, and an " N " is defined as a LOW. Output $8(\mathrm{O} 8)$ is the MSB and Output $1\left(\mathrm{O}_{1}\right)$ is the LSB. The four Title Cards listed above must accompany the Intel card deck.

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| Data Cards | 1-5 | Punch the 5 -digit decimal equivalent of the binary coded address which begins each card. This is the initial input address. The address is tight justified, i.e. $00000,00008,00016$, etc. |
|  | 7-14 | Output data (MSB-LSB) for initial input address. |
|  | 16-23 | Output data for initial input address +1 |
|  | 25-32 | Output data for initial input address +2 |
|  | 34-41 | Output data for initial input address +3 |
|  | 43-50 | Output data for initial input address +4 |
|  | 52-59 | Output data for initial input address +5 |
|  | 61-68 | Output data for initial input address +6 |
|  | 70-77 | Output data for initial input address +7 |
|  | 79-80 | ROM pattern number (may be left blank) |

Send bit pattern data to the following special address:
Synertek - ROM
P.O. Box 552

Santa Clara, CA 95052

## TYPICAL CHARACTERISTICS



PACKAGING DIAGRAM


PLASTIC PACKAGE

$4096 \times 8$ Static Read Only Memory

- SY2333-2732 EPROM Pin Compatible
- $4096 \times 8$ Bit Organization
- Single +5 Volt Supply
- Access Time-450ns (max)
- Totally Static Operation
- Completely TTL Compatible
- SY2332-2716 EPROM Pin Compatible
- Three-State Outputs for Wire-OR Expansion
- Two Programmable Chip Selects
- 2708/2716/2732 EPROMs Accepted as Program Data Inputs

The SY2332/3 high performance read only memory is organized 4096 words by 8 bits with access times of less than 450 ns . This ROM is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. This device offers TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with $a+5$ Volt power supply.

PIN
CONFIGURATION


## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :---: | :---: | :---: | :---: |
| SYC2333 | Ceramic | 450 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2333 | Plastic | 450 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2332 | Ceramic | 450 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2332 | Plastic | 450 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

The SY2332/3 operates totally asynchronously. No clock input is required. The two programmable Chip Select inputs allow four 32 K ROMs to be OR-tied without external decoding. Both devices offer threestate output buffers for memory expansion.

Designed to replace 2716 or 2732 32K EPROMs, the SY2332/3 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

BLOCK DIAGRAM


A custom number will be assigned by Synertek.

## ABSOLUTE MAXIMUM RATINGS* <br> Ambient Operating Temperature Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ <br> Supply Voltage to Ground Potential <br> Applied Output Voltage <br> -0.5 V to +7.0 V <br> -0.5 V to +7.0 V <br> Applied Input Voltage <br> -0.5 V to +7.0 V <br> Power Dissipation <br> 1.0W

## COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated on the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 2.4 | $V_{\text {CC }}$ | Volts | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{IOH}=-200 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage |  | 0.4 | Volts | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{IOL}=2.1 \mathrm{~mA}$ |
| $V_{\text {IH }}$ | Input HIGH Voltage | 2.0 | $V_{C C}$ | Volts |  |
| $V_{\text {IL }}$ | Input LOW Voltage | -0.5 | 0.8 | Volts | See Note 1 |
| ILI | Input Load Current |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 5.25 \mathrm{~V}$ |
| ILO | Output Leakage Current |  | 10 | $\mu \mathrm{A}$ | Chip Deselected |
| ICC | Power Supply Current |  | 100 | mA | $\mathrm{V}_{\text {OUT }}=+0.4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ Output Unloaded, Chip Enabled $V_{C C}=5.25 \mathrm{~V}, V_{I N}=V_{C C}$ |

Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter | SY2332 |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| t ACC | Address Access Time |  | 450 | ns | Output load: 1 TTL load |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Select Delay |  | 150 | ns | and 100pF |
| tDF | Chip Deselect Delay |  | 150 | ns | Input transition time: 20ns |
| ${ }^{\text {t }} \mathrm{OH}$ | Previous Data Valid After Address Change Delay | 20 |  | ns | Timing reference levels: <br> Input: 1.5V <br> Output: 0.8 V and 2.0 V |

CAPACITANCE
$\mathrm{t}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}_{\mathrm{z}}$, See Note 2

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance |  | 7 | pF | All pins except pin under |
| $\mathrm{C}_{\mathrm{O}}$ | Output Capacitance |  | 10 | pF | test tied to $A C$ ground |

Note 2: This parameter is periodically sampled and is not $100 \%$ tested.
TIMING DIAGRAM


## PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards or $1^{\prime \prime}$ wide paper tape.

## CARD FORMAT

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic " 1 " is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMs. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMs. These four Title Cards must contain the following information: COLUMN INFORMATION

| First Card | $1-30$ | Customer name |
| :--- | :---: | :--- |
|  | $31-50$ | Customer part number |
|  | $60-72$ | Synertek part number (punch |
| Second Card | $1-30$ | 2333 or 2332) |
|  | $31-50$ | Customer contact (name) |
|  |  | Customer telephone number |

Third Card $1-6$ Leave blank - pattern number to be assigned by Synertek
$30 \quad \mathrm{CS}_{2} / \overline{\mathrm{CS} 2}$ chip select logic level (if LOW selects chip, punch " 0 '"; if HIGH selects chip, punch " 1 "'; if DON'T CARE, punch " 2 '"
Fourn Call $\quad 31 / \overline{\mathrm{CS}} 1$ chip select logic level.
Fourth Card 1-8 Data Format. Punch "Intel' starting in column one.
15-28 Logic Format; punch "POSITIVE LOGIC" or NEGATIVE LOGIC."
35-37 Truth table verification code; punch either "VERIFICATION HOLD" (manufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck)

## INTEL DATA CARD FORMAT

Output data is punched as either a " $P$ " or an " $N$ "; a " $P$ " is defined as a HIGH and an " N " is defined as a LOW. Output $8\left(\mathrm{O}_{8}\right.$ or $\left.\mathrm{O}_{7}\right)$ is the MSB and Output $1\left(\mathrm{O}_{1}\right.$ or $\left.\mathrm{O}_{0}\right)$ is the LSB. The four Title Cards listed above must accompany the Intel card deck.

COLUMN INFORMATION
Data Cards 1-5 Punch the 5 -digit decimal equivalent of the binary coded address which begins each card. This is the inital input address. The address is right justified, i.e. $00000,00008,00016$, etc.
7-14 Output data (MSB-LSB) for initial input address.
16-23 Output data for initial input address +1
25-32 Output data for initial input address +2

| 34-41 | Output data for initial input address +3 |
| :--- | :--- |
| $43-50$ | Output data for initial input address +4 |
| $52-59$ | Output data for initial input address +5 |
| $61-68$ | Output data for initial input address +6 |
| $70-77$ | Output data for initial input address +7 |
| $79-80$ | ROM pattern number (may be left |
|  | blank) |

## INTEL PAPER TAPE FORMAT

The paper tape which should be used is $1^{\prime \prime}$ wide paper tape using 7 or 8 bit ASCII code, such as a model 33 ASR teletype produces.

## BPNF Format

The format requirements are as follows:

1. All word fields are to be punched in consecutive order, starting with word field $\emptyset$ (all addresses low). There must be exactly $N$ word fields for the $N \times 8$ ROM organization.
2. Each word field must begin with the start character $B$ and end with the stop character $F$. There must be exactly 8 data characters between the $B$ and $F$ for the $N \times 8$ organization.
NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANYWHERE IN A WORD FIELD. If in preparing a tape, an error is made, the entire word field, including the $B$ and $F$ must be rubbed out. Within the word field, a $P$ results in a high tape level output, and an $N$ results in a low level output.
3. Preceding the first word field and following the last word field, there must be a leader/trailer length of at least 25 characters. This should consist of rubout punches (letter key for Telex tapes)
4. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted (as a "comment") just before each word field (or at least between every four word fields). When these carriage returns, etc. are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.
5. Included in the tape before the leader should be the customer's complete Telex or TWX number and if more than one pattern is being transmitted, the ROM pattern number.
6. MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pin numbers.

## HEXADECIMAL PROGRAM TAPE FORMAT

The hexadecimal tape format used by the INTELLEC 8 system is a modified memory image, blocked into discrete records. Each record contains record length, record type, memory address, and checksum information in addition to data. A frame by frame description is as follows:

Frame 0

Frames 1, 2
(0-9, A-F)

Frames 3 to 6

Record mark. Signals the start of a record. The ASCII character colon (":" HEX 3A) is used as the record mark. Record length. Two ASCII characters representing a hexadecimal number in the range 0 to ' FF ' ( 0 to 255). This is the count of the actual data bytes in the record type or checksum. A record length of 0 indicates end of file.
Load Address. Four ASCII characters that represent the initial memory will be loaded. The first data byte is stored in the location pointed to by the load address, succeeding data bytes are loaded into ascending addresses.

Frames 7, 8

Frames 9 to $9+2$ *
(Record Length) -1

Frames 9+2*
(Record Length) to 9+2* (Record Length) +1

Record type. Two ASCII characters. Currently all records are type 0 , this field is reserved for future expansion. Data. Each 8 bit memory word is represented by two frames containing the ASClI characters (0 to 9, A to F) to represent a hexadecimal value 0 to ' $F F^{\prime}$ (0 to 255).
Checksum. The checksum is the negative of the sum of all 8 bit bytes in the record since the record mark (":") evaluated modulus 256. That is, if you add together all the 8 bit bytes, ignor-
ing all carries out of an 8 -bit sum, then add the checksum, the result is zero.

Example: If memory locations 1 through 3 contain 53F8EC the format of the hex file produced when these locations are punched is:
:0300010053F8ECC5
Send bit pattern data to the following special address:
Synertek - ROM
P.O. Box 552

3050 Coronado Drive
Santa Clara, CA 95051

## TYPICAL CHARACTERISTICS



SUPPLY CURREŃT VS. AMEIENT TEMPERATURE




PACKAGING DIAGRAM
ceramic package
PLASTIC PACKAGE


- SY2716-2732 EPROM Pin Compatible
- $8192 \times 8$ Bit Organization
- Single +5 Volt Supply
- Access Time-450ns (max)
- Totally Static Operation
- Completely TTL Compatible
- Three-State Outputs for Wire-OR Expansion
- Programmable Chip Select
- 2708/2716/2732 EPROMs Accepted as Program Data Inputs
- SY2316-SY2332 ROM Pin Compatible

The SY2364 high performance Read Only Memory is organized 8192 words by 8 bits with access times of less than 450 ns . This ROM is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. This device offers TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with a +5 Volt power supply.

PIN
CONFIGURATION


## ORDERING INFORMATION

| Order | Package | Access | Temperature |
| :---: | :---: | :---: | :---: |
| Number | Type | Time | Range |
| SYC2364 | Ceramic | 450 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2364 | Plastic | 450 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

The SY2364 operates totally asynchronously. No clock input is required. The programmable Chip Select input allows two 64K ROMs to be OR-tied without external decoding. The SY 2364 offers threestate output buffers for memory expansion.

Designed to replace 2716 or 2732 EPROMs, the SY2364 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

## BLOCK DIAGRAM



A custom number will be assigned by Synertek.

ABSOLUTE MAXIMUM RATINGS*
$\begin{array}{lr}\text { Ambient Operating Temperature } & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \text { Storage Temperature } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { Supply Voltage to Ground Potential } & -0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\ \text { Applied Output Voltage } & -0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\ \text { Applied Input Voltage } & -0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\ \text { Power Dissipation } & 1.0 \mathrm{~W}\end{array}$

## COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated on the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | 2.4 | $\mathrm{V}_{\mathrm{CC}}$ | Volts | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |
| $V_{\text {OL }}$ | Output LOW Voltage |  | 0.4 | Volts | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |
| VIH | Input HIGH Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | Volts |  |
| VIL | Input LOW Voltage | -0.5 | 0.8 | Volts | See Note 1 |
| ${ }_{\text {I L }}$ | Input Load Current |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 5.25 \mathrm{~V}$ |
| ILO | Output Leakage Current |  | 10 | $\mu \mathrm{A}$ | Chip Deselected |
| ICC | Power Supply Current |  | 120 | mA | $V_{\text {OUT }}=+0.4 \mathrm{~V}$ to $V_{C C}$ Output Unloaded, Chip Enabled $V_{C C}=5.25 \mathrm{~V}, V_{\text {IN }}=V_{C C}$ |

Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tACC } \\ & \text { t } \mathrm{CO} \\ & \text { tDF } \\ & \text { toH } \end{aligned}$ | Address Access Time <br> Chip Select Delay <br> Chip Deselect Delay <br> Previous Data Valid After <br> Address Change Delay | 20 | $\begin{aligned} & 450 \\ & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ | Output load: 1 TTL load and 100 pF <br> Input transition time: 20ns <br> Timing reference levels: <br> Input: 1.5 V <br> Output: 0.8 V and 2.0 V |

## CAPACITANCE

$\mathrm{t}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}_{\mathrm{z}}$, See Note 2

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $C_{\mathbf{I}}$ | Input Capacitance |  | 7 | pF | All pins except pin under |
| $C_{O}$ | Output Capacitance |  | 10 | pF | test tied to $A C$ ground |

Note 2: This parameter is periodically sampled and is not $100 \%$ tested.
TIMING DIAGRAM


## PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided tech. niques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards or $1^{\prime \prime}$ wide paper tape.

## CARD FORMAT

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic " 1 " is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMs. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMs. These four Title Cards must contain the following information:

> COLUMN INFORMATION

| First Card | $1-30$ | Customer name |
| :--- | :---: | :--- |
|  | $31-50$ | Customer part number |
|  | $60-72$ | Synertek part number |

60-72 Synertek part number (punch 2364)

Second Card $\quad 1-30 \quad$ Customer contact (name)
31-50 Customer telephone number
Third Card 1.6 Leave blank - pattern number to be assigned by Synertek
$30 \mathrm{CS} / \overline{\mathrm{CS}}$ chip select logic level (if LOW selects chip, punch " 0 "; if HIGH selects chip, punch " 1 "
Fourth Card 1-8 Data Format. Punch "Intel" starting in column one.
15-28 Logic Format; punch "POSITIVE LOGIC" or NEGATIVE LOGIC."
35-37 Truth table verification code; punch either "VERIFICATION HOLD" (manufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck)

## INTEL DATA CARD FORMAT

Output data is punched as either a " $P$ " or an " $N$ "; a " $P$ " is defined as a HIGH and an " $N$ " is defined as a LOW. Output $8\left(\mathrm{O}_{8}\right.$ or $\left.\mathrm{O}_{7}\right)$ is the MSB and Output $1\left(\mathrm{O}_{1}\right.$ or $\left.\mathrm{O}_{0}\right)$ is the LSB. The four Title Cards listed above must accompany the Intel card deck.

COLUMN INFORMATION
Data Cards 1.5 Punch the 5 -digit decimal equivalent of the binary coded address which begins each card. This is the inital input address. The address is right justified, i.e. $00000,00008,00016$, etc.
7-14 Output data (MSB-LSB) for initial input address.
16-23 Output data for initial input address +1
25-32 Output data for initial input address +2

34-41 Output data for initial input address +3 43-50 Output data for initial input address +4
52-59. Output data for initial input address +5
61-68 Output data for initial input address +6
70.77 Output data for initial input address +7
$79-80$ ROM pattern number (may be left blank)

## INTEL PAPER TAPE FORMAT

The paper tape which should be used is $1^{\prime \prime}$ wide paper tape using 7 or 8 bit ASCII code, such as a model 33 ASR teletype produces.

## BPNF Format

The format requirements are as follows:

1. All word fields are to be punched in consecutive order, starting with word field $\emptyset$ (all addresses low). There must be exactly N word fields for the $\mathrm{N} \times 8$ ROM organization.
2. Each word field must begin with the start character $B$ and end with the stop character $F$. There must be exactly 8 data characters between the $B$ and $F$ for the $N \times 8$ organization.
NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANYWHERE IN A WORD FIELD. If in preparing a tape, an error is made, the entire word field, including the $B$ and $F$ must be rubbed out. Within the word field, a $P$ results in a high tape level output, and an $N$ results in a low level output.
3. Preceding the first word field and following the last word field, there must be a leader/traiter length of ay least 25 characters. This should consist of rubout punches (letter key for Telex tapes)
4. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted (as a "comment") just before each word field for at least between every four word fields). When these carriage returns, etc. are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.
5. Included in the tape before the leader should be the customer's complete Telex or TWX number and if more than one pattern is being transmitted, the ROM pattern number.
6. MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pin numbers.

## HEXADECIMAL PROGRAM TAPE FORMAT

The hexadecimal tape format used by the INTELLEC 8 system is a modified memory image, blocked into discrete records. Each record contains record length, record type, memory address, and checksum information in addition to data. A frame by frame description is as follows:

Frame 0

Frames 1, 2
(0-9, A-F)

Frames 3 to 6

Record mark. Signals the start of a record. The ASCII character colon ('":" HEX 3A) is used as the record mark. Record length. Two ASCII characters representing a hexadecimal number in the range 0 to ' $F F^{\prime}$ ' $(0$ to 255). This is the count of the actual data bytes in the record type or checksum. A record length of 0 indicates end of file.

Frames 7, 8

Frames 9 to $9+2$ *
(Record Length) -1

Frames 9+2*
(Record Length) to 9+2* (Record Length) +1

Record type. Two ASCII characters. Currently all records are type 0 , this field is reserved for future expansion. Data. Each 8 bit memory word is represented by two frames containing the ASCII characters ( 0 to 9 , A to $F$ ) to represent a hexadecimal value 0 to ' $F F^{\prime}$ (0 to 255).
Checksum. The checksum is the negative of the sum of all 8 bit bytes in the record since the record mark (":") evaluated modulus 256. That is, if you add together all the 8 bit bytes, ignor-
ing all carries out of an 8 -bit sum, then add the checksum, the result is zero.

Example: If memory locations 1 through 3 contain 53F8EC, the format of the hex file produced when these locations are punched is:

## :0300010053F8ECC5

Send bit pattern data to the following special address:
Synertek - ROM
P.O. Box 552 MS/34-A

3045 Stender Way
Santa Clara, CA 95052

TYPICAL CHARACTERISTICS


## PACKAGING DIAGRAM

## CERAMIC PACKAGE <br> PLASTIC PACKAGE



- Single +5 Volt Power Supply
- Low Power Dissipation
-525 mW Maximum
132 mW Standby
- Access Time - 350nsec to 450 nsec
- Totally Static Operation
- Pin Compatible With SY2316B, and SY2333 Mask Programmable ROMs
- Single Address Programming with 50 msec Pulse
- TTL Compatible - Read and Program On All Inputs and Outputs

The SY2716 is a 16384-Bit electrically programmable, ultra-violet erasable, read-only memory. Organized 2048 words by 8 bits, the SY 2716 operates from a single 5 volt power supply and is completely static in operation, requiring no clocks. In addition, a Chip Enabled controlled standby mode reduces the active power dissipation of 525 milliwatts to 132 milliwatts in standby, a 75\% power savings.

The SY2716 is pin compatible with the existing 16K and 32K ROMs (SY2316B, SY2332), permitting simple conversion from EPROM prototype systems to mask programmable ROM production systems.

PIN CONFIGURATION


ORDERING INFORMATION

| Order <br> Number | Access <br> Time | Temperature <br> Range |
| :--- | :---: | :---: |
| SYC2716 | 450 nsec | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2716-1 | 350 nsec | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2716-2 | 390 nsec | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

Programming the SY2716 is completely TTL compatible and requires no high voltage pulses. The SY2716 therefore can easily be programmed on PC boafds in the system. In addition, each word can be individually programmed with the SY2716's single address programming. Total programming time for all 16384 bits is less than two minutes.

The high speed operation of the SY2716 (350nsec to 450 nsec ) makes this device ideal for use with high performance microprocessor systems now in production.

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias
Storage Temperature
Voltage on Any Pin with
Respect to Ground
Power Dissipation
VPP (Program Voltage)
$-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
-0.5 V to +7 V
1.0 W
-0.3 V to +26.5 V

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE: During application of power, care must be taken to assure that $V_{C C}$ is applied before or simultaneously with VPP. $V_{P P}$ must be removed before or simultaneously with $V_{C C}$.

READ D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%(2716,2716-2) ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (2716-1); $V_{P P}=V_{C C} \pm 0.6 \mathrm{~V}$ (Unless otherwise specified)

| Symbol | Parameter | Limits <br> Typ |  |  | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :--- | :--- |
| $I_{\mathrm{LI}}$ | Input Load Current |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=5.25 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OUT}}=5.25 \mathrm{~V}$ Note 1 |
| $\mathrm{I}_{\mathrm{PP} 1}$ | $\mathrm{~V}_{\mathrm{PP}}$ Current |  |  | 5 | mA | $\mathrm{~V}_{\mathrm{PP}}=5.85 \mathrm{~V}$ Note 1 |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $\mathrm{~V}_{\mathrm{CC}}$ Current (Standby) |  | 10 | 25 | mA | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ Note 1 |
| $\mathrm{I}_{\mathrm{CC} 2}$ | $\mathrm{~V}_{\mathrm{CC}}$ Current (Active) |  | 57 | 100 | mA | $\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | -0.1 |  | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}+1$ | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |

NOTE 1. $V_{P P}$ may be connected directly to $V_{C C}$ except during programming. The supply current would then be the sum of ICC and IPP1.

READ A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%(2716,2716-2) ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (2716-1); $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}} \pm 0.6 \mathrm{~V}$ (unless otherwise specified)

| Symbol | Parameter | 2716 Limits |  | 2716-1 Limits |  | 2716-2 Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ Max | Min | Typ Max | Min | Typ Max |  |  |
|  | Address to Output Delay |  | 450 |  | 350 |  | 390 | ns | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ |
| ${ }^{\text {t }}$ CE | $\overline{\mathrm{CE}}$ to Output Delay |  | 450 |  | 350 |  | 390 | ns | $\overline{O E}=V_{\text {IL }}$ |
| ${ }^{\text {toE }}$ | Output Enable to Output Delay |  | 120 |  | 120 |  | 120 | ns | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | Output Enable High to Output Float | 0 | 100 | 0 | 100 | 0 | 100 | ns | $\overline{C E}=V_{1 L}$ |
| ${ }^{\text {toH }}$ | Address to Output Hold | 0 |  | 0 |  | 0 |  | ns | $C E=\overline{O E}=V_{\text {IL }}$ |

## A.C. Test Conditions

Input Pulse Levels
0.8 V to 2.0 V

Input Rise and Fall Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20nsec
Timing Measurement Levels: Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5V
Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 and 2.0 V
Output Load 1 TTL Gate and 100 pF

CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Parameter | Typ | Max | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 4 | 6 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 8 | 12 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |

NOTE: This parameter is sampled and not $100 \%$ tested.

READ TIMING DIAGRAM


NOTE 2: $t_{D F}$ IS SPECIFIED FROM $\overline{O E}$ OR $\overline{C E}$, WHICHEVER OCCURS FIRST.

PROGRAMMING D.C. CHARACTERISTICS
$T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{PP}}=25 \mathrm{~V} \pm 1 \mathrm{~V}$

| Symbol | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $I_{\mathrm{LI}}$ | Input Current (for any input) |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=5.25 \mathrm{~V} / 0.45$ |
| $\mathrm{I}_{\mathrm{PP} 1}$ | $\mathrm{~V}_{\text {PP }}$ Supply Current |  |  | 5 | mA | $\overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\mathrm{IL}}$ |
| $\mathrm{I}_{\mathrm{PP} 2}$ | $V_{\text {Pp }}$ Supply Current During <br> Programming Pulse |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{\mathrm{CC}}$ Supply Current |  |  | 100 | mA |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Level | -0.1 |  | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Level | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}+1$ | V |  |

NOTE: During programming care must be taken to avoid VPP transients exceeding the +26 volt maximum.
PROGRAMMING A.C. CHARACTERISTICS
$T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% ; V_{P P}=25 \mathrm{~V} \pm 1 \mathrm{~V}$

| Symbol | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time | 2 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{OES}}$ | $\overline{\text { OE Setup Time }}$ | 2 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\text {DS }}$ | Data Setup Time | 2 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 2 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\text {OEH }}$ | $\overline{\text { OE Hold Time }}$ | 2 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\text {DH }}$ | Data Hold Time | 2 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\text {DF }}$ | Output Enable to Output Float Delay | 0 |  | 120 | ns | $\overline{\mathrm{CE} / \mathrm{PGM}=\mathrm{V}_{\text {IL }}}$ |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to Output Delay |  |  | 120 | ns | $\overline{\mathrm{CE} / P G M=V_{\text {IL }}}$ |
| $\mathrm{t}_{\text {PW }}$ | Program Pulse Width | 45 | 50 | 55 | ms |  |
| $\mathrm{t}_{\text {PRT }}$ | Program Pulse Rise Time | 5 |  |  | ns |  |
| $\mathrm{t}_{\text {PFT }}$ | Program Pulse Fall Time | 5 |  |  | ns |  |

NOTE: During application of power, care must be taken to assure that $V_{C C}$ is applied before or simultaneously with VPP. VPP must be removed before or simultaneously with $V_{\text {CC }}$. The maximum allowable voltage during programming which may be applied to the VPP with respect to ground is +26 V . Care must be taken when switching the Vpp supply to prevent overshoot exceeding the 26 V maximum specification. For convenience in programming, the 2716 may be verified with the V Pp supply at $25 \mathrm{~V} \pm 1 \mathrm{~V}$. During normal read operation, however, $V_{\text {PP }}$ must be at $V_{\text {CC }}$.

PROGRAMMING TIMING DIAGRAM


## ERASURE

Erasure of the SY2716 begins to occur when exposed to light with wavelengths shorter than 4000 angstroms. Certain types of ambient light contain wavelengths in this range. Although exposure to sunlight or fluorescent light for a relatively long time is required to cause erasure, care should be taken to avoid exposure to this type of light for extended periods.

Erasing the SY2716 is accomplished by exposing the device to ultra violet light with a wavelength of 2537 angstroms. The minimum dose (integrated) required for erasure is $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$ (intensity at the device $x$ exposure time). A $12 \mathrm{~mW} / \mathrm{cm}^{2}$ lamp (without filter) placed one inch from the device will require about 20 minutes for complete erasure. After erasure, all bits are in the logic " 1 " state.

## A.C. CONDITIONS OF TEST:

## OPERATIONAL DESCRIPTION

| MODE | PINS | $\overline{C E} / P G M$ | $\overline{\mathrm{OE}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| OUTPUTS |  |  |  |  |  |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | +5 | +5 | $\mathrm{D}_{\mathrm{OUT}}$ |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | +5 | +5 | High Z |
| Program | Pulsed | $\mathrm{V}_{\mathrm{IH}}$ | +25 | +5 | $\mathrm{D}_{\mathrm{IN}}$ |
| Program Verify | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | +25 | +5 | $\mathrm{D}_{\mathrm{OUT}}$ |
| Program Inhibit | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | +25 | +5 | High Z |

## 1. Programming

Initially, at delivery, all bits of the SY2716 have been erased, and, therefore, are in the logic " 1 " state. Data is programmed into each memory word by introducing logic " 0 's at each desired bit. The 2716 programming mode is selected by applying +25 volts to the VPP power pin and holding the $\overline{O E}$ Input in a logic " 1 " state. The data to be programmed is applied in an 8 bit parallel format to the Data Output pins. Addresses, as well as the data applied to the output pins, are completely TTL compatible. A 50 millisecond TTL level programming pulse is then applied to the $\overline{\mathrm{CE}} / \mathrm{PGM}$ input to complete programming.

A TTL level Program pulse must be applied for each address location to be programmed. However, address locations may be selected at random, either individually or sequentially.

Because of this simple programming procedure, multiple 2716s can easily be programmed in parallel. Inputs of each of the devices are simply connected together and then common Data, Address and Program signals are applied to all devices simultaneously.

## 2. Program Inhibit

Because programming of the SY2716 is totally controlled by the $\overline{\mathrm{CE}} / \mathrm{PGM}$ input, multiple 2716 s can be simply programmed in parallel with different data. Addresses and Data Output pins of each device are connected in common to the desired data source. The specific 2716 to be programmed is then selected by applying a TTL logic " 1 " voltage level to the $\overline{C E} / P G M$ pin of the desired device. Programming of all other devices connected in parallel is inhibited with a TTL logic " 0 ' input on the $\overline{C E} / P G M$ input.

## 3. Program Verify

Immediately following the programming of an SY2716 EPROM, each of the data words should be read to assure accurate programming. This verify may be performed with $V_{P P}$ held at +25 volts by applying a low level TTL logic signal (" 0 ") to the $\overline{\mathrm{OE}}$ Input. Except during the verify and programming operations, $\mathrm{V}_{\mathrm{PP}}$ should be held at +5 volts ( $\mathrm{V}_{\mathrm{CC}}$ ).

## 4. Read Mode

The read mode is selected by holding both $\overline{C E} / P G M$ and $\overline{O E}$ Inputs at a TTL logic " 0 ' level while applying 5.0 V power to both $V_{C C}$ and $V_{P P}$ inputs. Appropriate data previously programmed into the selected address then appears in the Data Output pins. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control, and maíst be used to select the device. Output Enable ( $\overline{\mathrm{OE}})$ cóntrols only the output stages and must be used to gate data to the Output pins independently of device selection.

## 5. Standby Mode

Power dissipation of the SY2716 is controlled by the $\overline{\mathrm{CE}}$ input and can be reduced to standby power level ( 132 milliwatts max) simply by applying a TTL logic " 1 " signal to the $\overline{\mathrm{CE}}$ Input. Whenever $\overline{\mathrm{CE}}$ is in the logic " 1 " state, Outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input status.

## 6. Output Control

The outputs of multiple SY2716s may be or-tied to provide memory expansion. Since these outputs will be tied in common to the same data bus, only one SY2716 should be selected ( $\overline{O E}$ Logic " 0 " level) to prevent data bus contention between SY2716s or other memory circuits connected to the bus. The output of the desired SY2716 is enabled simply by providing a TTL logic " 0 " signal to the $\overline{\mathrm{OE}}$ Input. Conversely, outputs of other 2716 s are deselected by applying a logic " 1 " signal to their $\overline{\mathrm{OE}}$ Inputs.

## PROGRAMMING

The SY2716 is programmed by selectively programming logic " 0 " $s$ in the memory matrix set initially in the all logic " 1 " state by erasure. Only logic " 0 " s can be programmed electrically; logic " 1 "s can only be obtained by UV erasure. Programming is accomplished by applying a 50 msec TTL pulse to the $\overline{\mathrm{CE}} / \mathrm{PGM}$ pulse with $25 \mathrm{~V} \pm 1 \mathrm{~V}$ applied to $\mathrm{V}_{\mathrm{PP}}$ and a TTL logic " 1 " applied to the $\overline{\mathrm{OE}}$ input. The specific word to be programmed is selected with the address inputs, and the data to be programmed is applied to the data output pins.

## TYPICAL CHARACTERISTICS




## PACKAGE DIAGRAM

Synertek
Nロロ尸円ロロATEロ
－ $2048 \times 8$ or $4096 \times 4$ Bit Organizations
－Single +5 Volt Supply
－Two Week Prototype Turnaround
－Access Time－ 550 ns．（max．）
－Totally Static Operation
－Synchronous or Asynchronous Operation
－Completely TTL Compatible
－Two Programmable Output Enables
－Three－State Outputs for Wire－OR Expansion
－On－Chip Address Registers
－Low Power Dissipation－ $31 \mu \mathrm{~W} /$ Bit（max．）
－Pin－for－Pin Replacement for EA4600
－The SY4600 is a high performance 16,384 bit static read only memory organized 2048 words by 8 bits or 4096 words by 4 bits．The device is designed to be compatible with all microprocessor and similar appli－ cations where large bit storage and simple interfacing are important design considerations．Synertek＇s N－ channel ion－implanted silicon gate process produces a +5 Volt TTL compatible ROM with a minimum noise immunity of 0.4 Volt．

PIN CONFIGURATION


Synchronous or asynchronous operation offers max－ imum design flexibility．Clocking the Address Read （AR）input stores the applied address information． The outputs appear and remain stable until a new address is read．With the AR input HIGH，output data asynchronously appear 550ns after the application of a new address．Two programmable Output Enables control four outputs each permitting 4 bit or 8 bit operation．

BLOCK DIAGRAM


## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :---: | :---: | :---: | :---: |
| SYC4600 | Ceramic | 550 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP4600 | Plastic | 550 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

A custom number will be assigned by Synertek．

## ABSOLUTE MAXIMUM RATINGS

| Ambient Operating Temperature | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| Applied Output Voltage | -0.5 V to +7.0 V |
| Applied Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VoH | Output HIGH Voltage | 2.4 | Vcc | Volts | $\mathrm{VCc}=4.75 \mathrm{~V}, \mathrm{IOH}=-200 \mu \mathrm{~A}$ |
| Vol | Output LOW Voltage |  | 0.4 | Volts | $\mathrm{Vcc}=4.75 \mathrm{~V}, \mathrm{IOH}=2.4 \mathrm{~mA}$ |
| VIH | Input HIGH Voltage | 2.0 | Vcc | Volts |  |
| VIL | Input LOW Voltage | -0.5 | 0.8 | Volts | See Note 1 |
| 1 LI | Input Load Current |  | 10 | uA | $\mathrm{Vcc}=5.25 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {in }} \leqslant 5.25 \mathrm{~V}$ |
| ILo | Output Leakage Current |  | 10 | uA | Chip Deselected <br> $V_{\text {out }}=+0.4 \mathrm{~V}$ to Vcc |
| Icc | Power Supply Current |  | 98 | mA | Output Unloaded $V c c=5.25 \mathrm{~V}, \mathrm{~V}_{\text {in }}=\mathrm{Vcc}$ |

Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)
CLOCKED MODE TIMING SPECIFICATIONS (See Figure 1)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tc tacc | Cycle Time <br> Address to Output | 500 |  | ns | Output load: 1 TTL load and 100 pf |
|  | Delay Time |  | 550 | ns | Input transition time: 20 ns |
| tpw | Address Read Pulse Width | 300 |  | ns | Timing reference levels: |
| tLo | Address Lead Time | 100 |  | ns | Input: 1.5 V |
| tlg | Address Lag Time | 150 |  | ns | Output: 0.8 V and 2.2 V |
| tard | AR Input to Output Disturb Delay | 75 |  | ns |  |

FIGURE 1 - CLOCKED MODE TIMING DIAGRAM


UNCLOCKED MODE TIMING SPECIFICATIONS (See Figure 2)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\boldsymbol{t c}$ | Cycle Time | 500 |  | ns | AR = Vcc |
| $\boldsymbol{t}_{\text {Acc }}$ | Address Access Time <br> Arevious Data Valid After | 75 | 550. | ns <br> See clocked mode timing <br> specifications |  |

FIGURE 2 - UNCLOCKED MODE TIMING DIAGRAM
( $\mathrm{AR}=\mathrm{Vcc}$ )


OUTPUT ENABLE TIMING SPECIFICATIONS (CLOCKED OR UNCLOCKED) (See Figure 3)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| tco | Output Enable Delay |  | 300 | ns | See clocked mode timing |
| tDF | Output Disable Delay |  | 300 | ns | specifications |

FIGURE 3 - OUTPUT ENABLE TIMING DIAGRAM (CLOCKED OR UNCLOCKED MODES)


## CAPACITANCE

$t_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$, See Note 2

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $C_{1}$ | Input Capacitance |  | 7 | pF | All pins except pin under |
| Co $_{0}$ | Output Capacitance |  | 10 | pF | test tied to $A C$ ground |

Note 2: This parameter is periodically sampled and is not $100 \%$ tested.

## TYPICAL CHARACTERISTICS





## PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.
All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic " 1 " is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| First Card | 1-30 | Customer name |
|  | 31-50 | Customer part number |
|  | 60-72 | Synertek part number (punch " 4600 ") |
| Second Card | 1-30 | Customer contact (name) |
|  | 31-50 | Customer telephone number |
| Third Card | 1-6 | Leave blank - pattern number to be assigned by Synertek |
|  | 31 | $\mathrm{OE}_{2} / \overline{\mathrm{OE}_{2}}$ output enable logic level (if | LOW selects chip, punch " 0 "; if HIGH selects chip, punch " 1 ")

$32 \quad \mathrm{OE}_{1} / \overline{\mathrm{OE}_{1}}$ output enable logic level.
Fourth Card 1-8 Data Format. Synertek, or Electronic Arrays data card format may be used. Specify format by punching "Synertek" or "EA" starting in column one.
15-28 Logic format: punch "POSITIVE LOGIC" or "NEGATIVE LOGIC."
35-37 Truth table verification code; punch either "VERIFICATION HOLD" (manufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck).

## SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form ( 0 through 2047). All output words are coded both in binary and octal forms. Output $7\left(O_{7}\right)$ is the MSB, and Output $O(\mathrm{Oo})$ is the LSB.

|  | COLUMN | INFORMATION |
| :---: | :---: | :--- |
| Data Cards | $1-4$ | Decimal address |
|  | $6-13$ | Output (MSB-LSB) |
|  | $15-17$ | Octal equivalent of output data |
|  | $22-25$ | Decimal address |
| $27-34$ | Output (MSB-LSB) |  |
|  | $36-38$ | Octal equivalent of output data |
| $43-46$ | Decimal address |  |
|  | $48-55$ | Output (MSB-LSB) |
|  | $57-59$ | Octal equivalent of output data |
| $64-67$ | Decimal address |  |
|  | $69-76$ | Output (MSB-LSB) |
| $78-80$ | Octal equivalent of output data |  |

## ELECTRONIC ARRAYS DATA CARD FORMAT

All addresses are coded in octal form (address $0=0000$, address $2047=3777$, $A_{10}=$ MSB and $A 0=$ LSB). All output words are also coded in octal. Output $7\left(\mathrm{O}_{7}\right)$ is the MSB, and Output $0\left(\mathrm{O}_{0}\right)$ is the LSB. The four Title Cards discussed above must accompany the EA card deck.

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| Data Cards | 1-4 <br> $5-7$ | Octal equivalent of initial input address. <br> Octal equivalent of output data for <br> initial input address. |
|  | $8-10$ | Octal equivalent of output data for <br> initial input address +1. |
| $11-13$ | Octal equivalent of output data for <br> initial address +2 |  |
| $\vdots$ | Octal equivalent of output data for <br> initial address +15. <br> ROM pattern number (may be left <br> blank). |  |

Send bit pattern data to the following special address:
Synertek - ROM
P.O. Box 552

3050 Coronado Drive
Santa Clara, CA 95051

## PACKAGING DIAGRAM

CERAMIC PACKAGE


PLASTIC PACKAGE


8-Bit Microprocessor Family

MICROPROCESSOR PRODUCTS

- Single $5 \mathrm{~V} \pm 5 \%$ power supply
- N channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type or speed memory
- Bi-directional Data Bus
- Instruction decoding and control
- Addressable memory range of up to 65 K bytes
- "Ready" input
- Direct memory access capability
- Bus compatible with MC6800
- Choice of external or on-board clocks
- $1 \mathrm{MHz}, 2 \mathrm{MHz}$, and 3 MHz operation
- On-chip clock options
* External single clock input
* Crystal time base input
- 40 and 28 pin package versions
- Pipeline architecture

The SY6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the SY6500 family are software compatible within the group and are bus compatible with the MC6800 product offering.
The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs or crystals provide the time base. The external clock versions are geared for the multi-processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in $1 \mathrm{MHz}, 2 \mathrm{MHz}$, and 3 MHz maximum operating frequencies.

MEMBERS OF THE FAMILY

| PART NUMBERS |  | CLOCKS | PINS | IRQ | NMI | RDY | ADDRESSING |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Plastic | Ceramic |  |  |  |  |  |  |
| SYP6502 | SYC6502 | On-Chip | 40 | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | 16 (64 K) |
| SYP6503 | SYC6503 | ", | 28 | $\sqrt{ }$ | $\checkmark$ |  | 12 (4 K) |
| SYP6504 | SYC6504 | " | 28 | $\sqrt{ }$ |  |  | 13 (8 K) |
| SYP6505 | SYC6505 | " | 28 | $\sqrt{ }$ |  | $\sqrt{ }$ | 12 (4 K) |
| SYP6506 | SYC6506 | " | 28 | $\sqrt{ }$ |  |  | 12 (4 K) |
| SYP6507 | SYC6507 | " | 28 |  |  | $\sqrt{ }$ | 13 (8K) |
| SYP6512 | SYC6512 | External | 40 | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | 16 (64 K) |
| SYP6513 | SYC6513 | " | 28 | $\sqrt{ }$ | $\checkmark$ |  | 12 (4 K) |
| SYP6514 | SYC6514 | " | 28 | $\sqrt{ }$ |  |  | 13 (8 K) |
| SYP6515 | SYC6515 | " | 28 | $\sqrt{ }$ |  | $\sqrt{ }$ | 12 (4 K) |

## COMMENTS ON THE DATA SHEET

The data sheet is constructed to review first the basic "Common Characteristics" - those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.

SY6500 INTERNAL ARCHITECTURE


NOTE:

1. CLOCK GENERATOR IS NOT INCLUDED ON SY651X
2. ADDRESSING CAPABILITY AND CONTROL OPTIONS VARY WITH

EACH OF THE SY6500 PRODUCTS.

## D.C. CHARACTERISTICS

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\text {cc }}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## COMMENT

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ )
$\left(\emptyset_{1}, \emptyset_{2}\right.$ applies to SY651X, $\emptyset_{o(i n)}$ applies to SY650X)

| Symbol | Characteristic |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \text { Input High Voltage } \\ & \text { Logic, } \emptyset_{\mathrm{o}(\text { in })} \\ & \emptyset_{1}, \emptyset_{2} \end{aligned}$ | $\begin{aligned} & (650 X) \\ & (651 X) \end{aligned}$ | $\begin{gathered} +2.4 \\ v_{c c}-0.5 \end{gathered}$ | $\begin{gathered} v_{c c} \\ v_{c c}+0.25 \end{gathered}$ | V |
| $V_{\text {IL }}$ | $\begin{gathered} \text { Input Low Voltage } \\ \text { Logic, } \emptyset_{\mathrm{o}} \text { (in) } \\ \emptyset_{1}, \emptyset_{2} \\ \hline \end{gathered}$ | $\begin{aligned} & (650 X) \\ & (651 X) \end{aligned}$ | $\begin{aligned} & -0.3 \\ & -0.3 \end{aligned}$ | $\begin{aligned} & +0.4 \\ & +0.2 \end{aligned}$ | V |
| $I_{\text {IL }}$ | Input Loading $\begin{gathered} \left(V_{i n}=0 V, V_{c C}=5.25\right. \\ R D Y, S .0 . \end{gathered}$ |  | -10 | -300 | $\mu \mathrm{A}$ |
| $I_{\text {in }}$ | Input Leakage Current $\begin{array}{r} \left(\mathrm{V}_{\text {in }}=0 \text { to } 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{c}}\right. \\ \text { Logic (Excl. } \\ \emptyset_{1}, \emptyset_{2} \\ \emptyset_{\mathrm{o} \text { (in) }} \end{array}$ | $\begin{aligned} & \hline \\ & \text { 0) } \\ & \text { Y.S.O.) } \\ & (651 X) \\ & (650 X) \end{aligned}$ | - | $\begin{gathered} 2.5 \\ 100 \\ 10.0 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{I}_{\text {TSI }}$ | $\begin{array}{r} \text { Three-State (Off State) } 1 \\ \mathrm{~V}_{\mathrm{in}}=0.4 \text { to } 2.4 \mathrm{~V}, \mathrm{~V} \\ \text { DB0-DB7 } \end{array}$ | Current $5.25 \mathrm{~V})$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage $\begin{array}{r} \text { l }_{\text {LOAD }}=-100 \mu \mathrm{Adc} \\ \text { SYNC, DBO } \end{array}$ | $\begin{aligned} & =4.75 \mathrm{~V}) \\ & , \mathrm{A} 0-\mathrm{A} 15, \mathrm{R} / \mathrm{W} \end{aligned}$ | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $\begin{aligned} & l_{\text {LOAD }}= 1.6 \mathrm{mAdc}, \\ & \\ & \text { SYNC, DBO } \end{aligned}$ | $\begin{aligned} & =4.75 \mathrm{~V}) \\ & , \mathrm{AO}-\mathrm{A} 15, \mathrm{R} / \mathrm{W} \end{aligned}$ | - | 0,4 | V |
| $\mathrm{P}_{\mathrm{D}}$ | $\begin{gathered} \hline \text { Power Dissipation } \\ 1 \mathrm{MHz} \text { and } 2 \\ 3 \mathrm{MHz} \\ \hline \end{gathered}$ |  | - | $\begin{array}{r} 700 \\ 800 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \\ & \hline \end{aligned}$ |
| C | Capacitance $I V_{\text {in }}=0, T_{A}=25^{\circ} \mathrm{C},$ | $\mathrm{MHz})$ |  |  |  |
| $\mathrm{C}_{\text {in }}$ | $\begin{aligned} & \overline{\mathrm{RES}}, \overline{\mathrm{NMI}}, \\ & \mathrm{DBO}-\mathrm{DB7} \end{aligned}$ | $\overline{\mathrm{IRO}}, \mathrm{~S} . \mathrm{O} ., \mathrm{DBE}$ | - | 10 15 |  |
| $\mathrm{C}_{\text {out }}$ | A0-A15, R/W |  | - | 12 | pF |
| $\mathrm{C}_{\emptyset_{0 \text { (in) }}}$ | $\emptyset_{\mathrm{o}(\mathrm{in})}$ | (650X) | - | 15 |  |
| $\mathrm{C}_{\emptyset_{1}}$ | $\emptyset_{1}$ | (651X) | - | 50 |  |
| $\mathrm{C}_{\emptyset_{2}}$ | $\emptyset_{2}$ | (651X) | - | 80 |  |

Note: $\overline{\mathrm{RQ}}$ and $\overline{\mathrm{NMI}}$ require 3 K pull-up resistors.

## TIMING DEFINITIONS

SY651X INPUT CLOCK TIMING


SY650X INPUT CLOCK TIMING


## DYNAMIC OPERATING CHARACTERISTICS

$\left(V_{C C}=5.0 \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ}\right.$ to $70^{\circ} \mathrm{C}$ )

| Device <br> Type | Parameter | Note | Symbol | 1 MHz |  | $2 \mathrm{MHz}_{2}$ (6) |  | 3 MHz (7) |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 651x | Cycle Time |  | ${ }^{\text {T }}$ CYC | 1.00 | 40 | 0.50 | 40 | 0.33 | 40 | ${ }^{\mu}$ |
|  | $\emptyset_{1}$ Pulse Width |  | $\mathrm{T}_{\mathrm{PWHO}}{ }^{\text {c }}$ | 430 | - | 215 | - | 150 | - | ns |
|  | $a_{2}$ Pulse Width |  | $\mathrm{T}_{\mathrm{PWHO}}^{2}$ | 470 | - | 235 | - | 160 | - | ns |
|  | Delay Between $\emptyset_{1}$ and $\emptyset_{2}$ |  | $\mathrm{T}_{\mathrm{D}}$ | 0 | - | 0 | -- | 0 | - | ns |
|  | $\emptyset_{1}$ and $\emptyset_{2}$ Rise and Fall Times | (1) | $T_{R^{\prime}} T_{F}$ | 0 | 25 | 0 | 20 | 0 | 15 | ns |
| 650x | Cycle Time |  | ${ }^{\top}$ CYC | 1.00 | 40 | 0.50 | 40 | 0.33 | 40 | $\mu \mathrm{s}$ |
|  | $\theta_{\text {O(IN) }}$ Low Time | (2) | ${ }^{T}$ L ${ }^{\text {O }}$ | 480 | - | 240 | - | 160 | - | ns |
|  | $\theta_{\mathrm{o}}(\mathrm{IN})$ High Time | (2) | $\mathrm{T}^{\mathrm{H} \mathrm{O}_{\mathrm{O}}}$ | 460 | - | 240 | - | 160 | - | ns |
|  | $\emptyset_{0}$ Neg to $\emptyset_{1}$ Pos Delay | (5) | $\mathrm{T}_{01+}$ | 10 | 70 | 10 | 70 | 10 | 70 | ns |
|  | $\emptyset_{0}$ Neg to $\emptyset_{2}$ Neg Delay | (5) | $\mathrm{T}_{02}$ | 5 | 65 | 5 | 65 | 5 | 65 | ns |
|  | $\varnothing_{0}$ Pos to $\emptyset_{1}$ Neg Delay | (5) | $\mathrm{T}_{01-}$ | 5 | 65 | 5 | 65 | 5 | 65 | ns |
|  | $\emptyset_{0}$ Pos to $\emptyset_{2}$ Pos Delay | (5) | $\mathrm{T}_{02+}$ | 15 | 75 | 15 | 75 | 15 | 75 | ns |
|  | $\emptyset_{\mathrm{O}(\mathrm{IN})}$ Rise and Fall Time | (1) | $\mathrm{T}_{\text {RO }} \mathrm{T}^{\text {FO }}$ | 0 | 10 | 0 | 10 | 0 | 10 | ns |
|  | $\theta_{1 \text { (OUT) }}$ Pulse Width |  | $\mathrm{T}^{\text {PWH0 }}{ }^{\text {d }}$ | $T_{L \emptyset_{0}}{ }^{-20}$ | $\mathrm{T}_{L} \emptyset_{0}$ | $\mathrm{T}_{L} \emptyset_{0}{ }^{-20}$ | ${ }^{T} L \emptyset_{0}$ | $\mathrm{T}_{\mathrm{L}}^{0} \mathrm{O}_{0}^{-20}$ | $T_{L} \theta_{0}$ | ns |
|  | $\emptyset_{2 \text { (OUT) }}$ Pulse Width |  | $\mathrm{T}^{\text {PWHO }}{ }_{2}$ | $\mathrm{T}_{L} \emptyset_{0}{ }^{-40}$ | $T_{L} \theta_{0}{ }^{-10}$ | $\mathrm{T}_{L} \omega_{0}{ }^{-40}$ | $T_{L \emptyset_{0}}{ }^{-10}$ | $\mathrm{T}_{L} \emptyset_{0}{ }^{-40}$ | $T_{L} \emptyset_{0}{ }^{-10}$ | ns |
|  | Delay Between $\emptyset_{1}$ and $\emptyset_{2}$ |  | $\mathrm{T}_{\mathrm{D}}$ |  | Lor | 5 |  |  | - | ns |
|  | $\emptyset_{1}$ and $\emptyset_{2}$ Rise and Fall Times | (1) (3) | $T_{R}, T_{F}$ | - | 25 | - | 25 | - | 15 | ns |
| $\begin{aligned} & 650 x \\ & 651 x \end{aligned}$ | R/W Setup Time |  | TRWS | - | 225 | - | 140 | - | 110 | ns |
|  | R/W Hold Time |  | $\mathrm{T}_{\text {RWH }}$ | 30 | - | 30 | - | 15 | - | ns |
|  | Address Setup Time |  | $T_{\text {ADS }}$ | - | 225 | - | 140 | -- | 110 | ns |
|  | Address Hold Time |  | $\mathrm{T}_{\text {ADH }}$ | 30 | - | 30 | - | 15 | - | ns |
|  | Read Access Time |  | ${ }^{T}$ ACC | - | 650 | - | 310 | - | 170 | ns |
|  | Read Data Setup Time |  | ${ }^{T}$ DSU | 100 | - | 50 | - | 50 | - | ns |
|  | Read Data Hold Time |  | $T_{\text {HR }}$ | 10 | - | 10 | - | 10 | - | ns |
|  | Write Data Setup Time |  | $\mathrm{T}_{\text {MDS }}$ | - | 175 | - | 100 | - | 75 | ns |
|  | Write Data Hold Time |  | $\mathrm{T}_{\mathrm{HW}}$ | 60 | - | 60 | - | 30 | - | ns |
|  | Sync Setup Time |  | $\mathrm{T}_{\text {SYS }}$ | - | 350 | - | 175 | - | 100 | ns |
|  | Sync Hold Time |  | $\mathrm{T}_{\text {SYH }}$ | 30 | - | 30 | - | 15 | - | ns |
|  | RDY Setup Time | (4) | TRS | 200 | - | 200 | - | 150 | - | ns |

## NOTES:

(1) Measured between $10 \%$ and $90 \%$ points on waveform.
(2) Measured at $50 \%$ points.
(3) Load $=1 \mathrm{TTL}$ load +30 pF .
(4) RDY must never switch states within $T_{R S}$ to end of $\emptyset_{2}$.
(5) Load $=100 \mathrm{pF}$.
(6) The 2 MHz devices are identified by an " A " suffix.
(7) The 3 MHz devices are identified by a " B " suffix.

## PIN FUNCTIONS

## Clocks $\left(\sigma_{1}, \sigma_{2}\right)$

The SY651X requires a two phase non-overlapping clock that runs at the $V_{c c}$ voltage level.
The SY650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Clock generator circuits are shown elsewhere in this data sheet.

Address Bus ( $\mathrm{A}_{\mathbf{0}}-\mathrm{A}_{15}$ ) (See sections on each micro for respective address lines on those devices.)

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pF .

Data Bus ( $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ )
Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are three-state buffers, capable of driving one standard TTL load and 130 pF .

## Data Bus Enable (DBE)

This TTL compatible input allows external control of the three-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two $\left(\emptyset_{2}\right)$ clock, thus allowing data output from microprocessor only during $\emptyset_{2}$. During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low. This signal is available on the SY6512, only.

## Ready (RDY)

This input signal allows the user to halt the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one $\left(\emptyset_{1}\right)$ will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two $\left(\emptyset_{2}\right)$ in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If ready is low during a write cycle, it is ignored until the following read operation. Ready transitions must not be permitted during $a_{2}$ time.

## Interrupt Request ( $\overline{\mathbf{R O} \mathbf{O}}$ )

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A $3 \mathrm{~K} \Omega$ external resistor should be used for proper wire-OR operation.

## Non-Maskable Interrupt ( $\overline{\mathrm{NMI})}$

A negative going transition on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.
$\overline{\mathrm{NMI}}$ is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for $\overline{\mathrm{RO}}$ will be performed, regardless of the state interrupt mask flag. The vestor address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.
$\overline{\mathrm{NMI}}$ also requires an external $3 \mathrm{~K} \Omega$ resistor to $\mathrm{V}_{\mathrm{cc}}$ for proper wire-OR operations.

Inputs $\overline{\mathrm{RQ}}$ and $\overline{\mathrm{NMI}}$ are hardware interrupts lines that are sampled during $ब_{2}$ (phase 2) and will begin the appropriate interrupt routine on the $\emptyset_{1}$ (phase 1) following the completion of the current instruction.

## Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of $\emptyset_{1}$.

## SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during $\emptyset_{1}$ of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the $\emptyset_{1}$ clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

## Reset ( $\overline{\mathrm{RES}}$ )

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After $V_{c c}$ reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and SYNC signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

## Read/Write (R/W)

This output signal is used to control the direction of data transfers between the processor and other circuits on the data bus. A high level on R/W signifies data into the processor; a low is for data transfer out of the processor.

## PROGRAMMING CHARACTERISTICS

## INSTRUCTION SET - ALPHABETIC SEQUENCE

| ADC | Add Memory to Accumulator with Carry | DEC | Decrement Memory by One | PHA | Push Accumulator on Stack |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AND | "AND" Memory with Accumulator | DEX | Decrement Index $X$ by One | PHP | Push Processor Status on Stack |
| ASL | Shift left One Bit (Memory or Accumulator) | DEY | Decrement Index Y by One | PLA | Pull Accumulator from Stack |
|  |  |  |  | PLP | Pull Processor Status from Stack |
| BCC | Branch on Carry Clear | EOR | "Exclusive-or" Memory with Accumulator |  |  |
| BCS | Branch on Carry Set |  |  | ROL | Rotate One Bit Left (Memory or Accumulator) |
| BEO | Branch on Result Zero | INC | Increment Memory by One | ROR | Rotate One Bit Right (Memory or Accumulator) |
| BIT | Test Bits in Memory with Accumulator | INX | Increment Index X by One | RTI | Return from Interrupt |
| BMI | Branch on Result Minus | INY | Increment Index $Y$ by One | RTS | Return from Subroutine |
| BNE | Branch on Result not Zero |  |  |  |  |
| BPL | Branch on Result Plus | JMP | Jump to New Location | SBC | Subtract Memory from Accumulator with Borrow |
| BRK | Force 8reak | JSR | Jump to New Location Saving Return Address | SEC | Set Carry Flag |
| BVC | Branch on Overflow Clear |  |  | SED | Set Decimat Mode |
| BVS | Branch on Overflow Set | LDA | Load Accumulator with Memory | SEI | Set interupt Disable Status |
|  |  | LDX | Load Index $X$ with Memory | STA | Store Accumulator in Memory |
| CLC | Clear Carry Flag | LDY | Load Index $Y$ with Memory | STX | Store Index X in Memory |
| CLD | Clear Decimal Mode | LSR | Shift One Bit Right (Memory or Accumulator) | STY | Store Index $Y$ in Memory |
| CLI | Clear Interrupt Disable Bit |  |  |  |  |
| CLV | Clear Overflow Flag | NOP | No Operation | TAX | Transfer Accumulator to Index $X$ |
| CMP | Compare Memory and Accumulator |  |  | TAY | Transfer Accumulator to Index $Y$ |
| CPX | Compare Memory and Index X . | ORA | "OR" Memory with Accumulator | TSX | Transter Stack Pointer to Index $X$ |
| CPY | Compare Memory and Index $Y$ |  |  | TXA | Transfer Index $X$ to Accumulator |
|  |  |  |  | TXS | Transfer Index $X$ to Stack Pointer |
|  |  |  |  | TYA | Transfer Index $Y$ to Accumulator |

## ADDRESSING MODES

## Accumulator Addressing

This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

## Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

## Absolute Addressing

In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high. order bits. Thus, the absolute addressing mode allows access to the entire 65 K bytes of addressable memory.

## Zero Page Addressing

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

## Indexed Zero Page Addressing - ( $\mathrm{X}, \mathrm{Y}$ indexing)

This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, $X$ " or "Zero Page, Y." The effective address is calcuated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

## Indexed Absolute Addressing - ( $\mathrm{X}, \mathrm{Y}$ indexing)

This form of addressing is used in conjunction with $X$ and $Y$ index register and is referred to as "Absolute, $X$," and "Absolute, Y." The effective address is formed by adding the contents of $X$ or $Y$ to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

## Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

## Relative Addressing

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.
The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

## Indexed Indirect Addressing

In indexed indirect addressing (referred to as (Indirect, $X$ )), the second byte of the instruction is added to the contents of the $X$ index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

## Indirect Indexed Addressing

In indirect indexed addressing (referred to as (Indirect), Y ), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

## Absolute Indirect

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.


## INSTRUCTION SET - OP CODES, EXECUTION TIME, MEMORY REQUIREMENTS

| instauctions |  | mamerati |  |  | As50,4n' |  |  | 2 napact |  |  | accum |  | matico |  | 1140 $\times 1$ |  |  | 11401. ${ }^{-1}$ |  | ${ }^{\text {a Pacis }}$ |  |  | ass. x |  | ais r |  | nelative |  | moinet |  |  | 2 PaGE |  | comorrioncoats |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| wnemonc\| | aperation | OP | $N$ |  | OP | N |  | OP | N | \# | OPN | N | OP | N | 4 OP | P N |  | OP | N | OP | N | * | $\mathrm{OP}^{\mathrm{P}}$ | N | OP | N | OP | N | " 0 P | N | * | OP N | n | N | N | c | 10 V |
| ADC <br> AND <br> ASL <br> BCC <br> BCS |  | 69 | 2 |  | $\begin{aligned} & 60 \\ & 20 \\ & \square E \end{aligned}$ | 4 | 3 3 3 | $\begin{array}{l\|l\|} 65 \\ 25 \\ 06 \end{array}$ | $\begin{aligned} & 3 \\ & 3 \\ & 5 \end{aligned}$ | $\begin{array}{\|l\|} 2 \\ 2 \\ 2 \\ 2 \end{array}$ | QA 2 | 21 |  |  | $\begin{aligned} & 61 \\ & 21 \end{aligned}$ | $\begin{array}{l\|l\|} 51 & 6 \\ 21 & 6 \end{array}$ | 2 | $\begin{aligned} & 71 \\ & 31 \end{aligned}$ |  | 75 35 16 | 4 | 2 | $\begin{aligned} & 10 \\ & 30 \\ & 1 \mathrm{E} \end{aligned}$ | $\begin{aligned} & 4 \\ & 4 \\ & 7 \end{aligned}$ | 79 | 4 |  | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |  |  |  |  |  |  | 1, |  | 1 - 1 <br> - - - <br> - - - <br> - - - <br> - - - |
| BEO <br> BIT <br> BMI <br> BNE <br> BPL | BRANCH ON $Z=1$ (2) <br> A $A$  <br> BRANCH ON $N=1$ $(21$ <br> BRANCH ON $Z=0$ (2) <br> BRANCH ON $N=0$ (2) |  |  |  | 2 C | 4 | 3 | 24 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\left\lvert\, \begin{gathered} F 0 \\ 30 \\ 09 \\ 10 \end{gathered}\right.$ | $\begin{array}{\|l\|l} \hline 2 & 2 \\ 2 & 2 \\ 2 & 2 \\ 2 & 2 \end{array}$ |  |  |  |  |  |  | - $\mathrm{M}_{2}$ - - - | - | $M_{0}$ |
| $\begin{aligned} & B R K \\ & B \vee C \\ & B \vee S \\ & C L C \\ & C L D \\ & \hline \end{aligned}$ | (See Fig 1 ) <br> BRANCH ON $V=6$ (2) <br> BRANCH ON $V=1$ (2) $0 \rightarrow C$ $0-D$ |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline 06 \\ 18 \\ 18 \\ \hline \end{array}$ | $\begin{array}{lll} 7 & 1 \\ 2 & 1 \\ 2 & 1 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  | 50 70 | 2 |  |  |  |  |  |  | - |  |  |
| CLI <br> CLV <br> CMP <br> CPX <br> CPY | $\begin{align*} & B-1 \\ & 0 \rightarrow V  \tag{11}\\ & A \cdot M \\ & X-M \\ & Y-M \end{align*}$ | $\left\|\begin{array}{l} \mathrm{C} 9 \\ \mathrm{E} \\ \mathrm{CQ} \end{array}\right\|$ | 2 | 2 | $\left(\begin{array}{l} \mathrm{CD} \\ \mathrm{Ec} \\ \mathrm{Cc} \end{array}\right)$ | 14 | 3 <br> 3 <br> 3 | $\begin{aligned} & \text { C5 } \\ & \text { E4 } \\ & \text { C4 } \end{aligned}$ | $\begin{aligned} & 3 \\ & 3 \\ & 3 \end{aligned}$ | 2 <br> 2 <br> 2 |  |  | $\left\|\begin{array}{l} 58 \\ 88 \end{array}\right\|$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |  | 16 | 2 | $01 / 5$ | 512 | D5 | 4 | 2 | DO | 4 | $3 \mathrm{D9}$ | 43 |  |  |  |  |  |  |  |  | 1 |  |  |
| $\begin{aligned} & \text { DEC } \\ & \text { DEX } \\ & \text { DEY } \\ & \text { EOR } \\ & \text { INC } \end{aligned}$ | $M-1 \rightarrow M$  <br> $X-1-X$  <br> $Y-1-Y$  <br> $A \forall M-A$ $(11$ <br> $M+1-M$  | 49 | 2 | 2 | $\begin{array}{\|c\|} \hline \mathrm{CE} \\ \\ \hline \mathrm{CD} \\ \mathrm{EE} \\ \hline \end{array}$ | ${ }_{6}^{6}$ | 3 | $\begin{aligned} & C 6 \\ & 45 \\ & E 6 \\ & \hline \end{aligned}$ | $5$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |  |  | CA | $\begin{array}{ll}2 & 1 \\ 2 & 1\end{array}$ | ${ }^{1} 181$ | 16 | 2 | 515 | 52 | ${ }_{2}{ }^{\text {D6 }}$ | ${ }^{6}$ | 2 | $\begin{aligned} & \mathrm{OE} \\ & \mathrm{SO} \\ & \mathrm{FE} \\ & \hline \end{aligned}$ |  | ${ }_{3}{ }_{3}{ }^{59}$ | 413 |  |  |  |  |  |  |  |  | 1 1 1 1 | - | $\begin{array}{ccc}- & - & - \\ - & - & - \\ - & - & - \\ - & - & - \\ - & -\end{array}$ |
| $\begin{aligned} & \text { INX } \\ & \text { INY } \\ & \text { JMP } \\ & \text { JSR } \\ & \text { LDA } \end{aligned}$ | $\begin{aligned} & x+1-x \\ & y+1 \rightarrow y \end{aligned}$ <br> JUMP TO NEW LOC <br> (See Fig. 2 ) JUMP SUB $M-A$ | A9 | 2 |  | $\left\|\begin{array}{l} 4 C \\ 20 \\ A D \end{array}\right\|$ | 6 | 3 3 3 | A5 |  | 2 |  |  | E8 | 2 | $\begin{aligned} & 1 \\ & 1 \\ & A_{1} \end{aligned}$ | $16$ | 2 | B1, 5 | 5 | 285 | ${ }_{4}$ | 2 | BD |  | 389 |  |  |  | 6c | 5 | 3 |  |  |  | 1 <br> 1 <br> - <br> 1 | - | $\begin{array}{ll}- & - \\ - & - \\ - & - \\ - & - \\ - & -\end{array}$ |




Features

- 65K Addressable Bytes of Memory
- IRQ Interrupt - $\overline{\text { NMI Interrupt }}$
- On-the-chip Clock
$\sqrt{ }$ TTL Level Single Phase Input
$\checkmark$ Crystal Time Base Input
- SYNC Signal (can be used for single instruction execution)
- RDY Signal (can be used for single cycle execution)
- Two Phase Output Clock for Timing of Support Chips

SY6503-28 Pin Package

| RES 1 | 28 | $\square^{ه_{2} \text { (OUT) }}$ | Features |
| :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{ss}} \mathrm{C}_{2}$ | 27 | $]_{0}(1)$ |  |
| $\overline{\text { ROC }}$ | 26 | 万R/w |  |
| तला- 4 | 25 | ]obo |  |
| $\mathrm{vcc}^{\text {[ }} 5$ | 24 | Do81 | - 4 K Addressable Bytes of Memory (AB00-AB11) |
| ${ }^{\text {abo }}{ }^{6}$ | 23 | DDB2 | - On-the-chip Clock |
| AB1-7 | 22 | 口083 | - On-the-chip Clock |
| ${ }^{\text {AB2 }}{ }^{\text {- }}$ | 21 | -DB4 | - $\overline{\mathrm{IRO}}$ Interrupt |
| AB3 $\square^{9}$ | 20 | DDB5 |  |
| ${ }^{\text {A } 4} 4{ }^{10}$ | 19 | Do86 | - $\overline{\text { NMI }}$ Interrupt |
| ${ }^{\text {AB5 }}{ }^{11}$ | 18 | D087 |  |
| ${ }^{\text {AB6 }} 12$ | 17 | pabi1 | - 8 Bit Bi-Directional Data Bus |
| ${ }^{\text {AB7 }} 13$ | 16 | $\square \mathrm{AB10}$ |  |
| ${ }^{\text {AB8 }} 14$ | 15 | PAB9 |  |

SY6504 \& SY6507-28 Pin Package


SY6505-28 Pin Package

| RES 51 | ${ }^{28} \square^{\sigma_{2} \text { (OUT) }}$ | Features |
| :---: | :---: | :---: |
| $\mathrm{v}_{5 s} \mathrm{C}^{2}$ | 27 [80 (IN) |  |
| Roy ${ }^{3}$ | ${ }_{26}{ }^{\text {b/w }}$ |  |
| हRO ${ }^{4}$ | 25 рово | - 4K Addressable Bytes of Memory (AB00-AB11) |
| $\mathrm{vcc} \mathrm{C}_{5}$ | ${ }_{24}{ }^{\text {Pob1 }}$ |  |
| ${ }_{\text {ABO }} \mathrm{C}^{6}$ | ${ }_{23}$ Дов2 | - On-the-chip Clock |
| ${ }^{\text {a } 1207}$ | ${ }^{22}$ Шов3 |  |
| ${ }^{\text {A } 2} \mathrm{C}^{8}$ | ${ }_{21} \mathrm{~J}^{\text {d84 }}$ | - IRO Interrupt |
| ${ }_{\text {AB4 }}^{\text {AB }}$ [ ${ }^{\text {a }}$ | ${ }^{20}{ }^{20}{ }^{\text {¢ }}$-885 | - RDY Signal |
| ${ }_{\text {AB5 }}{ }^{\text {a }}$ | ${ }_{18}{ }^{19} 9$ ¢887 |  |
| ${ }_{\text {AB6 }}{ }^{12}$ | ${ }_{17}$ a $^{\text {AB11 }}$ | - 8 Bit Bi-Directional Data Bus |
| ${ }^{\text {AB7 }}{ }^{13}$ | ${ }_{16}$ abio $^{\text {a }}$ |  |
| ${ }_{\text {AB8 }}{ }^{14}$ | ${ }_{15}{ }^{\text {ab9 }}$ |  |

SY6506-28 Pin Package

| $\overline{\text { RES }}$ - ${ }_{1}$ | 28 | $\square^{\mathrm{a}_{2} \text { (OUT) }}$ |  | Features |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{ss}} \mathrm{C}_{2}$ | 27 | $\square^{(1)}$ |  |  |
| $g_{1}$ (out) ${ }^{3}$ | ${ }^{26}$ | $\mathrm{J}^{\mathrm{R} / \mathrm{w}}$ | - 4K Addressable | tes of Mer |
| तबवप ${ }^{4}$ | 25 | ¢вво | - K Addressable |  |
| $\mathrm{vcc}^{\text {cc }}$ | ${ }^{24}$ | ${ }^{\text {DB1 }}$ | - On-the-chip Clo |  |
| ${ }^{\text {abo }} \mathrm{H}^{6}$ | ${ }^{23}$ | $\mathrm{P}^{\text {ob2 }}$ |  |  |
| ${ }^{\text {ab1 }}$ - ${ }^{\text {P }}$ | ${ }_{22}$ | Јов | - $\overline{\mathrm{IRO}}$ Interrupt |  |
| $\left.{ }^{\text {A } 23}\right]^{8}$ | ${ }^{21}$ | $\mathrm{Jbab}^{\text {de }}$ |  |  |
|  | 20 19 | $\mathrm{J}_{\text {d85 }}$ | - Two phases off |  |
| ${ }_{\text {AB5 }}{ }^{11}$ | 18 | -887 | - 8 Bit Bi-Directio | Data Bus |
| ${ }^{\text {AB6 }}$ | 17 | abi11 |  |  |
| ${ }^{\text {A87 }}{ }^{13}$ | 16 | ¢ab10 |  |  |
| ${ }_{\text {AB8 }} \mathrm{L}_{14}$ | 15 | $\square^{\text {Aв9 }}$ |  |  |

SY6512 - 40 Pin Package


## SY6513-28 Pin Package

| $\mathrm{vss}^{\text {Ci }}$ | 28 | $\square \overline{\mathrm{RES}}$ |
| :---: | :---: | :---: |
| $\mathrm{O}_{1} \mathrm{C}_{2}$ | 27 | $\square \square^{\circ}$ |
| $\overline{\mathrm{RO}} \mathrm{C}$ | 26 | ]R/W |
| तला ${ }^{4}$ | 25 | ]ово |
| $\mathrm{V}_{\mathrm{cc}} \square_{5}$ | 24 | D DB1 |
| ABO | 23 | DB2 |
| $A B 1-$ | 22 | $\square \mathrm{DB3}$ |
| $\mathrm{AB}^{2}$ | 21 | ]DB4 |
| $A B 3-9$ | 20 | ]DB5 |
| $A B 4-10$ | 19 | ]D86 |
| AB5 11 | 18 | ]DB7 |
| AB6 12 | 17 | $\square \mathrm{AB} 11$ |
| $\mathrm{AB7}^{13}$ | 16 | $\square \mathrm{AB10}$ |
| AB8 14 | 15 | - 4 B9 |

## Features

- 4K Addressable Bytes of Memory (AB00-AB11)
- Two phase clock input
- $\overline{\mathrm{RO}}$ Interrupt
- $\overline{\text { NMI Interrupt }}$
- 8 Bit Bi-Directional Data Bus

SY6514-28 Pin Package

| $\mathrm{v}_{\mathrm{ss}} 5$ |  | $\square \overline{\text { RES }}$ |
| :---: | :---: | :---: |
| $8{ }_{8} \mathrm{C}^{2}$ | 27 | $\mathrm{P}^{\text {a }}$ |
| - $\overline{\mathrm{Ba}} \mathrm{Cl}^{3}$ | 26 | Jrw |
| $\mathrm{vcc} \mathrm{O}^{4}$ | 25 | јвво |
| Аво-5 | 24 | p |
| AB1- ${ }^{6}$ | 23 | Job2 |
| $2{ }^{-7}$ | 22 | $\square^{083}$ |
| ${ }^{-8}$ | 21 | -84 |
| ${ }^{884} \mathrm{C}^{\text {a }}$ | 20 | D88 |
| $\mathrm{AB5}^{10}$ | 19 | D86 |
| $\mathrm{AB6}^{11}$ | 18 | -87 |
| ${ }^{\text {A87 }}{ }^{12}$ | 17 | Равı |
| ${ }_{\text {AB8 }} \mathrm{C}^{13}$ | 16 | Јab1 |
| AB9 ${ }^{14}$ |  |  |

Features

- 8K Addressable Bytes of Memory (AB00-AB12)
- Two phase clock input
- $\overline{\mathrm{RO}}$ Interrupt
- 8 Bit Bi-Directional Data Bus



## Features

- 4K Addressable Bytes of Memory (AB00-AB11)
- Two phase clock input
- RRQ Interrupt
- 8 Bit Bi-Directional Data Bus


## CLOCK GENERATION CIRCUITS



| CRYSTAL <br> FREQUENCY | OUTPUT FREQUENCY |  |
| :---: | :---: | :---: |
|  | $\div 2$ | $\div 4$ |
| 3.579545 MHz | 1.7897 MHz | 0.894886 MHz |
| 4.194304 MHz | 2.097152 MHz | 1.048576 MHz |


$R_{f}=330 \mathrm{Kohms}$
$C_{4}=10 \mathrm{pF}$
XTAL - CTS KNIGHT MP SERIES
OR EQUIVALENT

- Single +5 volt ( $\pm 5 \%$ ) power supply.
- Separate +5 volt power pin for RAM, providing very low standby power.
- 2048 bytes of ROM.
- 64 bytes of RAM.
- 32 bi-directional I/O lines.
- 16-bit programmable interval timer/event counter.
- Five Interrupts
- Software-compatible to SY6502.
- Pipeline architecture for high-performance.
- Thirteen address modes with true indexing capability.
- Variable length stack.
- Two index registers
- 40-pin dual in-line package.
- 64-pin emulator device available for system and program development.

The SY6500/1 is a completely self-contained microcomputer system fabricated on a single chip. Included in the SY6500/1 are 2048 bytes of mask-programmable ROM, 64 bytes of RAM, 32 I/O lines, a 16-bit timer/ counter, and an on-chip clock oscillator. The internal processor architecture is identical to the SY6502 to provide software compatibility and to assure high-performance operation.

## PRODUCT SUPPORT

To allow prototype circuit development Synertek offers a 64 pin Emulator device. This device provides all 6500/1 interface lines plus routing the address bus, data bus, and all control lines off-chip to external memory.


Extensive hardware and software development support is available with our versatile System 65, and our personality module allows complete in-circuit useremulation of the 6500/1 microcomputer.

Support products available:

- System 65 Microcomputer Development System: SYS65-101
- 1 MHz personality board: M65-081
- 2 MHz personality board: M65-082
- 1 MHz Emulator Device: SYC6500/1E
- 2 MHz Emulator Device: SYC6500/1EA

PIN CONFIGURATION

| $V_{C C}($ RAM ) 1 | 1 40 | $\square \overline{N M I}$ |
| :---: | :---: | :---: |
| $\mathrm{PD}_{7} \mathrm{C}_{2}$ | 239 | $\square \overline{R E S}$ |
| $\mathrm{PD}_{6} \mathrm{C}^{3}$ | $3 \quad 38$ | $\square P A_{0}$ |
| $\mathrm{PD}_{5}$ | 437 | $\square P A_{1}$ |
| $\mathrm{PD}_{4}$ | $5 \quad 36$ | $\square P A_{2}$ |
| $\mathrm{PD}_{3}$ - | 635 | $\square \mathrm{PA}_{3}$ |
| $\mathrm{PD}_{2}$ | $7 \quad 34$ | $\square \mathrm{PA}_{4}$ |
| $\mathrm{PD}_{1}$ [ | $8_{\text {SY6500/1 }} 33$ | $\square \mathrm{PA}_{5}$ |
| $\mathrm{PD}_{0}$ - | $9^{31} 32$ | $\square P A_{6}$ |
| XTIC | 1031 | $\square \mathrm{PA}_{7}$ |
| $\times$ Хо | 1130 | $\square \mathrm{V}_{\mathrm{cc}}$ |
| GND | $12 \quad 29$ | $\square \mathrm{PB}_{0}$ |
| $\mathrm{PC}_{7}$ | $13 \quad 28$ | $\mathrm{PB}_{1}$ |
| $\mathrm{PC}_{6} \mathrm{C}^{4}$ | 1427 | $\square \mathrm{PB}_{2}$ |
| $\mathrm{PC}_{5}$ | $15 \quad 26$ | $\square \mathrm{PB}_{3}$ |
| $\mathrm{PC}_{4} \mathrm{C}$ | $16 \quad 25$ | $\square \mathrm{PB}_{4}$ |
| $\mathrm{PC}_{3}$ | $17 \quad 24$ | $\square^{1} \mathrm{~PB}_{5}$ |
| $\mathrm{PC}_{2}$ | $18 \quad 23$ | $\mathrm{PBB}_{6}$ |
| $\mathrm{PC}_{1}$ | 1922 | $\mathrm{PB}_{7}$ |
| $\mathrm{PC}_{0}-$ | $20 \quad 21$ | $\square$ CNTR |

## ORDERING INFORMATION

| Order <br> Number | Package | Frequency | Temp. <br> Range |
| :--- | :--- | :---: | :---: |
| SYP6500/1 | Plastic | 1 MHz | $0^{\circ}-70^{\circ} \mathrm{C}$ |
| SYP6500/1A | Plastic | 2 MHz | $0^{\circ}-70^{\circ} \mathrm{C}$ |
| SYC6500/1 | Ceramic | 1 MHz | $0^{\circ}-70^{\circ} \mathrm{C}$ |
| SYC6500/1A | Ceramic | 2 MHz | $0^{\circ}-70^{\circ} \mathrm{C}$ |

MAXIMUM RATINGS

| Rating | Symbol | Allowable <br> Range | Unit |
| :--- | :--- | :--- | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |
| Input/Output <br> Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 to +7.0 | V |
| Operating Temp. | $\mathrm{T}_{\mathrm{OP}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temp. | $\mathrm{T}_{\mathrm{STG}}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

All inputs contain protection circuitry to prevent damage due to static discharge. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STATIC D.C. ELECTRICAL CHARACTERISTICS $\left(V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=0-70^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Characteristic | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input High Voltage | 2.0 | - | V cc | V |
| $V_{1 L}$ | Input Low Voltage | -0.3 | - | 0.8 | V |
| $V_{\text {IH }}$ | Input High Voltage (XTL1) | 2.4 | - | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $V_{\text {ILXT }}$ | Input Low Voltage (XTL1) | -0.3 | - | 0.4 | V |
| $\mathrm{I}_{\text {IN }}$ | Input Leakage ( $\overline{\mathrm{RES}}, \overline{\mathrm{NMI}}$ ) | - | - | 2.5 | $\mu \mathrm{A}$ |
| ITSI | Three-State Input Leakage $\left(\mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \mathrm{PC}_{0}-\mathrm{PC}_{7}\right.$, $\left.\mathrm{PD}_{0}-\mathrm{PD}_{7}, \mathrm{CNTR}\right), \mathrm{V}_{\mathrm{IN}}=0.4$ to 2.4 V | - | - | 10.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage, ILOAD $=100 \mu \mathrm{~A}$ | 2.4 | - | - | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage, ILOAD $=1.6 \mathrm{~mA}$ | - | - | 0.4 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | - | 500 | - | mW |
| $\mathrm{I}_{\mathrm{RR}}$ | Standby Current (RAM only) | - | 10 | - | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance ( $\overline{\mathrm{RES}}, \overline{\text { NMI }}$ ) | - | - | 10.0 | pF |
| $\mathrm{C}_{\text {TSI }}$ | Three-State Input Capacitance ( $\mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \mathrm{PC}_{0}-\mathrm{PC}_{7}$, $\mathrm{PD}_{0}-\mathrm{PD}_{7}$, CNTR) | - | - | 10.0 | pF |
| $\mathrm{C}_{\text {INX }}$ | Input Capacitance (XTL1) | - | - | 50.0 | pF |
| COUT | Output Capacitance: $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ | - | - | 10.0 | pF |

## ARCHITECTURE

## Index Registers

There are two 8-bit index registers X and Y . They may be used to count program steps or to provide an index value, which is added to a base address to generate an effective address.

When executing an instruction which specifies indexed addressing, the CPU fetches the op code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Indexing simplifies many types of programs, especially when data tables are referenced.

## Stack Pointer

The Stack Pointer is an 8-bit register used to control the addressing of the Stack Memory. It is automatically decremented and incremented by the CPU whenever the Stack is accessed.
The Stack is used automatically by the CPU for interrupt processing and subroutine calling and may also be used by the programmer for other storage functions.

## Arithmetic and Logic Unit (ALU)

All arithmetic and logical operations are done in the ALU. The ALU has no internal memory and is used only to perform momentary numerical operations.

## Accumulator

The Accumulator is an 8 -bit register which is used to hold the results of most arithmetic and logical operations.

## Program Counter

The 16-bit Program Counter provides the addresses which step the processor through sequential instructions in a program. Each time the processor fetches an instruction from program memory, the lower byte of the Program Counter (PCL) is placed on the low-order bits of the Address Bus and the higher byte of the Program Counter ( PCH ) is placed on the high-order 8 bits. The Counter is incremented each time an instruction or data is fetched from program memory.

## Instruction Register and Instruction Decode

Instructions are fetched from ROM or RAM and gated onto the internal data bus. These instructions are latched into the instruction register then decoded along with timing and interrupt signals to generate control signals for the various registers.

## Timing Control

The Timing Control Unit keeps track of the specific in struction cycle being executed. This unit is set to $T_{0}$ each time an instruction fetch is executed and is advanced at the beginning of each Phase One clock pulse for as many cycles as are required to complete the instruction. Each data transfer which takes place between the registers is caused by decoding the contents of both the instruction register and timing control unit.

## Interrupt Logic

The interrupt logic controls the processor interface to the interrupt inputs to assure proper timing, enabling and sequencing of the interrupt signals which the processor recognizes and services.

## Clock Oscillator

The Clock Oscillator provides all the timing signals used by the CPU. A 2 MHz crystal must be used with the 1 MHz SY6500/1 and a 4 MHz crystal for the 2 MHz SY6500/1A.

## 2K x 8 ROM

The 2048 byte Read Only Memory (ROM) usually contains the program instructions and other fixed constants. These program instructions and constants are permanently stored in the ROM by metal mask programming during fabrication of the SY6500/1.

## $64 \times 8$ RAM

The 64-byte Random Access Memory (RAM) contains the user program stack and is used for scratchpad memory during system operation. This RAM is completely static in operation and requires no clock or dynamic re-
fresh. A standby power pin allows RAM memory to be maintained at a reduced operating power. In the event that power is lost and execution stops, this standby power retains RAM data until execution resumes.

## Status/Control Register

The 8-bit status/control register controls and reports the status of eight signals - five control signals and three status signals.

## Counter/Latch

The counter/latch consists of a 16 -bit counter and a 16 -bit latch register. The counter contains either a count of $\phi 2$ clock periods or a selected external event, depending on the counter mode selected in the status control register. The latch contains the counter initialization value.

## Input/Output (I/O) Ports

The SY6500/1 provides four 8-bit I/O ports - PA, PB, PC, PD. The 32 I/O lines of the I/O ports are completely bidirectional; all signals may be used for either input or output. (See page 7 "Hardware Details" for further details and mask options).

## INSTRUCTION SET

The SY6500/1 can execute a wide range of instructions. The instructions can be divided into the following groups:

- Transfer and Load
- Arithmetic and Logic
- Rotate and Shift
- Stack Manipulation
- Bit Manipulation (set, reset, test)
- Jumps, Calls and Returns

The following tables summarize the various instructions and their functions, by group:

TRANSFER AND LOAD GROUP

| Operation | Mnemonic | Function |
| :--- | :---: | :---: |
| Load Accumulator with Memory | LDA | $M \rightarrow A$ |
| Load Index X with Memory | LDX | $M \rightarrow X$ |
| Load Index Y with Memory | LDY | $M \rightarrow Y$ |
| Store Accumulator in Memory | STA | $\mathrm{A} \rightarrow \mathrm{M}$ |
| Store Index X in Memory | STX | $\mathrm{Y} \rightarrow \mathrm{M}$ |
| Store Index Y in Memory | STY | $\mathrm{A} \rightarrow \mathrm{X}$ |
| Transfer Accumulator to Index $X$ | TAX | $\mathrm{A} \rightarrow \mathrm{Y}$ |
| Transfer Accumulator to Index $Y$ | TAY | $\mathrm{S} \rightarrow \mathrm{X}$ |
| Transfer Stack Pointer to Index $X$ | TSX | $\mathrm{Y} \rightarrow \mathrm{A}$ |
| Transfer Index X to Accumulator | TXA | $\mathrm{X} \rightarrow \mathrm{S}$ |
| Transfer Index Y to Accumulator | TYA | TXS |
| Transfer Index $X$ to Stack Register |  |  |

## ARITHMETIC AND LOGIC GROUP

| Operation | Mnemonic | Function |
| :--- | :---: | :---: |
| Add Memory to Accumulator with Carry | ADC | $\mathrm{A}+\mathrm{M}+\mathrm{C} \rightarrow \mathrm{A}$ |
| AND Memory with Accumulator | AND | $\mathrm{A} \wedge \mathrm{M} \rightarrow \mathrm{A}$ |
| Compare Memory and Accumulator | CMP | $\mathrm{A}-\mathrm{M}$ |
| Compare Memory and Index $X$ | CMX | $\mathrm{X}-\mathrm{M}$ |
| Compare Memory and Index $Y$ | CMY | $\mathrm{Y}-\mathrm{M}$ |
| Decrement Memory by One | DEC | $\mathrm{M}-1 \rightarrow \mathrm{M}$ |
| Decrement Index X by One | DEX | $\mathrm{X}-1 \rightarrow \mathrm{X}$ |
| Decrement Index $Y$ by One | DEY | $\mathrm{Y}-1 \rightarrow \mathrm{Y}$ |
| Exclusive-Or Memory with Accumulator | EOR | $\mathrm{M}+\mathrm{M} \rightarrow \mathrm{A}$ |
| Increment Memory by One | INC | $\mathrm{X}+1 \rightarrow \mathrm{X}$ |
| Increment Index $X$ by One | INX | $\mathrm{Y}+1 \rightarrow \mathrm{Y}$ |

## ROTATE AND SHIFT GROUP

| Operation | Mnemonic | Function |  |
| :---: | :---: | :---: | :---: |
| Shift Left One Bit (Memory or Accumulator) | ASL | $C-7$ | $0-0$ |
| Shift Right One Bit (Memory or Accumulator) | LSR | $0 \rightarrow 7$ | $0 \rightarrow \mathrm{C}$ |
| Rotate One Bit Left (Memory or Accumulator) | ROL | $-\sqrt{7}$ | 01-C4 |
| Rotate One Bit Right (Memory or Accumulator) | ROR | $\square C-7$ | $0 \rightarrow$ |

## STACK MANIPULATION GROUP

| Operation | Mnemonic | Function |
| :--- | :---: | :---: |
| Push Accumulator on Stack | PHA | $\mathrm{A} \rightarrow \mathrm{Ms}, \mathrm{S}-1 \rightarrow \mathrm{~S}$ |
| Push Processor Status on Stack | PHP | $\mathrm{P} \rightarrow \mathrm{Ms}, \mathrm{S}-1 \rightarrow \mathrm{~S}$ |
| Pull Accumulator from Stack | PLA | $\mathrm{S}+1 \rightarrow \mathrm{~S}, \mathrm{Ms} \rightarrow \mathrm{A}$ |
| Pull Processor Status from Stack | PLP | $\mathrm{S}+1 \rightarrow \mathrm{~S}, \mathrm{Ms} \rightarrow \mathrm{P}$ |

## BIT MANIPULATION GROUP

| Operation | Mnemonic |
| :--- | :---: |
| Branch on Carry Clear | BCC |
| Brancy on Carry Set | BCS |
| Branch on Result Zero | BEO |
| Test Bits in Memory with Accumulator | BIT |
| Branch on Result Minus | BMI |
| Branch on Result not Zero | BNE |
| Branch on Result Plus | BPL |
| Branch on Overflow Clear | BVC |
| Branch on Overflow Set | BVS |
| Clear Carry Flag | CLC |
| Clear Decimal Mode | CLD |
| Clear Interrupt Disable Bit | CLI |
| Clear Overflow Flag | CLV |
| Set Carry Flag | SEC |
| Set Decimal Mode | SED |
| Set Interrupt Disable Status | SEI |

JUMPS, CALLS, RETURNS GROUP

| Operation | Mnemonic | Function |
| :--- | :---: | :---: |
| Force Break | BRK |  |
| Jump to New Location | JMP |  |
| Jump to New Location Saving Return Address | JSR | Jump to subroutine |
| Return from Interrupt | Rテ̈I |  |
| Return from Subroutine | RTS |  |

## ADDRESSING MODES

## Accumulator Addressing

This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

## Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

## Absolute Addressing

In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65 K bytes of addressable memory.

## Zero Page Addressing

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

## Indexed Zero Page Addressing (X, Y Indexing)

This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, $X$ " or "Zero Page, $Y$ ". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

## Indexed Absolute Addressing (X, Y Indexing)

This form of addressing is used in conjunction with $X$ and $Y$ index register and is referred to as "Absolute, $X$ ", and "Absolute, $Y$ ". The effective address is formed by adding the contents of $X$ or $Y$ to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

## Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

## Relative Addressing

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

## Indexed Indirect Addressing

In indexed indirect addressing (referred to as (Indirect, $X)$ ), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

## Indirect Indexed Addressing

In indirect indexed addressing [referred to as ((Indirect), $\mathrm{Y})$ ], the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

## Absolute Indirect

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

## PROGRAMMING MODEL




## INSTRUCTION SET - OP CODES, Execution Time, Memory Requirements

| mstauctions |  | mmidiate |  |  | ansotute |  |  | 2iROPACt |  |  | accum |  |  | maplied |  | (ino. x) |  |  | IIMal. r |  |  | 2, PaGE: |  | ass. $\times$ |  |  | Ans. Y |  | nelative |  | moinict |  |  | ipage ${ }^{\text {a }}$ |  | comotion coors |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| unimonic | ofenation | OP | N | \# | OP | $N$ | $\pm$ | OP | N | * | OP | N | $\pm 0$ | OP | N | 4 OP | N | \# | OP | N | \# | OP | N | OP | N | $\pi$ | OP | N | OP | N | OP | $v$ | : O | N | * | N | z c i D v |
| ADC <br> AND <br> ASL <br> BCC <br> BCS |  |  |  |  | $\begin{aligned} & 60 \\ & 20 \\ & 0 E \end{aligned}$ | $\left.\begin{aligned} & 4 \\ & 4 \\ & 6 \end{aligned} \right\rvert\,$ | $\begin{aligned} & 3 \\ & 3 \\ & 3 \end{aligned}$ | $\begin{aligned} & 65 \\ & 25 \\ & 06 \end{aligned}$ | $\left\{\left.\begin{array}{l} 3 \\ 3 \\ 5 \end{array} \right\rvert\,\right.$ | 2 2 2 | OA | 2 | 1 |  |  |  | 6 6 |  | 71 31 |  | 2 | $\begin{aligned} & 75 \\ & 35 \\ & 16 \end{aligned}$ | $\left(\left.\begin{array}{l} 4 \\ 4 \\ 6 \end{array} \right\rvert\,\right.$ | $\begin{array}{\|l\|l\|} \hline 2 & 70 \\ 2 & 30 \\ 2 & 1 E \\ \hline \end{array}$ | 4 | 3 | 79 39 | 4 3 <br> 4 3 | 90 <br> BO | 2 2 <br> 2 2 |  |  |  |  |  |  | 1 1 - - 1 <br> 1 - - - - <br> 1 1 - - - <br> - - - - - <br> -1 - - - - |
| BEO <br> BIT <br> BMI <br> BNE <br> $B P L$ | BRANCH ON Z=1 <br> A $\wedge$ M <br> BRANCH ON N=1 <br> BRANCH ON $2=0$ (2) <br> BRANCH ON $N=0$ (2) |  |  |  | 2 C | 4 | 3 | 24 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \mathrm{Fg} \\ & 30 \\ & \mathrm{D} 0 \\ & 10 \\ & \hline \end{aligned}$ | 2 2 <br> 2 2 <br> 2 2 <br> 2 2 |  |  |  |  |  | - | $\begin{array}{ccccc} \hline- & - & - & - & - \\ 1 & - & - & - & M_{0} \\ - & - & - & - & - \\ - & - & - & - & - \\ - & - & - & - & - \\ \hline \end{array}$ |
| $\begin{aligned} & \text { BRK } \\ & B \vee C \\ & 8 \vee S \\ & C L C \\ & C L D \\ & \hline \end{aligned}$ | (See Fig. 1) <br> BRANCH ON $V=\varnothing$ <br> (2) <br> BRANCH ON V=1 $0-c$ $0 \rightarrow 0$ |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} 60 \\ 18 \\ 08 \\ \hline \end{gathered}$ | $\begin{array}{\|l\|l} \hline 7 & 1 \\ 2 & 1 \\ 2 & 1 \\ \hline \end{array}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | 50 | 2 2 <br> 2 2 |  |  |  |  |  |  | $\begin{array}{lllll} - & - & - & - & - \\ - & - & - & - & - \\ - & - & - & - & - \\ - & 0 & - & - & - \\ - & - & - & 0 & - \\ \hline \end{array}$ |
| $\begin{align*} & \hline C L I \\ & C L V \\ & C M P  \tag{1}\\ & C P X \\ & C P Y \\ & \hline \end{align*}$ | $\begin{aligned} & 0 \rightarrow 1 \\ & 0 \rightarrow V \\ & A-M \\ & X-M \\ & Y-M \end{aligned}$ | $\begin{array}{\|c\|} \mathrm{C} 9 \\ \mathrm{ED} \\ \mathrm{Co} \\ \hline \end{array}$ | 2 <br> 2 <br> 2 | $\left\|\begin{array}{l} 2 \\ 2 \\ 2 \end{array}\right\|$ | $\begin{array}{\|c\|} C D \\ E C \\ C C \end{array}$ | 4 <br> 4 <br> 4 <br> 4 <br>  | $\begin{aligned} & 3 \\ & 3 \\ & 3 \end{aligned}$ | $\begin{aligned} & \text { C5 } \\ & \text { E4 } \\ & \text { C4 } \end{aligned}$ | 3 3 3 | 2 2 2 |  |  |  | $\begin{aligned} & 58 \\ & 88 \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ | 1 1 C1 | 6 | 2 | 01 | 5 | 2 | 05 | 4 | 200 | 4 | 3 | 09 | 43 |  |  |  |  |  |  |  | 1 | -1 - - -  <br> -1 - - -  <br> 1 1 - - - <br> 1 1 - - - <br> 1 1 - - - |
| DEC <br> DEX <br> DEY <br> EOR <br> INC | $\begin{align*} & M-1 \rightarrow M \\ & X-1 \rightarrow X \\ & Y-1 \rightarrow Y \\ & A \forall M \rightarrow A  \tag{1}\\ & M+1 \rightarrow M \end{align*}$ | 49 | 2 | 2 | $\begin{aligned} & \mathrm{CE} \\ & 4 \mathrm{CE} \\ & \mathrm{EE} \\ & \hline \end{aligned}$ | ${ }^{6}$ | $\begin{aligned} & 3 \\ & 3 \\ & 3 \end{aligned}$ | $\begin{aligned} & C 6 \\ & 45 \\ & E 6 \\ & \hline \end{aligned}$ | 5 <br> 3 <br> 5 | 2 |  |  |  | $\left\|\begin{array}{l} C A \\ 88 \end{array}\right\|$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $1{ }^{1} 1$ | 6 | 2 | 51 | 5 | 2 | $\begin{array}{\|c\|} \hline \mathrm{D6} \\ 55 \\ \hline \\ \hline \end{array}$ | $6$ | $\begin{array}{\|l\|l\|} \hline 2 & \mathrm{DE} \\ 2 & \\ 200 \\ 2 & \mathrm{FE} \\ \hline \end{array}$ | 7 | 3 3 3 | 59 | 43 |  |  |  |  |  |  |  | 1 1 1 1 | 1 - - - - <br> 1 - - - - <br> 1 - - - - <br> 1 - - - - <br> 1 - - - - |
| $\begin{aligned} & \text { INX } \\ & \text { INY } \\ & \text { JMP } \\ & \text { JSR } \\ & \text { LDA } \end{aligned}$ | $\begin{aligned} & X+1 \rightarrow X \\ & Y+1 \rightarrow Y \end{aligned}$ <br> JUMP TO NEW LOC <br> (See Fig. 2) JUMP SUB $M \rightarrow A$ |  | 2 |  | 4C | 3 $\begin{aligned} & 3 \\ & 6 \\ & 4\end{aligned}$ | 3 <br> 3 <br> 3 | ${ }_{45} 3$ |  |  |  |  |  |  |  | $\begin{array}{l\|l} \hline 1 \\ 1 \\ & \\ & \\ \hline \end{array}$ | 6 | 2 | B1 | 5 | 2 | 85 | 4 | 2 BD | 4 | 3 | B9 ${ }^{1}$ | 43 |  |  | 6C | 5 | 3 |  |  | 1 |  - - - - <br> 1 - - - - <br> - - - - - <br> - - - - - <br> 1 - - - - |



EXPLANATION OF SYMBOLS

| Legend | Meaning |
| :---: | :--- |
| $A$ | Accumulator |
| $X, Y$ | Index Registers |
| $M$ | Memory |
| $P$ | Processor Status Register |
| $S$ | Stack Pointer |
| + | Add |
| $\wedge$ | Logical AND |
| - | Subtract |
| $\forall$ | Logical Exclusive OR |
| $\rightarrow, \leftarrow$ | Transfer to |

## HARDWARE DETAILS

## Memory Address Map

Figure 1 indicates the internal memory address assignments for the SY6500/1.

Peripheral I/O Ports (PA, PB, PC, PD)
These four 8 -bit ports can be used for either input or output functions. There are no direction registers associated with any of these ports so care must be used to always leave the pins which are to be used as inputs in the off (high) state. Each port consists of an active transistor to $V_{S S}$ and a "passive" pull-up transistor to +5 .

NOTE: These pull-up devices may be deleted as a mask option in 8-bit groups for dedicated input functions or cases in which the pull-up is to be located external to the SY6500/1.

Each output pin on the four ports is capable of sinking 1 TTL load ( 1.6 ma . at $V_{0}=0.4$ volts max). When an output is "off", it is pulled high (to +5 volts) by a "load resistor" (pull-up transistor) of approximately 6-8K ohms.
All four ports are located in the processor's "zero-page" memory area and thus may be serviced very quickly with simple two-byte instructions.
The two lower bits of the PA port (PA1 and PAO) also serve as edge sensing inputs for generating IRO interrupt.

## Edge Detect Capability (PAO, PA1)

The two LSB's of the PA port, PA1 and PA0, function as edge detecting inputs in addition to their normal input /output functions. The minimum pulse width that can be detected at these inputs is twice the period of the $\phi 2$ clock. For example, with $\phi 2=1 \mathrm{MHz}$, the input pulse should be 2 microseconds or longer.
PAO will detect an asynchronous rising edge and set bit 6 in the I/O status register. This bit can be cleared by attempting to write any data to the CLEAR INTO Address (89 hex).

PA1 will detect an asynchronous falling edge and set bit 5 in the I/O status register. This bit can be cleared by attempting to write any data to the CLEAR INT1 Address (8A hex).

## Non-Maskable Interrupt ( $\overline{\mathrm{NMI}}$ )

This input is identical to the similarly named pin in the SY6502. It provides fast falling edge sensitive interrupt service for high priority events such as power fail. NMI vector location is FFA and FFB.


Figure 1. Memory Map


Figure 2. I/O Status Register

## I/O STATUS REGISTER

The I/O STATUS REGISTER is the zero page memory byte located at address 8F (hex). This register consists of timer underflow status (bit 7), edge detect input status (bits 6 and 5), interrupt enables (bits 4, 3 and 2), and timer mode controls (bits 1 and 0 ).
The timer underflow bit will be set each time the counter underflows in any of the four possible modes. This bit is cleared to a logic ' 0 ' at reset (power on). However, since the counter and latch are not initialized by $\overline{\mathrm{RES}}$, this bit could be at a logic '1' state very quickly after $\overline{R E S}$ goes to a logic ' 1 '.
Status register bits 5 and 6 reflect the history on the edge detecting inputs (PA1 and PA0). Bit 5 will be set any time a falling edge occurs on PA1 and bit 6 will be set by a rising edge on PAO. Note that this condition can also be a result of these parts being used as outputs, since the edge detecting circuitry is sensitive to any activity on this pin regardless of the source.
The interrupt enable bits ( 4,3 , and 2 ) can be set to ' 1 ' to enable any of the three possible interrupt sources or cleared to ' 0 ' to mask the associated interrupt activity.
The two mode bits ( 1 and 0 ) control the timer counter operating modes; they are both initialized to ' 0 ' at power on. The counter timer modes are more fully explained in a later paragraph.

## IRQ Generation

An IRQ request can be initiated by any or all of three potential sources. These sources are all software maskable via the use of the appropriate interrupt enable bits in the I/O status register.

One of the interrupt sources is the counter/timer underflow indicator. Whenever the underflow status bit is set due to an underflow condition in the counter register
(transition from $0000 \rightarrow$ FFFF), an internal IRQ Request will be made if appropriate interrupt enable bit (bit 4) in the I/O status register has been set.
The other two interrupt sources are the edge detecting inputs (PA1 and PAO). If a rising (PA0) or falling (PA1) edge is detected at either of these inputs, and their associated interrupt enable bit has been set (bit 3 for PAO or bit 2 for PA1) an internal IRQ Request will be generated. In all three cases, the IRO Request is a result of logical 'OR' function of the logical 'AND' of each of the potential interrupting sources and their respective interrupt enable bits. Multiple simultaneous interrupts will cause the IRQ Request to remain active until all interrupting conditions have been serviced and cleared. IRQ vector location FFE and FFF.

## Counter-Timer

The counter-timer consists of a 16 -bit counter and a 16 bit latch. The two 8 -bit halves of the counter (UC, LC) are loaded only via a download from the dual 8-bit latch (UL, LL). The latches are two zero page "write-only" locations and the counter consists of two "read-only" zero page locations.

1. Free Run Modes (Modes 00 and 01)

There are two free-run timer modes. In both of these modes the counter decrements by 1 for each internal $\phi 2$ clock cycle. In mode 00 the counter timer I/O pin (CNTR) is in the high state continuously (output disabled). Power-on reset ( $\overline{\mathrm{RES}}$ low) forces the counter timer status bits into this mode.

Mode 01 will cause the CNTR I/O port to toggle on each counter underflow; it will also toggle each time a write to address 88 occurs ( $A \rightarrow U L$; UL, LL $\rightarrow$ UC, LC). This mode can be used to generate symmetric or asymmetric output waveforms. A one-shot mode can
also be synthesized by changing from mode 01 (output enabled) to mode 00 (output high) after only one occurrence of the output toggle condition.
2. External Event Count Mode (Mode 10)

Mode 10 causes the counter to decrement each time a rising edge is detected on the CNTR pin. The maximum rate at which these edges can be detected is one-half the internal $\phi 2$ clock rate.
3. Pulse Width Measurement Mode (Mode 11)

This mode (11) enables the measurement of negative pulses. The counter will count internal $\phi 2$ clocks as long as the CNTR pin is in the low state ( $<0.8 \mathrm{~V}$ ). If the CNTR pin is left unconnected, this mode may be used to stop the counter since the internal pull-up device will cause the input to be in the high ( $>2.0 \mathrm{~V}$ ) state.
In all of the counter/timer modes, the counter is automatically reloaded with the contents of the latch after each counter underflow from 0000, i.e., the counter will go from 0000 to UL, LL (not FFFF). The most significant bit (7) of the I/O status register will be set each time the counter/timer underflows. This bit can be cleared by either reading the lower eight bits of the counter/timer or by loading the upper eight bits of the latch with address 88 (hex). Accessing this address also causes the latch to download to the counter.

## Power-On Reset Considerations

The occurrence of $\overline{\operatorname{RES}}$ going from low to high will cause the SY6500/1 to set the interrupt mask bit in the processor status register and will initiate a reset vector fetch to begin program execution. All of the peripheral I/O ports (PA, PB, PC, PD) and CNTR I/O will be set to the off (high) state. The I/O status register will be cleared to $\mathbf{0 0}$ (hex), thus selecting timer mode 00, and resetting all interrupt enable bits. (Reset vector location is FFC and FFD).
NOTE: Neither the latch nor counter are initialized with RESET.

## SY6500/1E Emulator Version ( 64 Pin Device)

The SY6500/1E is provided to permit simplified software development and construction of prototype systems. All capabilities of the 40 -pin SY6500/1 are also retained in the SY6500/1E, except there is no maskprogrammable ROM in the latter. Instead, the internal Address Bus (A0-A11), Data Bus (DB0-DB7), and Control Bus ( $\phi 2, R / W$, RDY, SYNC) are provided so that external 2708/2716 EPROM or other PROM's for the 2 MHz version of the emulator, may be used for development.
A typical prototype system may require as few as two components - the SY6500/1E and 2716 or 2708. The electrical characteristics of the I/O lines are identical to the final 40 -pin device, ensuring a smooth transition from prototype to production. Software characteristics
are also identical, except for the fact that the program memory is external in the prototype system. All timing, addressing, and program commands are identical.

Since the Address Bus ( 12 lines) is available on the SY6500/1E, this permits using up to 3 K bytes of program storage ( 400 -FFF in hex) available for prototyping. Thus, a large program may be utilized for system checkout and a reduced version for the production system. This would permit a gradual reduction or compression of the program during the development phase.

The remaining addresses, $000-3 F F$, contain four pages of memory (each page being 256 bytes). It is possible to use part of this address space for additional program storage, as long as the page zero addresses used for 1/O and RAM are not utilized. Processor read operations from page zero addresses are internal to the SY6500/1E and do not use the Data Bus at all. This ensures proper I/O and RAM functioning, independent of the external configuration.

## SY6500/1E Pin-Outs

The pin assignments for the 64-pin emulator device are shown below:


SY6500/1

## SY6500/1E - EMULATOR TIMING CHARACTERISTICS

$\left(V_{C C}=5.0 \pm 5 \%, T_{A}=0-70^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | 1 MHz |  | 2 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{T}_{\mathrm{CYC}}$ | Cycle Time | 1.00 | 40 | 0.50 | 40 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {PWH }{ }^{\text {2 }}}$ | $\phi 2$ Pulse Width | 470 | - | 235 | - | ns |
| $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | $\phi 2$ Rise and Fall Times[1] | - | 25 | - | 25 | ns |
| $\mathrm{T}_{\text {RWS }}$ | R/W Setup Time | - | 300 | $\rightarrow$ | 150 | ns |
| $\mathrm{T}_{\text {RWH }}$ | R/W Hold Time | 30 | - | 30 | - | ns |
| $\mathrm{T}_{\text {ADS }}$ | Address Setup Time | - | 300 | - | 150 | ns |
| $\mathrm{T}_{\text {ADH }}$ | Address Hold Time | 30 | - | 30 | - | ns |
| $\mathrm{T}_{\text {ACC }}$ | Read Access Time | - | 575 | - | 300 | ns |
| $\mathrm{T}_{\mathrm{DSU}}$ | Read Data Setup Time | 100 | - | 50 | - | ns |
| THR | Read Data Hold Time | 10 | - | 10 | - | ns |
| $\mathrm{T}_{\text {MDS }}$ | Write Data Setup Time | - | 200 | - | 100 | ns |
| THW | Write Data Hold Time | 30 | - | 30 | - | ns |
| TSYS | Sync Setup Time | - | 350 | - | 175 | ns |
| $\mathrm{T}_{\text {SYH }}$ | Sync Hold Time | 30 | - | 30 | - | ns |
| $\mathrm{T}_{\text {RS }}$ | RDY Setup Time ${ }^{[2]}$ | 200 | - | 200 | - | ns |

NOTES: 1. Measured between $10 \%$ and $90 \%$ points on waveform 2. RDY must never switch states within $T_{R S}$ of end of $\phi 2$.

SY6500/1E - READ/WRITE TIMING


TIMING CHARACTERISTICS (PORTS AND COUNTER)


TIMING CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter |  | $1 \mathbf{M H z}$ |  | $\mathbf{2 M H z}$ |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Unit |
| $T_{\text {CYC }}$ | XTLI Input Clock Cycle Time | 0.500 | 5.0 | 0.250 | 5.0 | $\mu \mathrm{sec}$ |
| $T_{\text {PDW }}$ | Internal Write to Peripheral Data Valid | 1.0 | - | 0.5 | - | $\mu \mathrm{sec}$ |
| TPDSU | Peripheral Data Setup Time | 400 | - | 200 | - | nsec |
| $T_{\text {PW }}$ | Count and Edge Detect Pulse Width | 1.0 | - | 0.5 | - | $\mu \mathrm{sec}$ |

## SY6500/1 Mask ROM Input Format

The Synertek SY6500/1 one-chip microcomputer provides $2048 \times 8$ bits of mask programmable ROM. Synertek uses computer-aided techniques to generate and test the ROM bit patterns. The customer patterns can be provided on every media including: 80 -column punched cards, paper tape, 2708/2716 EPROMs, as well as a System 65 Floppy Diskette.

Acceptable Formats are:

- System 65 Assembler Output on mini-floppy diskette
- Synertek Data Card Format
- Intel Data Card Format
- Intel Hex
- AMI ASCII Hex Format
- EA Data Card Format
- MOS Technology Hex Interface File Format
- Intel BPNF
- ASCII BPNF
- Binary Format

Details on these formats can be found in Synertek Technical Note SY6500/1 ROM Programming Input Formats. Copies of this Technical Note are available from Synertek on request.

## PACKAGING DIAGRAM




NOTE: Pin No. 1 is in lower left corner when symbolization is in normal orientation.

40 LEAD PLASTIC DUAL IN-LINE PACKAGE

## SY6500/1 Customer Specification Form

1. Date:
2. Customer Name: $\qquad$
3. Customer Part No. (maximum 10 digits) $\qquad$
4. Synertek "C" Number $\qquad$
5. Customer Contact: $\qquad$
6. Customer Phone Number: $\qquad$
7. ROM Start and Stop Address in Submitted Media (Tapes, Cards, Diskette).

ROM Data Start Address is: $\overline{\text { (Three hexadecimal digits) }}(\mathrm{min}=800)$
ROM Data Stop Address is: $\overline{\text { (Three hexadecimal digits) }}(\max =\mathrm{FFF})$
8. External Frequency Reference is:

9. Specify I/O Port Internal Pullup Resistance Option
a. I/O Port A Internal Pullups are to be deleted $\qquad$ ( Y or N )
b. I/O Port B Internal Pullups are to be deleted $\qquad$ ( Y or N )
c. I/O Port C Internal Pullups are to be deleted $\qquad$ (Yor $N$ )
d. I/O Port D Internal Pullups are to be deleted $\qquad$ ( Y or N )
10. Customer's Input
$\square$ Punched Cards

- Punched Tape

ㅁ 2716 EPROM
2708 EPROM
ㅁ System 65 Mini-floppy
$\square$ Other (specify) $\qquad$
11. Fill code to be used for unused ROM locations is:
(Two hexadecimal digits)
12. Data Format

- Synertek Data Card
- Intel Hex
- BPNF
- Binary
- System 65 Assembler
- MOS Technology
- AMI ASCII Hex
$\square$ EA Data Card
- ASCII BPNF
- Intel Data Card

13. Logic Format

- Positive
- Negative

14. Verification Status

- Hold

■ Not Required
－Direct Replacement for MC6820
－Single +5 V Power Supply
－Two 8－bit Bi－directional I／O Ports with Individual Data Direction Control
－CMOS－Compatible Peripheral Control Lines
－Automatic＂Handshake＂Control of Data Transfers
－Programmable Interrupt Capability
－Automatic Initialization on Power Up
－ 1 and 2 MHz Versions

The SY6520 Peripheral Interface Adapter（PIA）is de－ signed to provide a broad range of peripheral control to microcomputer systems．Control of peripheral de－ vices is accomplished through two 8－bit bi－directional

1／O ports．Each I／O line may be programmed to be either an input or an output．In addition，four peri－ pheral control lines are provided to perform＂hand－ shaking＂during data transfers．

BASIC SY6520 INTERFACE DIAGRAM


PIN ASSIGNMENTS


ORDERING INFORMATION

| Part Number | Package | Speed |
| :--- | :--- | :--- |
| SYC6520 | Ceramic | 1 MHz |
| SYP6520 | Plastic | 1 MHz |
| SYC6520A | Ceramic | 2 MHz |
| SYP6520A | Plastic | 2 MHz |

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :--- | :---: | :---: |
| Supply Vol tage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 | V |
| Operating <br> Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage <br> Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.
D.C. CHARACTERISTICS $\left(V_{C C}=5.0 \mathrm{~V} \pm 5 \%, V_{S S}=0, T_{A}=0-70^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Characteristic | Symbol | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | +2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Input Low Voltage | $V_{\text {IL }}$ | -0.3 | +0.8 | V |
| Input Leakage Current $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \text { to } 5.0 \mathrm{~V} \\ & \mathrm{R} / \overline{\mathrm{W}}, \text { Reset, } \mathrm{RS}_{0}, \mathrm{RS}_{1}, \mathrm{CS}_{0}, \mathrm{CS}_{1}, \overline{\mathrm{CS}_{2}}, \mathrm{CA}_{1}, \mathrm{CB}_{1}, \phi_{2} \end{aligned}$ | In | - | $\pm 2.5$ | $\mu \mathrm{A}$ |
| Three-State (Off State Input Current) $\begin{aligned} & \left(\mathrm{V}_{\mathrm{IN}}=0.4 \text { to } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max \right), \mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \\ & \mathrm{CB}_{2} \end{aligned}$ | ITSI | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Input High Current $\left(\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}\right) ; \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{CA}_{2}$ | IIH | 100 | - | $\mu \mathrm{A}$ |
| Input Low Current $\left(\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}\right), \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{CA}_{2}$ | IIL | - | -1.6 | mA |
| Output High Voltage $\left(V_{\mathrm{CC}}=\min , \mathrm{l}_{\mathrm{OH}}=-100 \mu \mathrm{~A}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V |
| Output Low Voltage $\left(\mathrm{V}_{\mathrm{CC}}=\min , \mathrm{l}_{\mathrm{OL}}-1.6 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | +0.4 | V |
| Output High Current (Sourcing) $\left(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}\right)$ <br> ( $\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V}$, the current for driving other than TTL, e.g., Darlington Base ), $\mathrm{PB}_{0}-\mathrm{PB}_{7}, \mathrm{CB}_{2}$ | $\mathrm{I}_{\mathrm{OH}}$ | $\begin{aligned} & -100 \\ & -1.0 \end{aligned}$ | $-10$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Low Current (Sinking) $\left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}\right)$ | ${ }^{\text {IOL }}$ | 1.6 | - | mA |
| Output Leakage Current (Off-State), $\overline{\mathrm{IROA}}$, $\overline{\mathrm{IROB}}$ | loff | - | 10 | $\mu \mathrm{A}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | - | 500 | mW |
| Input Capacitance $\begin{aligned} & \left(V_{I N}-0, T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right) \\ & \mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{PA}_{0}-\mathrm{PA}_{7}, P B_{0}-P B_{7}, C A_{2}, C B_{2} \\ & R / \mathrm{W}, \overline{\text { Reset, }} \mathrm{RS}_{0}, \mathrm{RS}_{1}, \mathrm{CS}_{0}, \mathrm{CS}_{1}, \mathrm{CS}_{2}, \\ & C A_{1}, C B_{1}, \phi_{2} \end{aligned}$ | $\mathrm{C}_{\text {IN }}$ | - | $\begin{array}{r} 10 \\ 7.0 \\ 20 \end{array}$ | pF |
| Output Capacitance $\left(\mathrm{V}_{\mathrm{IN}}-0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$ | Cout | - | 10 | pF |

Note: Negative sign indicates outward current flow, positive indicates inward flow.


Figure 1. Read Timing Characteristics


Figure 2. Write Timing Characteristics

SWITCHING CHARACTERISTICS ( $V_{C C}=+5 \mathrm{~V} \pm 5 \%, T_{A}=0-70^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | $\begin{aligned} & \text { SY6520 } \\ & \text { (1 MHz) } \end{aligned}$ |  | $\begin{aligned} & \text { SY6520A } \\ & \text { (2 MHz) } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ TIMING CHARACTERISTICS |  |  |  |  |  |  |
| Delay Time, Address Valid to $\phi_{2}$ Positive Transition | $\mathrm{T}_{\text {AEW }}$ | 180 | - | 90 | - | ns |
| Delay Time, $\phi_{2}$ Positive Transition to Data Valid on Bus | $T_{\text {EDR }}$ | - | 395 | - | 190 | ns |
| Peripheral Data Setup Time | TPDSU | 300 | - | 150 | - | ns |
| Data Bus Hold Time | ${ }^{T} \mathrm{HR}$ | 10 | - | 10 | - | ns |
| Delay Time, $\phi_{2}$ Negative Transition to CA2 Negative Transition | TCA2 | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Delay Time, $\phi_{2}$ Negative Transition to CA2 Positive Transition | $\mathrm{T}_{\text {RS1 }}$ | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Rise and Fall Time for CA1 and CA2 Input Signals | $t_{r}, t_{f}$ | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Delay Time from CA1 Active Transition to CA2 Positive Transition | $\mathrm{T}_{\text {RS2 }}$ | - | 2.0 | - | 1.0 | $\mu \mathrm{s}$ |
| Rise and Fall Time for $\phi_{2}$ Input | $t_{\text {re }}, t_{f E}$ | - | 25 | - | 25 | ns |
| WRITE TIMING CHARACTERISTICS |  |  |  |  |  |  |
| $\phi_{2}$ Pulse Width | $\mathrm{T}_{\mathrm{E}}$ | 0.470 | 25 | 0.235 | 25 | $\mu \mathrm{s}$ |
| Delay Time, Address Valid to $\phi_{2}$ Positive Transition | TAEW | 180 | - | 90 | - | ns |
| Delay Time, Data Valid to $\phi_{2}$ Negative Transition | TDSU | 300 | - | 150 | - | ns |
| Delay Time, Read/Write Negative Transition to $\phi_{2}$ Positive Transition | Twe | 130 | - | 65 | - | ns |
| Data Bus Hold Time | THW | 10 | - | 10 | - | ns |
| Delay. Time, $\phi_{2}$ Negative Transition to Peripheral Data Valid | TPDW | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Delay Time, $\phi_{2}$ Negative Transition to Peripheral Data Valid CMOS (VCC $-30 \%$ ) PA0-PA7, CA2 | Tcmos | - | 2.0 | - | 1.0 | $\mu \mathrm{s}$ |
| Delay Time, $\phi_{2}$ Positive Transition to CB2 Negative Transition | $\mathrm{T}_{\text {CB2 }}$ | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Delay Time, Peripheral Data Valid to CB2 Negative Transition | $\mathrm{T}_{\mathrm{DC}}$ | 0 | 1.5 | 0 | 0.75 | $\mu \mathrm{s}$ |
| Delay Time, $\phi_{2}$ Positive Transition CB2 Positive Transition | TRS1 | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Rise and Fall Time for CB1 and CB2 Input Signals | $t_{r}, \mathrm{t}_{\mathrm{f}}$ | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Delay Time, CB1 Active Transition to CB2 Positive Transition | TRS2 | - | 2.0 | - | 1.0 | $\mu \mathrm{s}$ |
| Delay Time, $\phi_{2}$ Negative Transition to Read/Write Positive Transition | $\mathrm{T}_{\mathrm{RW}}$ | 50 | - | 25 | - | ns |

## TEST LOAD



## INTERFACE SIGNAL DESCRIPTION

## $\overline{\mathrm{RES}}$ (Reset)

This signal is used to initialize the PIA. A low signal on the $\overline{R E S}$ input causes all internal registers to be cleared.

## $\phi_{2}$ (Input Clock)

This input is the system $\phi_{2}$ clock and is used to trigger all data transfers between the microprocessor and the PIA.

R/W (Read/Write)
This signal is generated by the microprocessor and is used to control the direction of data transfers. A high on the $\mathrm{R} / \overline{\mathrm{W}}$ signal permits the processor to read data supplied by the PIA; a low on the $R / \bar{W}$ signal permits the processor to Write into the PIA.
$\overline{\mathrm{IRQA}}, \overline{\mathrm{IRQB}}$ (Interrupt Requests)
$\overline{I R Q A}$ and $\overline{\mathrm{ROB}}$ are interrupt lines generated by the PIA for ports $A$ and $B$ respectively. These signals are active low signals and have open-drain outputs, thus allowing multiple IRO signals from multiple PIA's to be wire-ORed together before connecting to the processor IRQ signal input.

## $\mathrm{D}_{0}-\mathrm{D}_{7}$ (Data Bus)

These eight data bus lines are used to transfer data information between the processor and the PIA. These signals are bi-directional and are normally highimpedance except when selected for a read operation.

CS1, CS2, $\overline{\operatorname{CS3}}$ (Chip Selects)
The PIA is selected when CS1 and CS2 are high and $\overline{\mathrm{CS3}}$ is low. These three chip select lines are normally connected to the processor address lines either directly or through external decoder circuits.

## RS0, RS1 (Register Selects)

These two signals are used to select the various registers inside the PIA.

## INTERNAL ARCHITECTURE

The SY6520 is organized into two independent sections referred to as the "A Side" and the "B Side." Each section consists of a Control Register (CRA, CRB), Data Direction Register (DDRA, DDRB), Output Register (ORA, ORB), Interrupt Status Control and the buffers necessary to drive the Peripheral Interface buses. Figure 3 is a block diagram of the SY6520.


Figure 3. SY6520 Block Diagram

| CRA | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IRQA1 | IRQA2 | CA2 Control |  |  | DDRA <br> Access |  |  |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CRB | IRQB1 | IROB2 | CB2 Control |  |  | DDRB <br> Access | CB2 Control |  |

Figure 4. Control Registers

## Data Input Register

When the microprocessor writes data into the SY6520, the data which appears on the data bus during the Phase Two clock pulse is latched into the Data Input Register. It is then transferred into one of six internal registers of the SY6520 after the trailing edge of Phase Two. This assures that the data on the peripheral output lines will make smooth transitions from high to low or from low to high and the voltage will remain stable except when it is going to the opposite polarity.

## Control Registers (CRA and CRB)

Figure 4 illustrates the bit designation and functions in the Control Registers. The Control Registers allow the microprocessor to control the operation of the Interrupt Control inputs (CA1, CA2, CB1, CB2), and Peripheral Control outputs (CA2, CB2). Bit 2 in each register controls the addressing of the Data Direction Registers (DDRA, DDRB) and the Output Registers (ORA, ORB). In addition, two bits (bit 6 and 7) are provided in each control register to indicate the status of the interrupt input lines (CA1, CA2, CB1, CB2). These interrupt status bits (IRQA1, IRQB1) are normally interrogated by the microprocessor during the interrupt service routine to determine the source of an active interrupt. These are the interrupt lines which drive the interrupt input ( $\overline{\mathrm{RQ}}, \overline{\mathrm{NMI}}$ ) of the microprocessor.

## Data Direction Registers (DDRA, DDRB)

The Data Direction Registers allow the processor to program each line in the 8 -bit Peripheral I/O port to be either an input or an output. Each bit in DDRA controls the corresponding line in the Peripheral $A$
port and each bit in DDRB controls the corresponding line in the Peripheral B port. Placing a " 0 " in a bit position in the Data Direction Register causes the corresponding Peripheral I/O line to act as an input; a " 1 " causes it to act as an output.

## Peripheral Output Registers (ORA, ORB)

The Peripheral Output Registers store the output data which appears on the Peripheral I/O port. Writing a " 0 " into a bit in ORA causes the corresponding line on the Peripheral $A$ port to go low $(<0.4 \mathrm{~V})$ if that line is programmed to act as an output. A " 1 " causes the corresponding output to go high. The lines of the Peripheral B port are controlled by ORB in the same manner.

## Interrupt Status Control

The four interrupt/peripheral control lines (CA1, CA2, CB1, CB2) are controlled by the Interrupt Status Control logic (A, B). This logic interprets the contents of the corresponding Control Register, detects active transitions on the interrupt inputs and performs those operations necessary to assure proper operation of these four peripheral interface lines.

## Peripheral Interface Buffers (A, B) and Data Bus

 Buffers (DBB)These Buffers provide the necessary current and voltage drive on the peripheral I/O ports and data bus to assure proper system operation and to meet the device specifications.

## FUNCTIONAL DESCRIPTION

Bit 2 (DDR) in each Control Register (CRA and CRB) controls the accessing to the Data Direction Register or the Peripheral interface. If bit 2 is a " 1 ", a Peripheral Output register (ORA, ORB) is selected, and if bit 2 is a " 0 ", a Data Direction Register (DDRA, DDRB) is selected. The Data Direction Register Access Control bit, together with the Register Select lines (RSO, RS1) selects the various internal registers as shown in Figure 5.
In order to write data into DDRA, ORA, DDRB, or ORB registers, bit 2 in the proper Control Register must first be set. The desired register may then be accessed with the address determined by the address interconnect technique used.

Register Select Lines (RSO), (RS1)
These two register select lines are used to select the various registers inside the SY6520. These input lines are used in conjunction with internal control registers to select a particular register that is to be accessed by the microprocessor. These lines are normally connected to microprocessor address output lines. These lines operate in conjunction with the chip-select inputs to allow the microprocessor to address a single 8 -bit register within the microprocessor address space. This register may be an internal register (CRA, ORA, etc.) or it may be a Peripheral I/O port.

The processor may write directly into the Control Registers (CRA, CRB), the Data Direction Registers (DDRA, DDRB) and the Peripheral Output Registers (ORA, ORB). In addition, the processor may directly read the contents of the Control Registers and the Data Direction Registers. Accessing the Peripheral Output Register for the purpose of reading data back into the processor operates differently on the ORA and the ORB registers and therefore are discussed separately below.

## Reading the Peripheral A I/Ọ Port

The Peripheral A 1/O port consists of 8 lines which can be programmed to act as inputs or outputs. When programmed to act as outputs, each line reflects the contents of the corresponding bit in the Peripheral Output Register. When programmed to act as inputs, these lines will go high or low depending on the input data. The Peripheral Output Register (ORA) has no effect on those lines programmed to act as inputs. The eight lines of the Peripheral A $1 / 0$ port therefore contain either input or output data depending on whether the line is programmed to act as an input or an output.

Performing a Read operation with RS1 $=0$, RSO $=0$ and the Data Direction Register Access Control bit (CRA-2) $=1$, directly transfers the data on the Pe ripheral A I/O lines into the processor (via the data bus). This will contain both the input and output data. The processor must be programmed to recognize and interpret only those bits which are important to the particular peripheral operation being performed.

Since the processor always reads the Peripheral A I/O port pins instead of the actual Peripheral Output Register (ORA), it is possible for the data read into the processor to differ from the contents of the Peripheral Output Register for an output line. This is true when the $1 / \mathrm{O}$ pin is not allowed to go to a full +2.4 V DC when the Peripheral Output register contains a logic 1. In this case, the processor will read a 0 from the Peripheral A pin, even though the corresponding bit in the Peripheral Output register is a 1.

## Reading the Peripheral B I/O Port

Reading the Peripheral B I/O port yields a combination of input and output data in a manner similar to the Peripheral A port. However, data is read directly from the Peripheral B Output Register (ORB) for

| Register <br> Select <br> Pin |  | Data Direction <br> Register Access <br> Control Bit |  |  |
| :---: | :---: | :---: | :---: | :--- |
| RS1 | RSO | CRA-2 | CRB-2 | Register Selected |
| 0 | 0 | 1 | - | Peripheral Interface A |
| 0 | 0 | 0 | - | Data Direction Register A |
| 0 | 1 | - | - | Control Register A |
| 1 | 0 | - | 1 | Peripheral Interface B |
| 1 | 0 | - | 0 | Data Direction Register B |
| 1 | 1 | - | - | Control Register B |

Figure 5. Register Addressing
those lines programmed to act as outputs. It is therefore possible to load down the Peripheral B Output lines without causing incorrect data to be transferred back into the processor on a Read operation.

Interrupt Request Lines ( $\overline{\mathrm{RQA}}, \overline{\mathrm{IRQB}})$
The active low Interrupt Request lines (IRQA and $\overline{\text { IRQB }}$ ) act to interrupt the microprocessor either directly or through external interrupt priority circuitry. These lines are "open drain" and are capable of sinking 1.6 milliamps from an external source. This permits all interrupt request lines to be tied together in a "wired-OR" configuration. The " $A$ " and " $B$ " in the titles of these lines correspond to the " $A$ " peripheral port and the " $B$ " peripheral port. Hence each interrupt request line services one peripheral data port.

Each Interrupt Request line has two interrupt flag bits which can cause the Interrupt Request line to go low. These flags are bits 6 and 7 in the two Control Registers. These flags act as the link between the peripheral interrupt signals and the microprocessor interrupt inputs. Each flag has a corresponding interrupt disable bit which allows the processor to enable or disable the interrupt from each of the four interrupt inputs (CA1, CA2, CB1, CB2).

The four interrupt flags are set by active transitions of the signal on the interrupt input (CA1, CA2, CB1, CB2).

## Control of $\overline{\mathrm{RQA}}$

Control Register A bit 7 is always set by an active transition of the CA1 interrupt input signal. Interrupting from this flag can be disabled by setting bit 0 in the Control Register A (CRA) to a logic 0. Likewise, Control Register A bit 6 can be set by an active transition of the CA2 interrupt input signal. Interrupting from this flag can be disabled by setting bit 3 in the Control Register to a logic 0.

Both bit 6 and bit 7 in CRA are reset by a "Read Peripheral Output Register $A^{\prime \prime}$ operation. This is defined as an operation in which the proper chip-select and register-select signals are provided to allow the processor to read the Peripheral A I/O port.

## Control of IRQB

Control of $\overline{\operatorname{RQB}}$ is performed in exactly the same manner as that described above for IRQA. Bit 7 in CRB is set by an active transition on CB1; interrupting from this flag is controlled by CRB bit 0 . Likewise, bit 6 in CRB is set by an active transition on CB2; interrupting from this flag is controlled by CRB bit 3.

Also, both bit 6 and bit 7 are reset by a "Read Peripheral B Output Register" operation.

| SUMMARY: |
| :---: |
| $\overline{\text { IRQA }}$ goes low when CRA-7 $=1$ and CRA- $0=1$ or when CRA-6 $=1$ and CRA-3 $=1$ |
| $\overline{\mathrm{IROB}}$ goes low when $\mathrm{CRB}-7=1$ and $C R B-0=1$ or when CRB-6 $=1$ and CRB-3 $=1$ |

It should be stressed at this point that the flags act as the link between the peripheral interrupt signals and the processor interrupt inputs. The interrupt disable bits allow the processor to control the interrupt function.

## Interface Between SY6520 and Peripheral Devices

The SY6520 provides two 8 -bit bi-directional ports and 4 interrupt/control lines for interfacing to peripheral devices. These ports and the associated interrupt/ control lines are referred to as the " A " side and the " $B$ " side. Each side has its own unique characteristics and will therefore be discussed separately below.

## Peripheral I/O Ports

The Peripheral A andi Peripheral B I/O ports allow the microprocessor to interface to the input lines on the peripheral device by loading data ínto the Peripheral Output Register. They also allow the processor to interface with the peripheral device output lines by reading the data on the Peripheral Port input lines directly onto the data bus and into the internal registers of the processor.

## Peripheral A I/O Port (PAO-PA7)

Each of the Peripheral I/O lines can be programmed to act as an input or an output. This is accomplished by setting a " 1 " in the corresponding bit in the Data Direction Register for those lines which are to act as outputs. A " 0 " in a bit of the Data Direction Register causes the corresponding Peripheral I/O lines to act as an input.

The buffers which drive the Peripheral A I/O lines contain "passive" pull-ups as shown in Figure 6. These pull-up devices are resistive in nature and therefore allow the output voltage to go to $V_{C C}$ for a logic 1. The switches can sink a full 1.6 mA , making these buffers capable of driving one standard TTL load.

In the input mode, the pull-up devices shown in Figure 6 are still connected to the I/O pin and still supply current to this pin. For this reason, these lines represent one standard TTL load in the input mode.

## Peripheral B I/O Port (PBO-PB7)

The Peripheral B I/O port duplicates many of the functions of the Peripheral A port. The process of programming these lines to act as an input or an out-
put has been discussed previously. Likewise, the effect of reading or writing this port has been discussed. However, there are several characteristics of the buffers driving these lines which affect their use in peripheral interfacing.

The Peripheral B I/O port buffers are push-pull devices as shown in Figure 7. The pull-up devices are switched "OFF" in the " 0 " state and "ON" for a logic 1. Since these pull-ups are active devices, the logic " 1 " voltage is not guaranteed to go higher than +2.4 V . They are TTL compatible but are not CMOS compatible.

However, the active pull-up devices can source up to

1 mA at 1.5 V . This current drive capability is provided to allow direct connection to Darlington transistor switches. This allows very simple control of relays, lamps, etc.

Because these outputs are designed to drive transistors directly, the output data is read directly from the Peripheral Output Register for those lines programmed to act as inputs.

The final characteristic which is a function of the Peripheral B push-pull buffers is the high-impedance input state. When the Peripheral B I/O lines are programmed to act as inputs, the output buffer enters the high impedance state.


RESISTOR PULL-UP REMAINS IN CIRCUIT

Figure 6. Port A Buffer Circuit ( $\mathrm{PA}_{0}-\mathrm{PA}_{7}$ )


Figure 7. Port B Buffer Circuit ( $\mathrm{PB}_{0}-\mathrm{PB}_{7}$ )

Interrupt Input/Peripheral Control Lines (CA1, CA2, CB1, CB2)

The four interrupt input/peripheral control lines provide a number of special peripheral control functions. These lines greatly enhance the power of the two general purpose interface ports (PAO-PA7, PBO-PB7). Figure 8 summarizes the operation of these control lines.

Peripheral A Interrupt Input/Peripheral Control Lines (CA1, CA2)

CA1 is an interrupt input only. An active transition of the signal on this input will set bit 7 of the Control Register $A$ to a logic 1. The active transition can be programmed by setting a " 0 " in bit 1 of the CRA if the interrupt flag (bit 7 of CRA) is to be set on a negative transition of the CA1 signal or a " 1 " if it is to be set on a positive transition.
NOTE: A negative transition is defined as a transition from a high to a low, and a positive transition is defined as a transition from a low to a high voltage.

Setting the interrupt flag will interrupt the processor through $\overline{\mathrm{RQA}}$ if bit 0 of CRA is a 1 as described previously.

CA2 can act as a totally independent interrupt input or as a peripheral control output. As an input (CRA, bit $5=0$ ) it acts to set the interrupt flag, bit 6 of CRA, to a logic 1 on the active transition selected by bit 4 of CRA.

These control register bits and interrupt inputs serve the same basic function as that described above for CA1. The input signal sets the interrupt flag which serves as the link between the peripheral device and the processor interrupt structure. The interrupt disable bit allows the processor to exercise control over the system interrupts.

In the Output mode (CRA, bit $5=1$ ), CA2 can operate independently to generate a simple pulse each time the microprocessor reads the data on the Peripheral A I/O port. This mode is selected by setting CRA, bit 4 to a " 0 " and CRA, bit 3 to a " 1 ". This pulse output can be used to control the counters, shift registers, etc. which make sequential data available on the Peripheral input lines.
A second output mode allows CA2 to be used in conjunction with CA1 to "handshake" between the processor and the peripheral device. On the A side, this technique allows positive control of data transfers from the peripheral device into the microprocessor. The CA1 input signals the processor that data is available by interrupting the processor. The processor reads the data and sets CA2 low. This signals the peripheral device that it can make new data available.
The final output mode can be selected by setting bit 4 of CRA to a 1 . In this mode, CA2 is a simple peripheral control output which can be set high or Iow by setting bit 3 of CRA to a 1 or a 0 respectively.

Peripheral B Interrupt Input/Peripheral Control Lines (CB1, CB2)

CB1 operates as an interrupt input only in the same manner as CA1. Bit 7 of CRB is set by the active transition selected by bit 0 of CRB. Likewise, the CB2 input mode operates exactly the same as the CA2 input modes. The CB2 output modes, CRB bit $5=1$, differ somewhat from those of CA2. The pulse output occurs when the processor writes data into the Peripheral B Output Register. Also, the "handshaking" operates on data transfers from the processor into the peripheral device.

## CA1/CB1 CONTROL

| CRA (CRB) |  | Active Transition <br> of Input Signal* | IRQA (IRQB) Interrupt Outputs |
| :---: | :---: | :---: | :--- |
| Bit 1 | Bit 0 |  | Disable - remain high |
| 0 | 0 | Negative | Enable - goes low when bit 7 in CRA (CRB) is set by active <br> transition of signal on CA1 (CB1) |
| 0 | 1 | Positive | Disable - remain high |
| 1 | 0 | Positive | Enable - as explained above |
| 1 | 1 |  |  |

*Note: Bit 7 of CRA (CRB) will be set to a logic 1 by an active transition of the CA1 (CB1) signal. This is independent of the state of Bit 0 in CRA (CRB).

CA2/CB2 INPUT MODES

| CRA (CRB) |  |  | Active Transition of Input Signal* | IRQA (IRQB) Interrupt Outputs |
| :---: | :---: | :---: | :---: | :---: |
| Bit 5 | Bit 4 | Bit 3 |  |  |
| 0 | 0 | 0 | Negative | Disable - remains high |
| 0 | 0 | 1 | Negative | Enable - goes low when bit 6 in CRA (CRB) is set by active transition of signal on CA2 (CB2) |
| 0 | 1 | 0 | Positive | Disable - remains high |
| 0 | 1 | 1 | Positive | Enable - as explained above |

*Note: Bit 6 of CRA (CRB) will be set to a logic 1 by an active transition of the CA2 (CB2) signal. This is independent of the state of Bit 3 in CRA (CRB).

CA2 OUTPUT MODES

| CRA |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit 5 | Bit 4 | Bit 3 | Mode |  |
| 1 | 0 | 0 | "Handshake" <br> on Read | CA2 is set high on an active transition of the CA1 interrupt <br> input signal and set low by a microprocessor "Read A Data" <br> operation. This allows positive control of data transfers from <br> the peripheral device to the microprocessor. |
| 1 | 0 | 1 | Pulse Output | CA2 goes low for one cycle after a "Read A Data" operation. <br> This pulse can be used to signal the peripheral device that <br> data was taken. |
| 1 | 1 | 0 | Manual Output | CA2 set low |
| 1 | 1 | 1 | Manual Outjut | CA2 set high |

CB2 OUTPUT MODES

| CRB |  |  | Mode |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit 5 | Bit 4 | Bit 3 |  |  |
| 1 | 0 | 0 | "Handshake" <br> on Write | CB2 is set low on microprocessor "Write B Data"' operation <br> and is set high by an active transition of the CB1 interrupt <br> input signal. This allows positive control of data transfers <br> from the microprocessor to the peripheral device. |
| 1 | 0 | 1 | Pulse Output | CB2 goes low for one cycle after a microprocessor "Write B <br> Data" operation. This can be used to signal the peripheral <br> device that data is available. |
| 1 | 1 | 0 | Manual Output | CB2 set low |
| 1 | 1 | 1 | Manual Output | CB2 set high |

Figure 8. Summary of Operation of Control Lines

## PACKAGE OUTLINE



NOTE: Pin No. 1 is in lower left corner when symbolization is in normal orientation

SY6522

- Two 8-Bit Bidirectional I/O Ports
- Two 16-Bit Programmable Timer/Counters
- Serial Data Port
- Single +5 V Power Supply
- TTL Compatible
- CMOS Compatible Peripheral Control Lines
- Expanded "Handshake" Capability Allows Positive Control of Data Transfers Between Processor and Peripheral Devices
- Latched Output and Input Registers
- 1 MHz and 2 MHz Operation

The SY6522 Versatile Interface Adapter (VIA) is a very flexible I/O control device. In addition, this device contains a pair of very powerful 16 -bit interval timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability allows control of bi-directional data transfers between VIA's in multiple processor systems.

Control of peripheral devices is handled primarily through two 8 -bit bi-directional ports. Each line can
be programmed as either an input or an output. Several peripheral I/O lines can be controlled directly from the interval timers for generating programmable frequency square waves or for counting externally generated pulses. To facilitate control of the many powerful features of this chip, an interrupt flag register, an interrupt enable register and a pair of function control registers are provided.


Figure 1. SY6522 Block Diagram

## ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage <br> Input Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |
| Operating Temperature <br> Range <br> Storage Temperature <br> Range | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 to +7.0 | V |

This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Characteristia | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (all except $\phi$ 2) | 2.4 | $V_{\text {cc }}$ | V |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock High Voltage | 2.4 | $V_{\text {cc }}$ | V |
| $V_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.4 | V |
| IIN | Input Leakage Current $-\mathrm{V}_{\mathrm{IN}}=0$ to 5 Vdc R/ $\bar{W}, \overline{R E S}, R S 0, R S 1, R S 2, R S 3, C S 1, \overline{C S 2}$, CA1, $\Phi 2$ | - | $\pm 2.5$ | $\mu \mathrm{A}$ |
| $I_{\text {TSI }}$ | $\begin{aligned} & \text { Off-state Input Current }-V_{\mathbb{I N}}=.4 \text { to } 2.4 \mathrm{~V} \\ & V_{\mathrm{CC}}=\mathrm{Max}, \mathrm{D} 0 \text { to } \mathrm{D} 7 \end{aligned}$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current - $\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ PA0-PA7, CA2, PB0-PB7, CB1, CB2 | -100 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input Low Current $-\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{Vdc}$ PA0-PA7, CA2, PB0-PB7, CB1, CB2 | - | -1.6 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | ```Output High Voltage VCC}=\textrm{min},\mp@subsup{I}{\mathrm{ load }}{}=-100\mu\textrm{Adc PA0-PA7, CA2, PB0-PB7, CB1, CB2``` | 2.4 | - | V |
| VoL | Output Low Voltage $V_{C C}=\min , I_{\text {load }}=1.6 \mathrm{mAdc}$ | - | 0.4 | V |
| IOH | Output High Current (Sourcing) $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V}(\mathrm{PBO}-\mathrm{PB} 7) \end{aligned}$ | $\begin{array}{r} -100 \\ -1.0 \end{array}$ | - | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\text {OL }}$ | Output Low Current (Sinking) $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}$ | 1.6 | - | mA |
| IOFF | Output Leakage Current (Off state) $\overline{\mathrm{RO}}$ | - | 10 | $\mu \mathrm{A}$ |
| CIIN | Input Capacitance $-\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (R/W, $\overline{\mathrm{RES}}, \mathrm{RS} 0, \mathrm{RS} 1, \mathrm{RS} 2, \mathrm{RS} 3, \mathrm{CS} 1, \overline{\mathrm{CS} 2}$, DO-D7, PAO-PA7, CA1, CA2, PB0-PB7) (CB1, CB2) <br> ( $\Phi 2$ Input) | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{array}{r} 7.0 \\ 10 \\ 20 \\ \hline \end{array}$ | pF <br> pF <br> pF |
| Cout | Output Capacitance $-\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | - | 10 | pF |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | - | 700 | mW |



Figure 2. Test Load (for all Dynamic Parameters)


Figure 3. Read Timing Characteristics

READ TIMING CHARACTERISTICS (FIGURE 3)

| Symbol | Parameter | SY6522 |  | SY6522A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{T}_{\mathrm{CY}}$ | Cycle Time | 1 | 50 | 0.5 | 50 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {ACR }}$ | Address Set-Up Time | 180 | - | 90 | - | ns |
| TCAR | Address Hold Time | 0 | - | 0 | - | ns |
| TPCR | Peripheral Data Set-Up Time | 300 | - | 300 | - | ns |
| $\mathrm{T}_{\text {CDR }}$ | Data Bus Delay Time | - | 395 | - | 200 | ns |
| $\mathrm{T}_{\mathrm{HR}}$ | Data Bus Hold Time | 10 | - | 10 | - | ns |



Figure 4. Write Timing Characteristics

WRITE TIMING CHARACTERISTICS (FIGURE 4)

| Symbol | Parameter | SY6522 |  | SY6522A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{T}_{\mathrm{C} Y}$ | Cycle Time | 1 | 50 | 0.50 | 50 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{C}}$ | $\phi 2$ Pulse Width | 0.47 | 25 | 0.25 | 25 | $\mu \mathrm{s}$ |
| TACW | Address Set-Up Time | 180 | - | 90 | - | ns |
| TCAW | Address Hold Time | 0 | - | 0 | - | ns |
| Twcw | R//W Set-Up Time | 180 | - | 90 | - | ns |
| TCWW | R/VW Hold Time | 0 | - | 0 | - | ns |
| TDCW | Data Bus Set-Up Time | 300 | - | 150 | - | ns |
| THW | Data Bus Hold Time | 10 | - | 10 | - | ns |
| TCPW | Peripheral Data Delay Time | - | 1.0 | - | 1.0 | $\mu \mathrm{s}$ |
| Tcmos | Peripheral Data Delay Time to CMOS Levels | - | 2.0 | - | 2.0 | $\mu \mathrm{s}$ |

NOTE: $\mathrm{tr}, \mathrm{tf}=10$ to 30 ns .

## PERIPHERAL INTERFACE CHARACTERISTICS

| Symbol | Characteristic | Min. | Max. | Unit | Figure |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{tf}_{f}$ | Rise and Fall Time for CA1, CB1, CA2, and CB2 Input Signa!s | - | 1.0 | $\mu \mathrm{s}$ | - |
| TCA2 | Delay Time, Clock Negative Transition to CA2 Negative Transition (read handshake or pulse mode) | - | 1.0 | $\mu \mathrm{s}$ | $5 \mathrm{a}, 5 \mathrm{~b}$ |
| $\mathrm{T}_{\text {RS1 }}$ | Delay Time, Clock Negative Transition to CA2 Positive Transition (pulse mode) | - | 1.0 | $\mu \mathrm{s}$ | 5a |
| $\mathrm{T}_{\mathrm{RS} 2}$ | Delay Time, CA1 Active Transition to CA2 Positive Transition (handshake mode) | - | 2.0 | $\mu \mathrm{s}$ | 5b |
| TwHs | Delay Time, Clock Positive Transition to CA2 or CB2 Negative Transition (write handshake) | - | 1.0 | $\mu \mathrm{s}$ | 5c, 5d |
| TDS | Delay Time, Peripheral Data Valid to CB2 Negative Transition | 0 | 1.5 | $\mu \mathrm{s}$ | 5c, 5d |
| $\mathrm{T}_{\mathrm{RS} 3}$ | Delay Time, Clock Positive Transition to CA2 or CB2 Positive Transition (pulse mode) | - | 1.0 | $\mu \mathrm{s}$ | 5c |
| $\mathrm{T}_{\text {RS4 }}$ | Delay Time, CA1 or CB1 Active Transition to CA2 or CB2 Positive Transition (handshake mode) | - | 2.0 | $\mu \mathrm{s}$ | 5d |
| $T_{\text {IL }}$ | Set-up Time, Peripheral Data Valid to CA1 or CB1 Active Transition (input latching) | 300 | - | ns | 58 |
| TSR1 | Shift-Out Delay Time - Time from $\phi_{2}$ Falling Edge to CB2 Data Out | - | 300 | ns | $5 f$ |
| TSR2 | Shift-In Setup Time - Time from CB2 Data In to $\phi_{2}$ Rising Edge | 300 | - | ns | 5 g |
| TIPW | Pulse Width - PB6 Input Pulse | 2 | - | $\mu \mathrm{s}$ | $5 i$ |
| TICW | Pulse Width - CB1 Input Clock | 2 | - | $\mu \mathrm{s}$ | 5h |
| 1 IPS | Pulse Spacing - PB6 Input Pulse | 2 | - | $\mu \mathrm{s}$ | $5 i$ |
| IICS | Pulse Spacing - CB1 Input Pulse | 2 | - | $\mu \mathrm{s}$ | 5h |



Figure 5a. CA2 Timing for Read Handshake, Pulse Mode


Figure 5b. CA2 Timing for Read Handshake, Handshake Mode


Figure 5c. CA2, CB2 Timing for Write Handshake, Pulse Mode


Figure 5d. CA2, CB2 Timing for Write Handshake, Handshake Mode


Figure 5e. Peripheral Data Input Latching Timing


Figure 5f. Timing for Shift Out with Internal or External Shift Clocking


Figure 5g. Timing for Shift In with Internal or External Shift Clocking

Figure 5h. External Shift Clock Timing


Figure 5i. Pulse Count Input Timing

## PIN DESCRIPTIONS

## $\overline{\text { RES }}$ (Reset)

The reset input clears all internal registers to logic 0 (except T1 and T2 latches and counters and the Shift Register). This places all peripheral interface lines in the input state, disables the timers, shift register, etc. and disables interrupting from the chip.

## 中2 (Input Clock)

The input clock is the system $\phi 2$ clock and is used to trigger all data transfers between the system processor and the SY6522.

## $\mathrm{R} / \bar{W}$ (Read/Write)

The direction of the data transfers between the SY6522 and the system processor is controlled by the $R / \bar{W}$ line. If $R / W$ is low, data will be transferred out of the processor into the selected SY6522 register (write operation). If R/W is high and the chip is selected, data will be transferred out of the SY6522 (read operation).

## DB0-DB7 (Data Bus)

The eight bi-directional data bus lines are used to transfer data between the SY6522 and the system processor. During read cycles, the contents of the selected SY6522 register are placed on the data bus lines and transferred into the processor. During write cycles, these lines are high-impedance inputs and data is transferred from the processor into the selected register. When the SY6522 is unselected, the data bus lines are high-impedance.

## CS1, CS2 (Chip Selects)

The two chip select inputs are normally connected to processor address lines either directly or through decoding. The selected SY6522 register will be accessed when CS1 is high and $\overrightarrow{\mathrm{CS} 2}$ is low.

## RSO-RS3 (Register Selects)

The four Register Select inputs permit the system processor to select one of the 16 internal registers of the SY6522; as shown in Figure 6.

| Register Number | RS Coding |  |  |  | Register Desig. | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RS3 | RS2 | RS1 | RSO |  | Write | Read |
| 0 | 0 | 0 | 0 | 0 | ORB/IRB | Output Register "B" | Input Register "B' |
| 1 | 0 | 0 | 0 | 1 | ORA/IRA | Output Register "A" | Input Register " A " |
| 2 | 0 | 0 | 1 | 0 | DDRB | Data Direction Register "B" |  |
| 3 | 0 | 0 | 1 | 1 | DDRA | Data Direction Register "A" |  |
| 4 | 0 | 1 | 0 | 0 | T1C-L | T1 Low-Order Latches | T1 Low-Order Counter |
| 5 | 0 | 1 | 0 | 1 | T1C-H | T1 High-Order Counter |  |
| 6 | 0 | 1 | 1 | 0 | T1L-L | T1 Low-Order Latches |  |
| 7 | 0 | 1 | 1 | 1 | T1L-H | T1 High-Order Latches |  |
| 8 | 1 | 0 | 0 | 0 | T2C-L | T2 Low-Order Latches | T2 Low-Order Counter |
| 9 | 1 | 0 | 0 | 1 | T2C-H | T2 High-Order Counter |  |
| 10 | 1 | 0 | 1 | 0 | SR | Shift Register |  |
| 11 | 1 | 0 | 1 | 1 | ACR | Auxiliary Control Register |  |
| 12 | 1 | 1 | 0 | 0 | PCR | Peripheral Control Register |  |
| 13 | 1 | 1 | 0 | 1 | IFR | Interrupt Flag Register |  |
| 14 | 1 | 1 | 1 | 0 | IER | Interrupt Enable Register |  |
| 15 | 1 | 1 | 1 | 1 | ORA/IRA | Same as Reg 1 Except No "Handshake" |  |

Figure 6. SY6522 Internal Register Summary

## $\overline{\text { IRQ }}$ (Interrupt Request)

The Interrupt Request output goes low whenever an internal interrupt flag is set and the corresponding interrupt enable bit is a logic 1 . This output is "opendrain" to allow the interrupt request signal to be "wire-or'ed" with other equivalent signals in the system.

## PA0-PA7 (Peripheral A Port)

The Peripheral A port consists of 8 lines which can be individually programmed to act as inputs or outputs under control of a Data Direction Register. The polarity of output pins is controlled by an Output Register and input data may be latched into an internal register under control of the CA1 line. All of these modes of operation are controlled by the system processor through the internal control registers. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Figure 7 illustrates the output circuit.

## CA1, CA2 (Peripheral A Control Lines)

The two Peripheral A control lines act as interrupt inputs or as handshake outputs. Each line controls an internal interrupt flag with a corresponding interrupt enable bit. In addition, CA1 controls the latching of data on Peripheral A port input lines. CA1 is a highimpedance input only while CA2 represents one standard TTL load in the input mode. CA2 will drive one standard TTL load in the output mode.


Figure 7. Peripheral A Port Output Circuit

## PB0-PB7 (Peripheral B Port)

The Peripheral B port consists of eight bi-directional lines which are controlled by an output register and a data direction register in much the same manner as the

PA port. In addition, the polarity of the PB7 output signal can be controlled by one of the interval timers while the second timer can be programmed to count pulses on the PB6 pin. Peripheral B lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. In addition, they are capable of sourcing 1.0 mA at 1.5 VDC in the output mode to allow the outputs to directly drive Darlington transistor circuits. Figure 8 is the circuit schematic.

## CB1, CB2 (Peripheral B Control Lines)

The Peripheral B control lines act as interrupt inputs or as handshake outputs. As with CA1 and CA2, each line controls an interrupt flag with a corresponding interrupt enable bit. In addition, these lines act as a serial port under control of the Shift Register. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Unlike PB0-PB7, CB1 and CB2 cannot drive Darlington transistor circuits.


Figure 8. Peripheral B Port Output Circuit

## FUNCTIONAL DESCRIPTION

## Port A and Port B Operation

Each 8-bit peripheral port has a Data Direction Register (DDRA, DDRB) for specifying whether the peripheral pins are to act as inputs or outputs. A 0 in a bit of the Data Direction Register causes the corresponding peripheral pin to act as an input. A 1 causes the pin to act as an output.

Each peripheral pin is also controlled by a bit in the Output Register (ORA, ORB) and an Input Register (IRA, IRB). When the pin is programmed as an output, the voltage on the pin is controlled by the cor-
responding bit of the Output Register. A 1 in the Output Register causes the output to go high, and a " 0 " causes the output to go low. Data may be written into Output Register bits corresponding to pins which are programmed as inputs. In this case, however, the output signal is unaffected.
Reading a peripheral port causes the contents of the Input Register (IRA, IRB) to be transferred onto the Data Bus. With input latching disabled, IRA will always reflect the levels on the PA pins. With input latching enabled, IRA will reflect the levels on the PA pins at the time the latching occurred (via CA1).

The IRB register operates similar to the IRA register. However, for pins programmed as outputs there is a difference. When reading IRA, the level on the pin determines whether a 0 or a 1 is sensed. When reading IRB, however, the bit stored in the output register, ORB, is the bit sensed. Thus, for outputs which have large loading effects and which pull an output " 1 " down or which pull an output " 0 " up, reading IRA may result in reading a " 0 " when a " 1 " was actually programmed, and reading a " 1 " when a " 0 " was programmed. Reading IRB, on the other hand, will read the " 1 " or " 0 " level actually programmed, no matter what the loading on the pin.

Figures 9, 10, and 11 illustrate the formats of the port registers. In addition, the input latching modes are selected by the Auxiliary Control Register (Figure 16.)

## Handshake Control of Data Transfers

The SY6522 allows positive control of data transfers between the system processor and peripheral devices

## REG 0 - ORB/IRB



| PinData Direction <br> Selection | WRITE | READ |
| :---: | :---: | :---: |
| DDRB = "1" (OUTPUT) | MPU writes Output Level (ORB) | MPU reads output register bit in ORB. Pin level has no affect. |
| DDRB = " 0 " (INPUT) <br> (Input latching disabled) | MPU writes into ORB, but no effect on pin level, until DDRB changed. | MPU reads input level on PB pin. |
| DDRB = " 0 " (INPUT) (!nput latching enabled) |  | MPU reads IRB bit, which is the level of the PB pin at the time of the last CB1 active transition. |

Figure 9. Output Register B (ORB), Input Register B (IRB)

REG 1 - ORA/IRA


Figure 10. Output Register A (ORA), Input Register A (IRA)

REG 2 (DDRB) AND REG 3 (DDRA)


Figure 11. Data Direction Registers (DDRB, DDRA)
through the operation of 'handshake" lines. Port A lines (CA1, CA2) handshake data on both a read and a write operation while the Port $B$ lines (CB1, CB2) handshake on a write operation only.

## Read Handshake

Positive control of data transfers from peripheral devices into the system processor can be accomplished very effectively using Read Handshaking. In this case, the peripheral device must generate the equivalent of a "Data Ready" signal to the processor signifying that valid data is present on the peripheral port. This signal normally interrupts the processor, which then reads the data, causing generation of a "Data Taken" signal. The peripheral device responds by making new data available. This process continues until the data transfer is complete.


Figure 12. Read Handshake Timing (Port A, Only)


Figure 13. Write Handshake Timing

In the SY6522, automatic "Read" Handshaking is possible on the Peripheral A port only. The CA1 interrupt input pin accepts the "Data Ready" signal and CA2 generates the "Data Taken" signal. The "Data Ready" signal will set an internal flag which may interrupt the processor or which may be polled under program control. The "Data Taken" signal can either be a pulse or a level which is set low by the system processor and is cleared by the "Data Ready" signal. These options are shown in Figure 12 which illustrates the normal Read Handshaking sequence.

## Write Handshake

The sequence of operations which allows handshaking data from the system processor to a peripheral device is very similar to that described for Read Handshaking. However, for Write Handshaking, the SY6522 generates the "Data Ready" signal and the peripheral device must respond with the "Data Taken" signal. This can be accomplished on both the PA port and the PB port on the SY6522. CA2 or CB2 act as a "Data Ready" output in either the handshake mode or pulse mode and CA1 or CB1 accept the "Data Taken" signal from the peripheral device, setting the interrupt flag and cleaning the "Data Ready" output. This sequence is shown in Figure 13.

Selection of operating modes for CA1, CA2, CB1, and CB2 is accomplished by the Peripheral Control Register (Figure 14).

## Timer Operation

Interval Timer T1 consists of two 8-bit latches and a 16 -bit counter. The latches are used to store data which is to be loaded into the counter. After loading, the counter decrements at $\phi 2$ clock rate. Upon reaching zero, an interrupt flag will be set, and IRQ will go low if the interrupt is enabled. The timer will then disable any further interrupts, or will automatically transfer the contents of the latches into the counter and will continue to decrement. In addition, the timer may be programmed to invert the output signal on a peripheral pin each time it "times-out". Each of these modes is discussed separately below.

The T1 counter is depicted in Figure 15 and the latches in Figure 16.

REG 12 - PERIPHERAL CONTROL REGISTER


Figure 14. CA1, CA2, CB1, CB2 Control

Two bits are provided in the Auxiliary Control Register (bits 6 and 7) to allow selection of the T1 oper-
ating modes. The four possible modes are depicted in Figure 17.

REG 4 - TIMER 1 LOW-ORDER COUNTER


WRITE - 8 BITS LOADED INTO TI LOW.ORDER
LATCHES. LATCH CONTENTS ARE TRANSFERRED INTO LOW-ORDER COUNTER AT THE TIME THE HIGHORDER COUNTER IS LOADED (REG 5).
READ - 8 BITS FROM T1 LOW-ORDER COUNTER TRANSFERRED TO MPU. IN ADDITION,
T1 INTERRUPT FLAG IS RESET (BIT 6 . in interrupt flag register).

REG 5 - TIMER 1 HIGH-ORDER COUNTER


WRITE - 8 BITS LOADED INTO T1 HIGH-ORDER LATCHES. ALSO, AT THIS TIME BOTH HIGH AND LOW-ORDER LATCHES TRANSFERRED INTO TI COUNTER. T1 INTERRUPT FLAG ALSO IS RESET.
READ - 8 BITS FROM T1 HIGH-ORDER COUNTER TRANSFERRED TO MPU.

Figure 15. T1 Counter Registers

REG 6 - TIMER 1 LOW-ORDER LATCHES


WRITE - 8 BITS LOADED INTO T1 LOW-ORDER
LATCHES. THIS OPERATION IS NO
DIFFERENT THAT A WRITE INTO
DIFFER
READ - 8 BITS FROM T1 LOW-ORDER LATCHES
TRANSFERRED TO MPU. UNLIKE REG 4
OPERATION, THIS DOES NOT CAUSE
RESET OF Ti INTERRUPT FLAG.

REG 7 - TIMER 1 HIGH-ORDER LATCHES


WRITE - 8 BITS LOADED INTO T1 HIGH-ORDER LATCHES UNLIKE REG 4 OPERATION LATCHES. UNLIKE REG 4 OPERATION
NO LATCH-TO-COUNTER TRANSFERS TAKE PLACE.
READ - 8 BITS FROM T1 HIGH-ORDER LATCHES TRANSFERRED TO MPU.

Figure 16. T1 Latch Registers

REG 11 - AUXILIARY CONTROL REGISTER


Figure 17. Auxiliary Control Register

[^2]

Figure 18. Timer 1 and Timer 2 One-Shot Mode Timing

## Timer 1 One-Shot Mode

The interval timer one-shot mode allows generation of a single interrupt for each timer load operation. As with any interval timer, the delay between the "write T1C-H" operation and generation of the processor interrupt is a direct function of the data loaded into the timing counter. In addition to generating a single interrupt, Timer 1 can be programmed to produce a single negative pulse on the PB7 peripheral pin. With the output enabled (ACR7=1) a "write T1C-H" operation will cause PB7 to go low. PB7 will return high when Timer 1 times out. The result is a single programmable width pulse.
In the one-shot mode, writing into the high order latch has no effect on the operation of Timer 1. However, it will be necessary to assure that the low order latch contains the proper data before initiating the count-down with a "write T1C-H" operation. When the processor writes into the high order counter, the T1 interrupt flag will be cleared, the contents of the low order latch will be transferred into the low order counter, and the timer will begin to decrement at system clock rate. If the PB7 output is enabled, this signal will go low on the phase two following the write operation. When the counter reaches zero, the T1 interrupt flag will be set, the $\overline{\mathrm{RQ}}$ pin will go low (interrupt enabled), and the signal on PB7 will go high. At this time the counter will continue to decrement at system clock rate. This allows the system processor to read the contents of the counter to determine the time since interrupt. However, the T1 interrupt flag cannot be set again unless it has been cleared as described in this specification.

Timing for the SY6522 interval timer one-shot modes is shown in Figure 18.

## Timer 1 Free-Run Mode

The most important advantage associated with the latches in T1 is the ability to produce a continuous
series of evenly spaced interrupts and the ability to produce a square wave on PB7 whose frequency is not affected by variations in the processor interrupt response time. This is accomplished in the "freerunning" mode.

In the free-running mode, the interrupt flag is set and the signal on PB7 is inverted each time the counter reaches zero. However, instead of continuing to decrement from zero after a time-out, the timer automatically transfers the contents of the latch into the counter ( 16 bits) and continues to decrement from there. The interrupt flag can be cleared by writing T1C-H, by reading T1C-L, or by writing directly into the flag as described later. However, it is not necessary to rewrite the timer to enable setting the interrupt flag on the next time-out.

All interval timers in the SY 6522 are "re-triggerable". Rewriting the counter will always re-initialize the time-out period. In fact, the time-out can be prevented completely if the processor continues to rewrite the timer before it reaches zero. Timer 1 will operate in this manner if the processor writes into the high order counter (T1C-H). However, by loading the latches only, the processor can access the timer during each down-counting operation without affecting the time-out in process. Instead, the data loaded into the latches will determine the length of the next timeout period. This capability is particularly valuable in the free-running mode with the output enabled. In this mode, the signal on PB7 is inverted and the interrupt flag is set with each time-out. By responding to the interrupts with new data for the latches, the processor can determine the period of the next half cycle during each half cycle of the output signal on PB7. In this manner, very complex waveforms can be generated. Timing for the free-running mode is shown in Figure 19.


Note: A precaution to take in the use of PB7 as the timer output concerns the Data Direction Register contents for PB7. Both DDRB bit 7 and ACR bit 7 must be 1 for PB7 to function as the timer output. If one is 1 and the other is 0 , then PB7 functions as a normal output pin, controlled by ORB bit 7.

Figure 19. Timer 1 Free-Run Mode Timing

## Timer 2 Operation

Timer 2 operates as an interval timer (in the "oneslot" mode only), or as a counter for counting negative pulses on the PB6 peripheral pin. A single control bit is provided in the Auxiliary Control Register to select between these two modes. This timer is comprised of a "write-only" low-order latch (T2L-L), a "read-only" low-order counter and a read/write high order counter. The counter registers act as a 16 -bit counter which decrements at $\Phi 2$ rate. Figure 20 illustrates the T2 Counter Registers.

## Timer 2 One-Shot Mode

As an interval timer, T2 operates in the "one-shot" mode similar to Timer 1. In this mode, T2 provides a single interrupt for each "write T2C-H" operation. After timing out, the counter will continue to decrement. However, setting of the interrupt flag will be disabled after initial time-out so that it will not be set by the counter continuing to decrement through zero. The processor must rewrite T2C-H to enable setting of the interrupt flag. The interrupt flag is cleared by reading T2C-L or by writing T2C-H. Timing for this operation is shown in Figure 18.

REG 8 - TIMER 2 LOW-ORDER COUNTER


WRITE - 8 BITS LOADED INTO T2 LOW-ORDER - LATCHES

READ - 8 BITS FROM T2 LOW-ORDER COUNTER TRANSFERRED TO MPU. T2 INTERRUPT FLAG IS RESET.

REG 9 - TIMER 2 HIGH-ORDER COUNTER


WRITE - 8 BITS LOADED INTO T2 HIGH ORDER COUNTER. ALSO, LOW-ORDER LATCHES TRANSFERRED TO LOW-ORDER FLAG IS RESET.
READ - 8 BITS FROM T2 HIGH-ORDER COUNTER TRANSFERRED TO MPU.

Figure 20. T2 Counter Registers

## Timer 2 Pulse Counting Mode

In the pulse counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on PB6. This is accomplished by first loading a number into T2. Writing into T2C-H clears the interrupt flag and allows the counter to decrement each time a pulse is applied to PB6. The interrupt flag will be set when T2 reaches zero. At this time the counter will continue to decrement with each pulse on PB6. However, it is necessary to rewrite T2C-H to allow the interrupt flag to set on subsequent down-counting operations. Timing for this mode is shown in Figure 21. The pulse must be low on the leading edge of $\Phi 2$.

## Shift Register Operation

The Shift Register (SR) performs serial data transfers into and out of the CB2 pin under control of an internal modulo- 8 counter. Shift pulses can be applied to the CB1 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the CB1 pin for controlling external devices.
The control bits which select the various shift register operating modes are located in the Auxiliary Control Register. Figure 22 illustrates the configuration of the SR data bits and the SR control bits of the ACR.

Figures 23 and 24 illustrate the operation of the various shift register modes.

## Interrupt Operation

Controlling interrupts within the SY6522 involves three principal operations. These are flagging the interrupts, enabling interrupts and signaling to the processor that an active interrupt exists within the chip. Interrupt flags are set by interrupting conditions which exist within the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced. To determine the source of an interrupt, the microprocessor must examine these flags in order from highest to lowest priority. This is accomplished by reading the flag register into the processor accumulator, shifting this register either right or left and then using conditional branch instructions to detect an active interrupt.
Associated with each interrupt flag is an interrupt enable bit. This can be set or cleared by the processor to enable interrupting the processor from the corresponding interrupt flag. If an interrupt flag is set to a logic 1 by an interrupting condition, and the corresponding interrupt enable bit is set to a 1 , the Interrupt Request Output ( $\overline{\mathrm{RQ})}$ will go low. $\overline{\mathrm{IRQ}}$ is an "open-collector" output which can be "wire-or'ed" with other devices in the system to interrupt the processor.
In the SY6522, all the interrupt flags are contained in one register. In addition, bit 7 of this register will be read as a logic 1 when an interrupt exists within the chip. This allows very convenient polling of several devices within a system to locate the source of an interrupt.


Figure 21. Timer 2 Pulse Counting Mode

REG 10 - SHIFT REGISTER


NOTES:

1. WHEN SHIFTING OUT. BIT 7 IS THE FIRST BIT

OUT AND SIMULTANEOUSLY IS ROTATED BACK
INTO BIT 0 .
2. WHEN SHIFTING IN, BITS INITIALLY ENTER

BIT 0 AND ARE SHIFTED TOWARDS BIT 7.

REG 11 - AUXILIARY CONTROL REGISTER


Figure 22. SR and ACR Control Bits

## SR Disabled (000)

The 000 mode is used to disable the Shift Register. In this mode the microprocessor can write or read the SR, but the shifting operation is disabled and operation of CB1 and CB2 is controlled by the appropriate bits in the Peripheral Control Register (PCR). In this mode the SR Interrupt Flag is disabled (held to a logic 0).

## Shift in Under Control of T2 (001)

In the 001 mode the shifting rate is controlled by the low order 8 bits of T2. Shift pulses are generated on the CB1 pin to control shifting in external devices. The time between transitions of this output clock is a function of the system clock period and the contents of the low order T2 latch (N).

The shifting operation is triggered by writing or reading the shift register. Data is shifted first into the low order bit of SR and is then shifted into the next higher order bit of the shift register on the negative-going edge of each clock pulse. The input data should change before the positive-going edge of the CB1 clock pulse. This data is shifted into the shift register during the $\phi_{2}$ clock cycle following the positive-going edge of the CB1 clock pulse. After 8 CB1 clock pulses, the shift register interrupt flag will be set and $\overline{\mathrm{RO}}$ will go low.


Shift in Under Control of $\phi_{2}$ (010)
In mode 010 the shift rate is a direct function of the system clock frequency. CB1 becomes an output which generates shift pulses for controlling external devices. Timer 2 operates as an independent interval timer and has no effect on SR. The shifting operation is triggered by reading or writing the Shift Register. Data is shifted first into bit 0 and is then shifted into the next higher order bit of the shift register on the trailing edge of each $\phi_{2}$ clock pulse. After 8 clock pulses, the shift register interrupt flag will be set, and the output clock pulses on CB1 will stop.


## Shift in Under Control of External CB1 Clock (011)

In mode 011 CB1 becomes an input. This allows an external device to load the shift register at its own pace. The shift register counter will interrupt the processor each time 8 bits have been shifted in. However, the shift register counter does not stop the shifting operation; it acts simply as a pulse counter. Reading or writing the Shift Register resets the Interrupt flag and initializes the SR counter to count another 8 pulses.
Note that the data is shifted during the first system clock cycle following the positive-going edge of the CB1 shift pulse. For this reason, data must be held stable during the first full cycle following CB1 going high.


Figure 23. Shift Register Input Modes

SY6522/SY6522A

Shift Out Free-Running at T2 Rate (100)
Mode 100 is very similar to mode 101 in which the shifting rate is set by T2. However, in mode 100 the SR Counter does not stop the shifting operation. Since the Shift Register bit 7 (SR7) is recirculated back into bit 0 , the 8 bits loaded into the shift register will be clocked onto CB2 repetitively. In this mode the shift register counter is disabled.


Shift Out Under Control of T2 (101)
In mode 101 the shift rate is controlled by T2 (as in the previous mode). However, with each read or write of the shift register the SR Counter is reset and 8 bits are shifted onto CB2. At the same time, 8 shift pulses are generated on CB1 to control shifting in external devices. After the 8 shift pulses, the shifting is disabled, the SR Interrupt Flag is set and CB2 remains at the last data level.


Shift Out Under Control of $\phi_{2}$ (110)
In mode 110, the shift rate is controlled by the $\phi_{2}$ system clock.


Shift Out Under Control of External CB1 Clock (111)
In mode 111 shifting is controlled by pulses applied to the CB1 pin by an external device. The SR counter sets the SR Interrupt flag each time it counts 8 pulses but it does not disable the shifting function. Each time the microprocessor writes or reads the shift register, the SR Interrupt flag is reset and the SR counter is initialized to begin counting the next 8 shift pulses on pin CB1. After 8 shift pulses, the interrupt flag is set. The microprocessor can then load the shift register with the next byte of data.


Figure 24. Shift Register Output Modes

The Interrupt Flag Register (IFR) and Interrupt Enable Register (IER) are depicted in Figures 25 and 26, respectively.
The IFR may be read directly by the processor. In addition, individual flag bits may be cleared by writing a " 1 " into the appropriate bit of the IFR. When the proper chip select and register signals are applied to the chip, the contents of this register are placed on the data bus. Bit 7 indicates the status of the IRO output. This bit corresponds to the logic function: $1 R Q=$ IFR6 $\times$ IER6 + IFR5 $\times$ IER5 + IFR4 $\times$ IER4 + IFR3 $\times$ IER3 + IFR2 $\times$ IER2 + IFR1 $\times$ IER1 + IFR0 $\times$ IERO. Note: $X=$ logic AND, $+=$ Logic OR.
The IFR bit 7 is not a flag. Therefore, this bit is not directly cleared by writing a logic 1 into it. It can only be cleared by clearing all the flags in the register or by disabling all the active interrupts as discussed in the next section.

REG 13 - INTERRUPT FLAG REGISTER


Figure 25. Interrupt Flag Register (IFR)

For each interrupt flag in IFR, there is a corresponding bit in the Interrupt Enable Register. The system processor can set or clear selected bits in this register to facilitate controlling individual interrupts without affecting others. This is accomplished by writing to
address 1110 (IER address). If bit 7 of the data placed on the system data bus during this write operation is a 0 , each 1 in bits 6 through 0 clears the corresponding bit in the Interrupt Enable Register. For each zero in bits 6 through 0 , the corresponding bit is unaffected.

Setting selected bits in the Interrupt Enable Register is accomplished by writing to the same address with bit 7 in the data word set to a logic 1 . In this case, each 1 in bits 6 through 0 will set the corresponding bit. For each zero, the corresponding bit will be unaffected. This individual control of the setting and clearing operations allows very convenient control of the interrupts during system operation.
In addition to setting and clearing IER bits, the processor can read the contents of this register by placing the proper address on the register select and chip select inputs with the R/W line high. Bit 7 will be read as a logic 0 .

REG 14 - INTERRUPT ENABLE REGISTER


NOTES:

1. IF BIT 7 IS A " 0 ", THEN EACH " 1 " IN BITS $0-6$ DISABLES THE CORRESPONDING INTERRUPT
2. IF BIT 7 IS A " 1 ", THEN EACH " 1 "IN BITS 0-6 ENABLES THE CORRESPONDING INTERRUPT.
3. IF A READ OF THIS REGISTER IS DONE, BIT 7 WILL BE " 0 " AND ALL OTHER BITS WILL REFLECT THEIR ENABLE/DISABLE STATE.

Figure 26. Interrupt Enable Register (IER)


ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Frequency <br> Option |
| :--- | :--- | :--- |
| SYP 6522 | Plastic | 1 MHz |
| SYP 6522A | Plastic | 2 MHz |
| SYC 6522 | Ceramic | 1 MHz |
| SYC 6522A | Ceramic | 2 MHz |

PIN CONFIGURATION


Memory, I/O, Timer Array

## MICROPROCESSOR PRODUCTS

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- $1024 \times 8$ ROM
- $64 \times 8$ static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- Programmable Interval Timer
- Programmable Interval Timer Interrupt
- TTL \& CMOS compatible peripheral lines
- Peripheral pins with Direct Transistor Drive Capability
- High Impedence Three-State Data Pins
- Allows up to 7 K contiguous bytes of ROM with no external decoding

The SY6530 is designed to operate in conjunction with the SY6500 microprocessor Family. It is comprised of a mask programmable $1024 \times 8$ ROM, a $64 \times 8$ static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, and a software programmable interval timer with interrupt, capable of timing in various intervals from 1 to 262,144 clock periods.

FIGURE 1. SY6530 BLOCK DIAGRAM


SY6530

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) . . . . . . . . . . . . . . . -3 to +7.0 V
Input/Output Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) . . . . . . . . . . . -.3 to +7.0 V
Operating Temperature (TOP) . . . . . . . . . . . . 0 to $70^{\circ} \mathrm{C}$
Storage Temperature Range (TSTG). . . . -55 to $+150^{\circ} \mathrm{C}$

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ )

|  | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Input Low Voltage | VIL | -0.3 |  | 0.4 | V |
| input Leakage Current; $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}+5 \mathrm{~V}$ $\mathrm{A} \emptyset \cdot \mathrm{A} 9, \mathrm{RS}, \mathrm{R} / \overline{\mathrm{W}}, \overline{\mathrm{RES}}, \emptyset 2, \mathrm{PB6}^{*}, \mathrm{PB5}{ }^{*}$ | IIN |  | 1.0 | 2.5 | $\mu \mathrm{A}$ |
| Input Leakage Current for High Impedence State (Three State); $\mathrm{V}_{\text {IN }}=.4 \mathrm{~V}$ to 2.4 V ; D $\emptyset-\mathrm{D} 7$ | ITSI |  | $\pm 1.0$ | $\pm 10.0$ | $\mu \mathrm{A}$ |
| Input High Current; $\mathrm{V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}$ PAØ-PA7, PB0-PB7 | IIH | -100. | -300. |  | $\mu \mathrm{A}$ |
| Low Input Current; $\mathrm{V}_{\text {IN }}=.4 \mathrm{~V}$ PAØ-PA7, PBØ-PB7 | IIL |  | -1.0 | -1.6 | mA |
| Output High Voltage $\begin{gathered} V_{C C}=M I N, I_{L O A D} \leqslant-100 \mu A(P A \emptyset-P A 7, P B \emptyset-P B 7, D \emptyset-D 7) \\ I_{L O A D} \leqslant-3 m A(P A \emptyset, P B \emptyset) \end{gathered}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} 2.4 \\ 1.5 \end{gathered}$ |  |  | V |
| Output Low Voltage $V_{C C}=M I N, I_{L O A D} \leqslant 1.6 \mathrm{~mA}$ | VOL |  |  | 0.4 | V |
| Output High Current (Sourcing); $\begin{aligned} \mathrm{VOH} & \geqslant 2.4 \mathrm{~V} \text { (PA } \emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset \cdot \mathrm{~PB} 7, \mathrm{D} \emptyset-\mathrm{D} 7) \\ & \geqslant 1.5 \mathrm{~V} \text { Available for other than } \mathrm{TTL} \\ & \text { (Darlingtons) }(\mathrm{PA} \emptyset, \mathrm{~PB} \emptyset) \end{aligned}$ | IOH | $\begin{array}{r} -100 \\ -3.0 \end{array}$ | $\begin{gathered} -1000 \\ -5.0 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Low Current (Sinking); $\mathrm{V}_{\mathrm{OL}} \leqslant .4 \mathrm{~V}$ | 1 OL | 1.6 |  |  | mA |
| Clock Input Capacitance | CCLK |  |  | 30 | pF |
| Input Capacitance | CIN |  |  | 10 | pF |
| Output Capacitance | COUT |  |  | 10 | pF |
| Power Dissipation | PD |  | 500 | 700 | mW |

*When Programmed as address pins
All values are D.C. readings
WRITE TIMING CHARACTERISTICS

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Period | TCYC | 1 |  | 10 | $\mu \mathrm{s}$ |
| Rise \& Fall Times | TR, TF |  |  | 25 | ns |
| Clock Pulse Width | $\mathrm{T}_{\mathrm{C}}$ | 470 |  |  | ns |
| $\mathrm{R} / \overline{\mathrm{W}}$ valid before positive transition of clock | TWCW | 180 |  |  | ns |
| Address valid before positive transition of clock | TACW | 180 |  |  | ns |
| Data bus valid before negative transition of clock | TDCW | 300 |  |  | ns |
| Data Bus Hold Time | THW | 10 |  |  | ns |
| Peripheral data valid after negative transition of clock | TCPW |  |  | 1 | $\mu \mathrm{s}$ |
| Peripheral data valid after negative transition of clock driving CMOS $\text { (Level } \left.=V_{C C}-30 \%\right)$ | TCMOS |  |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{R} / \overline{\mathrm{W}}$ hold time after negative clock transition | TCWW | 0 |  |  | ns |
| Address hold time | TCAH | 0 |  |  | ns |

READ TIMIMG CHARACTERISTICS

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: |
| R/W valid before positive transition of clock | TWCR | 180 |  |  | ns |
| Address valid before positive transition of clock | TACR | 180 |  |  | ns |
| Peripheral data valid before positive transition of clock | TPCR | 300 |  |  | ns |
| Data bus valid after positive transition of clock | TCDR |  |  | 395 | ns |
| Data Bus Hold Time | THR | 10 |  |  | ns |
| $\overline{\mathrm{IRQ}}$ (Interval Timer Interrupt) valid before positive transition of clock | TIC | 200 |  |  | ns |
| R/W hold time after negative clock transition | TCWR | 0 |  |  | ns |
| Address hold time | TCAH | 0 |  |  | ns |

Loading $=30 \mathrm{pF}+1 \mathrm{TTL}$ load for PA $\emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset-\mathrm{PB} 7$
$=130 \mathrm{pF}+1$ TTL load for DØ-D7

## INTERFACE SIGNAL DESCRIPTION

## Reset ( $\overline{\mathrm{RES}}$ )

During system initialization a low ( $\leqslant 0.4 \mathrm{~V}$ ) on the $\overline{\mathrm{RES}}$ input will cause a zeroing of all four $\mathrm{I} / \mathrm{O}$ registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during reset. Interrupt capability is disabled with the $\overline{\operatorname{RES}}$ signal. The $\overline{\mathrm{RES}}$ signal must be held low for at least one clock period when reset is required.

## Input Clock ( $\phi_{\mathbf{2}}$ )

The input clock is a system Phase Two clock which can be either a low level clock $\mathrm{V}_{1 \mathrm{~L}}<0.4, \mathrm{~V}_{1 \mathrm{H}}>2.4$ or high level clock $\mathrm{V}_{\mathrm{IL}}<0.2, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}{ }_{-.2}^{+.3}$ ).

Read/Write ( $\mathrm{R} / \overline{\mathrm{W}}$ )
The $R / \bar{W}$ is supplied by the microprocessor array and is used to control the transfer of data to and from the microprocessor array and the SY6530. A high on the R/W pin allows the processor to read (with proper addressing) the data supplied by the SY6530. A low on the R/W pin allows a write (with proper addressing) to the SY6530.

## Interrupt Request ( $\overline{\mathrm{RO}}$ )

The $\overline{\mathrm{RO}}$ pin is an interrupt pin from the interval timer. This same pin, if not used as an interrupt, can be used as a peripheral $1 / \mathrm{O}$ pin (PB7). When used as an interrupt, the pin should be set up as an input by the data direction register. The pin will be normally high with a low indicating an interrupt from the SY6530. An external pull-up device is not required; however, if collector-OR'd with other devices, the internal pullup may be omitted with a mask option.

## Data Bus (D0-D7)

The SY6530 has eight bi-directional data pins (D0-D7). These pins connect to the system's data lines and allow transfer of data to and from the microprocessor array. The output buffers remain in the off state except when a Read operation occurs.

## Peripheral Data Ports (PA0-PA7, PB0-PB7)

The SY6530 has 16 pins available for peripheral I/O operations. Each pin is individually software programmable to act as either an input or an output. The 16 pins are divided into 28 -bit ports, PA0-PA7 and PB0-PB7. PB5, PB6 and PB7 also have other uses which are discussed in later sections. The pins are set up as an input by writing a " 0 " into the corresponding bit of the data direction register. A " 1 " into the data direction register will cause its corresponding bit to be an output. When in the input mode, the peripheral output buffers are in the " 1 " state and a pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor unit reads the peripheral pin. When the peripheral device gets information from the SY6530 it receives data stored in the data register. The microproccessor will read correct information if the peripheral lines are greater than 2.0 volts for a " 1 " and less than 0.8 volts for a " 0 " as the peripheral pins are all TTL compatible. Pins PAO and PBO are also capable of sourcing 3 ma at 1.5 V , thus making them capable of direct transistor drive.

## Address Lines (A0-A9)

There are 10 address pins. In addition to these 10 , there is the ROM SELECT (RS) pin. The above pins, A0-A9 and ROM SELECT, are always used as addressing pins. There are 2 additional pins which are mask programmable and can be used either individually or together as CHIP SELECTS. They are pins PB5 and PB6. When used as peripheral data pins they cannot be used as chip selects.

FIGURE 2. WRITE TIMING CHARACTERISTICS


FIGURE 3. READ TIMING CHARACTERISTICS


## INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The SY6530 is divided into four basic sections, RAM, ROM, I/O and TIMER. The RAM and ROM interface directly with the microprocessor through the system data bus and address lines. The I/O section consists of 28 -bit halves. Each half contains a Data Direction Register (DDR) and an I/O Register.

## ROM 1 K Byte ( 8 K Bits)

The $8 K$ ROM is in a $1024 \times 8$ configuration. Address lines A0-A9, as well as RS are needed to address the entire ROM. With the addition of CS1 and CS2, seven SY6530's may be addressed, giving $7168 \times 8$ bits of contiguous ROM.

## RAM - 64 Bytes ( 512 Bits)

A $64 \times 8$ static RAM is contained on the SY6530. It is addressed by A0-A5 (Byte Select), RS, A6, A7, A8, A9, and, depending on the number of chips in the system, CS1 and CS2.

## Internal Peripheral Registers

There are four internal registers, two data direction registers and two peripheral I/O data registers. The two data direction registers ( $A$ side and $B$ side) control the direction of the data into and out of the peripheral pins. $A$ " 1 " written into the Data Direction Register sets up the corresponding peripheral buffer pin as' an output. Therefore, anything then written into the I/O Register will appear on that corresponding peripheral pin. A " 0 " written into the DDR inhibits the output buffer from transmitting data to or from the I/O Register. For example, a " 1 " loaded into data direction $A$, position 3, sets up peripheral pin PA3 as an output. If a " 0 " had been loaded, PA3 would be configured as an input and remain in the high state. The two data 1/O registers are used to latch data from the Data Bus during a Write operation until the peripheral device can read the data supplied by the microprocessor array.
During a read operation the microprocessor is not reading the I/O Registers but in fact is reading the peripheral data pins. For the peripheral data pins which are programmed as outputs the microprocessor will read the corresponding data bits of the I/O Register. The only way the I/O Register data can be changed is by a microprocessor Write operation. The I/O Register is not affected by a Read of the data on the peripheral pins.

## Interval Timer

The Timer section of the SY6530 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 4.
The interval timer can be programmed to count up to 256 time intervals. Each time interval can be either 1T, 8T, 64T or 1024 T increments, where T is the system clock period. When a full count is reached, an interrupt flag is set to a logic " 1 ". After the interrupt flag is set the internal clock begins counting down to a maximum of -255 T . Thus, after the interrupt flag is set, a Read of the timer will tell how long since the flag was set to a maximum of 255T.
The 8 bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervls were to be counted, the pattern 00110100 would be put on the Data Bus and written into the Interval Time register.
At the same time that data is being written into the Interval Timer, the counting intervals of $1,864,1024 \mathrm{~T}$ are decoded from address lines $A 0$ amd A1. During a Read or Write operation address line A3 controls the interrupt capability of PB 7 , i.e., $\mathrm{A}_{3}=1$ enables $\overline{\mathrm{RQ}}$ on $\mathrm{PB} 7, \mathrm{~A}_{3}=0$ disables $\overline{\mathrm{RQ}}$ on PB 7 . When PB 7 is used as an interrupt flag with the interval timer it should be programmed as an input. If PB7 is enabled by A3 and an interrupt occurs PB7 will go low. When the timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., $51,50,49$, etc.

When the timer has counted down to 00000000 on the next count time an interrupt will occur and the counter will read 111111111 . After interrupt, the timer register decrements at a divide by " 1 " rate of the system clock. If after interrupt, the timer is read and a value of 11100111 is read, the time since interrupt is 28 T . The value read is in two's complement.

```
Value read = 11100100
Complement = 00011011
ADD 1 = 00011100=28.
```

Thus to arrive at the total elapsed time, merely do a two's complement add to the original time written into the timer. Again, assume time written as $00110100(=52)$. With a divide by 8 , total time to interrup is $(52 \times 8)+1=417 \mathrm{~T}$. Total elapsed time would be $416 \mathrm{~T}+28 \mathrm{~T}=444 \mathrm{~T}$, assuming the value read after interrupt was 11100100 .
After interrupt, whenever the timer is written or read the interrupt is reset. However, the reading of the timer at the same time the interrupt occurs will not reset the interrupt flag.

Figure 5 illustrates an example of interrupt.

FIGURE 4. BASIC ELEMENTS OF INTERVAL TIMER


FIGURE 5. TIMER INTERRUPT TIMING


WRITE T


IRO

1. Data written into Interval timer is $00110100=5210$
2. Data in Interval timer is $00011001=2510$

$$
52-\begin{gathered}
213 \\
8
\end{gathered}-1=52-26-1=25
$$

3. Data in Interval timer is $00000000=010$

$$
52-\frac{415}{8}-1=52-51-1=0
$$

4. Interrupt has occured at $\phi_{2}$ pulse \#416

Data in Interval timer = 11111111
5. Data in Interval timer is 10101100

$$
\begin{aligned}
& \text { two's complement is } 01010100=8410 \\
& 84+(52 \times 8)=50010
\end{aligned}
$$

When reading the timer after an interrupt, A3 should be low so as to disable the $\overline{\mathrm{RO}} \mathrm{pin}$. This is done so as to avoid future interrupts until another Write timer operation.

## ADDRESSING

Addressing of the SY6530 offers many variations to the user for greater flexibility. The system may be configured with RAM in lower memory, ROM in higher memory, and I/O registers with interval timers between the extremes. There are 10 address lines (AO-A9). In addition there is the possibility of 3 additional address lines to be used as chipselects and to distinguish between ROM, RAM, I/O and interval timer. Two of the additional lines are CS1 and CS2. The chip-select pins can also be PB5 and PB6. Whether the pins are used as chip-selects or peripheral I/O pins is a mask option and must be specified when ordering the part. Both pins act independently of each other in that either or both pins may be designated as chip-select. The third additional address line is RS. In a 2-chip system, RS would be used to distinguish between ROM and non-ROM sections of the SY6530. With the addressing pins available, a total of 7K contiguous ROM may be addressed with no external decode. Below is an example of a 1 -chip and a 7 -chip SY6530 addressing scheme.

## One-Chip Addressing

Figure 6 illustrates a 1 -chip system for the SY6530.

FIGURE 6. SY6530 ONE CHIP ADDRESS ENCODING DIAGRAM


## Seven-Chip Addressing

In the 7 -chip system the objective would be to have 7 K of contiguous ROM, with RAM in low order memory. The 7 K of ROM could be placed between addresses 65,535 and 1024. For this case, assume A13, A14, and A15 are all 1 . when addressing ROM, and 0 when addressing RAM or I/O. This would place the 7 K ROM between addresses 65,535 and 58,367 . The 2 pins designated as chip-select or I/O would be mask programmed as chip-select pins. Pin RS would be connected to address line A10. Pins CS1 and CS2 would be connected to address lines A11 and A12 respectively. See Figure 7.

The two examples shown would allow addressing of the ROM and RAM; however, once the $1 / O$ or timer has been addressed, further decoding is necessary to select which of the $1 / O$ registers is desired, as well as the coding of the interval timer.

## I/O Register - Timer Addressing

Figure 8 illustrates the address decoding for the internal elements and timer programming. Address lines A2 distinguishes $I / O$ registers from the timer. When A2 is high and I/O timer select is high, the $1 / O$ registers are addressed. Once the I/O registers are addressed, address lines A1 and A0 decode the desired register.

When the timer is selected A1 and A0 decode the divide by matrix. This decoding is defined in Figure 8. In addition, address A3 is used to enable the interrupt flag to PB7.

The addressing of the ROM select, RAM select and I/O timer select lines would be as follows:
FIGURE 7. SY6530 SEVEN CHIP ADDRESSING SCHEME

|  |  | $\begin{aligned} & \text { CS2 } \\ & \text { A12 } \end{aligned}$ | $\begin{aligned} & \text { CS1 } \\ & \text { A11 } \end{aligned}$ | $\begin{aligned} & \mathrm{RS} \emptyset \\ & \mathrm{~A} 10 \end{aligned}$ | A9 | A8 | A7 | A6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SY6530 \#1, | ROM SELECT | 0 | 0 | 1 | $x$ | $x$ | $x$ | $x$ |
|  | RAM SELECT | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | I/O TIMER | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| SY6530 \#2, | ROM SELECT | 0 | 1 | 0 | X | X | X | X |
|  | RAM SELECT | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  | I/O TIMER | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| SY6530 \#3, | ROM SELECT | 0 | 1 | 1 | X | $x$ | X | X |
|  | RAM SELECT | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
|  | I/O TIMER | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| SY6530 \#4, | ROM SELECT | 1 | 0 | 0 | X | X | X | X |
|  | RAM SELECT | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  | I/O TIMER | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| SY6530 \#5, | ROM SELECT | 1 | 0 | 1 | X | $\times$ | $x$. | $x$ |
|  | RAM SELECT | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
|  | 1/O TIMER | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| SY6530 \#6, | ROM SELECT | 1 | 1 | 0 | x | X | X | X |
|  | RAM SELECT | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
|  | I/O TIMER | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| SY6530 \#7, | ROM SELECT | 1 | 1 | 1 | $x$ | $x$ | $\times$ | X |
|  | RAM SELECT | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
|  | I/O TIMER | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

* RAM select for SY6530 \#5 would read $=\overline{\mathrm{A} 12} \cdot \overline{\mathrm{~A} 11} \cdot \overline{\mathrm{~A} 10} \cdot \overline{\mathrm{~A} 9} \cdot \mathrm{~A} 8 \cdot \overline{\mathrm{~A} 7} \cdot \overline{\mathrm{~A} 6}$

FIGURE 8. ADDRESSING DECODE FOR I/O REGISTER AND TIMER ADDRESSING DECODE

|  | ROM <br> SELECT | RAM <br> SELECT | I/O TIMER <br> SELECT | R/ $\bar{W}$ | A3 | A2 | A1 | A0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ ROM | 1 | 0 | 0 | 1 | - | - | - | - |
| WRITE RAM | 0 | 1 | 0 | 0 | - | - | - | - |
| READ RAM | 0 | 1 | 0 | 1 | - | - | - | - |
| WRITE DDRA | 0 | 0 | 1 | 0 | - | 0 | 0 | 1 |
| READ DDRA | 0 | 0 | 1 | 1 | - | 0 | 0 | 1 |
| WRITE DDRB | 0 | 0 | 1 | 0 | - | 0 | 1 | 1 |
| READ DDRB | 0 | 0 | 1 | 1 | - | 0 | 1 | 1 |
| WRITE PER. REG. A | 0 | 0 | 1 | 0 | - | 0 | 0 | 0 |
| READ PER. REG. A | 0 | 0 | 1 | 1 | - | 0 | 0 | 0 |
| WRITE PER. REG. B | 0 | 0 | 1 | 0 | - | 0 | 1 | 0 |
| READ PER. REG. B | 0 | 0 | 1 | 1 | - | 0 | 1 | 0 |

WRITE TIMER

| $\div 1 T$ | 0 | 0 | 1 | 0 | $*$ | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\div 8 T$ | 0 | 0 | 1 | 0 | $*$ | 1 | 0 | 1 |
| $\div 64 T$ | 0 | 0 | 1 | 0 | $*$ | 1 | 1 | 0 |
| $\div 1024 T$ | 0 | 0 | 1 | 0 | $*$ | 1 | 1 | 1 |
| EAD TIMER | 0 | 0 | 1 | 1 | $*$ | 1 | - | 0 |
| EAD INTERRUPT FLAG | 0 | 0 | 1 | 1 | - | 1 | - | 1 |

[^3]

NOTE: Pin No. 1 is in lower left corner when
symbolization is in normal orientation
PACKAGE OUTLINE


PIN DESIGNATION

## PROGRAMMING INSTRUCTIONS

The SY6530 utilizes computer aided techniques to manufacture and test custom ROM patterns. The pattern and address coding is supplied to Synertek in any of several formats.

1) 2708-type EPROMs.
2) Synertek data card formats.
3) Other input formats, providing they can be translated into one of the above.

## Synertek Data Card Format

A. The format for the first and all succeeding records, except for the last record, in a file is as follows:
; $\mathrm{N}_{1} \mathrm{~N}_{0}$
$A_{3} A_{2} A_{1} A_{0}$
$\left(D_{1} D_{0}\right)_{1}$
$\left(D_{1} D_{0}\right)_{2} \quad X_{3} X_{2} X_{1} X_{0}$
where:

1. All characters ( $N, A, D, X$ ) are the $A S C I I$ characters 0 through $F$, each representing a hexadecimal digit.
2. ; is a record mark indicating the start of a record.
3. $N_{1} N_{0}=$ the number of bytes of data in this record (in hexadecimal). Each pair of hexadecimal characters ( $\mathrm{D}_{1} \mathrm{D}_{0}$ ) represents a single byte in the record.
4. $A_{3} A_{2} A_{1} A_{0}=$ the hexadecimal starting address for the record. $A_{3}$ represents address bits 15 through 12 , etc. The 8 -bit byte represented by $\left(D_{1} D_{0}\right)_{1}$ is stored in address $A_{3} A_{2} A_{1} A_{0} ;\left(D_{1} D_{0}\right)_{2}$ is stored in $\left(A_{3} A_{2} A_{1} A_{0}\right)$ +1 , etc.
5. $\left\langle D_{1} D_{0}\right\rangle=$ two hexadecimal digits representing an 8 -bit byte of data. $\left(D_{1}=\right.$ high order 4 binary bits and $D_{0}=$ low-order 4 bits). A maximum of 18 (Hex) or 24 (decimal) bytes of data per record is permitted.
6. $X_{3} X_{2} X_{1} X_{0}=$ record check sum. This is the hexadecimal sum of all characters in the record, including $N_{1} N_{0}$ and $A_{3} A_{2} A_{1} A_{0}$ but exclucing the record mark and the check sum characters. To generate the check sum, each byte of data (represented by two ASCII characters), is treated as 8 binary bits. The binary sum of these 8 -bit bytes is truncated to 16 binary bits ( 4 hexadecimal digits) and is then represented in the record as four ASCII characters $\left(X_{3} X_{2} X_{1} X_{0}\right)$.
B. The format for the last record in a file is as follows:
; $\begin{array}{llll}00 & \mathrm{C}_{3} \mathrm{C}_{2} \mathrm{C}_{1} \mathrm{C}_{0} & \mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\end{array}$
7. $00=$ zero bytes of data in this record. This identifies this as the final record in a file.
8. $\mathrm{C}_{3} \mathrm{C}_{2} \mathrm{C}_{1} \mathrm{C}_{0}=$ the total number of records (in hexadecimal) in this file, including the last record.
9. $X_{3} X_{2} X_{1} X_{0}=$ check sum for this record.
C. Example

The following example illustrates the exact format of the hex interface file in both listing and punched paper tape form.
;18F000CA86004CO0F0FDF9212D21FF292DBF2161F5F7FF657D677D0D40 ; 18 F018E564672DFD7575E50000CF4112F800925198D200539192F20C98 ; 18 F03008DB02880810DE12D894189AC2830E9800FBB6232F087F650AA5 ;18F048036E20EF2FA58D4465E8FDF93DE775EF257FB520ED64657C0DEB ;18F0607F11 D05A1EDF0250B0DAFE009252909912DB108A0298DE080COD ; 18 F078 D95058DF82 D2 D79A00ED65E68724EE05212764A5F5BDA9050E2C ; 18 F090EC20FF652525246933213F20FF31293B7E18D65042DE40500A92 ; 18 F0A81E5E5B02534 A53 DE4 A9 B1 89259969 F589E5E92DF52 DE9E9A0CA2 ; 18 FOCOOOB3 268 D2400EF6765E7AOB5606725217020AF35EDF5 202 F0C0 8 ; 18 F0 D8 692525342 B35 256 CDF12F2785FFF547FD2E2D6525BDF5A720D26 ; 10 F0F0 12 DB 020 F 1 A1 ABF 86 D2 DA9 ADAC8 DECA1 B0A1 2 ;OOOOOBOOOB

## ADDITIONAL PATTERN INFORMATION

In addition to the ROM data patterns, it is necessary to provide the information outlined below.

```
CUSTOMER NAME
CUSTOMER PART NO.
CUSTOMER CONTACT (NAME)
CUSTOMER TELEPHONE NO.
CS1/PB6 (ENTER "CS1" OR "PB6')
CS2/PB5 (ENTER "CS2" OR "PB5")
PULL-UP RESISTOR ON PB7 ("YES" OR "NO")
LOGIC FORMAT ("POS" OR "NEG")
```

DEVICE ADDRESSING (Enter "H" for High, "L" for Low, or " $N$ " for don't care)

|  | RS | CS1 | CS2 | A9 | A8 | A7 | A6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM SELECT |  |  |  |  |  |  |  |
| RAM SELECT |  |  |  |  |  |  |  |
| I/O TIMER SELECT |  |  |  |  |  |  |  |

Send Information To:
Synertek - ROM
P.O. Box 552

Santa Clara, CA 95052

## SY6530 CUSTOMER SPECIFICATION FORM

1. Date.
2. Customer name.
3. Customer part no.
(maximum 10 digits)
4. Synertek " $C$ " number.
5. Customer Contact.
6. Customer phone number
7. Chip Select Code
(Check one square in each block)

| CS1 |  |
| :--- | :--- |
| PB6 |  |


| CS2 |  |
| :--- | :--- |
| PB5 |  |


| PULL UP | YES |
| :--- | ---: |
| ON PB7 |  |
|  |  |

8. ROM/RAM/I-O SELECTS (Specify H or L or N (don't care) in each box.

|  | RS | CS1 | CS2 | A9 | A8 | A7 | A6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM SELECT |  |  |  | N | N | N | N |
| RAM SELECT |  |  |  |  |  |  |  |
| I/O SELECT |  |  |  |  |  |  |  |

9. Customer's Input

Punched Cards
Punched Tape
10. Data Format

MOS Technology
Intel Hex
Intel BPNF
Binary
11. Logic Format

Positive
Negative
12. Verification Status

Hold
Not Required

The SY6532 is designed to operate in conjuction with the SY6500 Microprocessor Family. It is comprised of a $128 \times 8$ static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, a software programmable interval timer with interrupt capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge-detect interrupt circuit.

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- Programmable edge-sensitive interrupt
- $128 \times 8$ static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers

Figure 1. 6532 BLOCK DIAGRAM


MAXIMUM RATINGS

| RATING | SYMBOL | VOLTAGE | UNIT |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -.3 to +7.0 | V |
| Input/Output Voltage | $\mathrm{V}_{\text {IN }}$ | -3 to +7.0 | V |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{OP}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARATERISTICS ( $\mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {SS }}+2.4$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Input Low Voltage | VIL | VSS - . 3 |  | $\mathrm{VSS}^{+.} 4$ | V |
| Input Leakage Current; $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}+5 \mathrm{~V}$ $\mathrm{A} \emptyset$ - $\mathrm{A} 6, \overline{\mathrm{RS}}, \mathrm{R} / \mathrm{W}, \overline{\mathrm{RES}}, ~ \emptyset 2, \mathrm{CS} 1, \overline{\mathrm{CS} 2}$ | IIN |  | 1.0 | 2.5 | $\mu \mathrm{A}$ |
| Input Leakage Current for High Impedance State (Three State); $\mathrm{V}_{\mathrm{IN}}=.4 \mathrm{~V}$ to $2.4 \mathrm{~V} ; \mathrm{D} \emptyset$-D7 | ITSI |  | $\pm 1.0$ | $\pm 10.0$ | $\mu \mathrm{A}$ |
| Input High Current; $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ РА $\emptyset$-РА7, $\mathrm{PB} \emptyset-\mathrm{PB} 7$ | IIH | -100. | -300. |  | $\mu \mathrm{A}$ |
| Input Low Current; $\mathrm{V}_{\mathrm{IN}}=.4 \mathrm{~V}$ PA $\emptyset$-PA7, PB $\emptyset$-PB7 | IIL |  | -1.0 | -1.6 | MA |
| Output High Voltage $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{LOAD}} \leqslant-100 \mu \mathrm{~A}(\mathrm{PA} \emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset-\mathrm{PB} 7, \mathrm{D} \emptyset-\mathrm{D} 7) \\ \mathrm{I}_{\mathrm{LOAD}} \leqslant 3 \mathrm{MA}(\mathrm{~PB} \emptyset-\mathrm{PB} 7) \\ \hline \end{gathered}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}+2.4 \\ & \mathrm{~V}_{\mathrm{SS}}+1.5 \end{aligned}$ |  |  | V |
| Output Low Voltage $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{LOAD}} \leqslant 1.6 \mathrm{MA}$ | VOL |  |  | $\mathrm{VSS}^{+} .4$ | V |
| Output High Current (Sourcing); $\begin{aligned} & \mathrm{VOH} \geqslant 2.4 \mathrm{~V}(\mathrm{PA} \emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset-\mathrm{PB} 7, \mathrm{D} \emptyset-\mathrm{D} 7) \\ & \geqslant 1.5 \mathrm{~V} \text { Available for direct transistor } \\ & \text { drive }(\mathrm{PB} \emptyset-\mathrm{PB} 7) \end{aligned}$ | IOH | $\begin{array}{r} -100 \\ 3.0 \end{array}$ | $\begin{gathered} -1000 \\ 5.0 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{MA} \end{aligned}$ |
| Output Low Current (Sinking); $\mathrm{V}_{\mathrm{OL}} \leqslant .4 \mathrm{~V}$ | IOL | 1.6 |  |  | MA |
| Clock Input Capacitance | $\mathrm{C}_{\mathrm{Clk}}$ |  |  | 30 | pf |
| Input Capacitance | CIN |  |  | 10 | pf |
| Output Capacitance | COUT |  |  | 10 | pf |
| Power Dissipation | ICC |  | 100 | 125 | mA |

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.

WRITE TIMING CHARACTERISTICS


READ TIMING CHARACTERISTICS


## WRITE TIMING CHARACTERISTICS

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Clock Period | TCYC | 1 |  |  | $\mu \mathrm{~S}$ |
| Rise \& Fall Times | TR, TF |  |  | 25 | NS |
| Clock Pulse Width | TC | 470 |  |  | NS |
| R/W valid before positive transition of clock | TWCW | 180 |  |  | NS |
| Address valid before positive transition of clock | TACW | 180 |  |  | NS |
| Data Bus valid before negative transition of clock | TDCW | 300 |  |  | NS |
| Data Bus Hold Time | THW | 10 |  |  | NS |
| Peripheral data valid after negative transition of clock | TCPW |  |  | 1 | $\mu \mathrm{~S}$ |
| Peripheral data valid after negative transition of clock driving CMOS <br> (Level = VCC $=30 \%)$ | TCMOS |  |  | 2 | $\mu \mathrm{~S}$ |

## READ TIMING CHARACTERISTICS

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| R/W valid after positive transition of clock | TWCR | 180 |  |  | NS |
| Address valid before positive transition of clock | TACR | 180 |  |  | NS |
| Peripheral data valid before positive transition of clock | TPCR | 300 |  |  | NS |
| Data Bus valid after positive transition of clock | TCDR |  |  | 395 | NS |
| Data Bus Hold Time | THR | 10 |  |  | NS |
| $\overline{\text { IRQ } \text { (Interval Timer Interrupt) valid before positive transition of clock }}$ | TIC | 200 |  |  | NS |

Loading $=30 \mathrm{pf}+1 \mathrm{TTL}$ load for $\mathrm{PA} \emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset-\mathrm{PB} 7$
$=130 \mathrm{pf}+1 \mathrm{TTL}$ load for $\mathrm{D} \emptyset-\mathrm{D} 7$

## INTERFACE SIGNAL DESCRIPTION

## Reset ( $\overline{\mathrm{RES}}$ )

During system initialization a Logic " 0 " on the $\overline{\mathrm{RES}}$ input will cause a zeroing of all four I/O registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during Reset. Interrupt capability is disabled with the $\overline{\mathrm{RES}}$ signal. The $\overline{\mathrm{RES}}$ signal must be held low for at least one clock period when reset is required.

## Input Clock

The input clock is a system Phase Two clock which can be either a low level clock ( $\mathrm{V}_{\mathrm{IL}}<0.4, \mathrm{~V}_{\mathrm{IH}}>2.4$ ) or high level clock ( $\mathrm{V}_{\mathrm{IL}}<0.2, \mathrm{~V}_{\mathrm{IH}}=\mathrm{Vcc}_{-.2}^{+}{ }_{-}^{+}$).

## Read/Write (RN)

The $\mathrm{R} / \mathrm{W}$ signal is supplied by the microprocessor array and is used to control the transfer of data to and from the microprocessor array and the SY6532. A high on the R/W pin allows the processor to read (with proper addressing) the data supplied by the SY6532. A low on the R/W pin allows a write (with proper addressing) to the SY6532.

## Interrupt Request ( $\overline{\mathbf{I R O}}$ )

The $\overline{\operatorname{IRQ}}$ pin is an interrupt pin from the interrupt control logic. It will be normally high with a low indicating an interrupt from the SY6532. $\overline{\mathrm{IRQ}}$ is an open-drain output, permitting several units to be wire-or'ed to the common $\overline{\mathrm{IRQ}}$ microprocessor input pin. The $\overline{\mathrm{IRQ}}$ pin may be activated by a transition on PA7 or timeout of the interval timer.

## Data Bus (D0-D7)

The SY6532 has eight bi-directional data pins (D0-D7). These pins connect to the system's data lines and allow transfer of data to and from the microprocessor array. The output buffers remain in the off state except when a Read operation occurs.

## Peripheral Data Ports

The SY6532 has 16 pins available for peripheral $\mathrm{I} / \mathrm{O}$ operations. Each pin is individually programmable to act as either an input or an output. The 16 pins are divided into two 8-bit ports, PA0-PA7 and PB0-PB7. PA7 may also function as an interrupt input pin. This feature is described in another section. The pins are set up as an input by writing a " 0 " into the corresponding bit of the data direction register. A " 1 " into the data direction register will cause its corresponding bit to be an output. When in the input mode, the peripheral output buffers are in the " 1 " state and a pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor unit reads the peripheral pin. When the peripheral device gets information from the SY6532 it receives data stored in the data register. The microprocessor will read correct information if the peripheral lines are greater than 2.4 volts for a " 1 " and less than 0.4 volts for a " 0 " as the peripheral pins are all TTL compatible. Pins PB0-PB7 are also capable of sourcing 3 ma at 1.5 v thus making them capable of direct transistor drive.

## Address Lines (A0-A6)

There are 7 address pins. In addition to these, there is the $\overline{\mathrm{RS}}$ pin. The above pins, $\mathrm{A} 0-\mathrm{A} 6$ and $\overline{\mathrm{RS}}$, are always used as addressing pins. There are 2 additional pins which are used as CHIP SELECTS. They are pins CS1 and $\overline{\mathrm{CS}} 2$.

## INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The SY6532 is divided into four basic sections: RAM, I/O, Timer, and Interrupt Control. The RAM interfaces directly with the microprocessor through the system data bus and address lines. The I/O section consists of two 8 -bit halves. Each half contains a Data Direction Register (DDR) and an I/O register.
RAM 128 Bytes ( 1024 Bits)
A $128 \times 8$ static RAM is contained on the SY6532. It is addressed by A0-A6 (Byte Select), $\overline{\mathrm{RS}}, \mathrm{CS}$, and $\overline{\mathrm{CS} 2}$.

## Internal Peripheral Registers

There are four 8-bit internal registers: two data direction registers and two output registers. The two data direction registers ( $A$ side and $B$ side) control the direction of data into and out of the peripheral $I / O$ pins. A logic zero in a bit of the data direction register (DDRA and DDRB) causes the corresponding pin of the I/O port to act as an input. A logic one causes the corresponding pin to act as an output. The voltage on any pin programmed as an output is determined by the corresponding bit in the output register (ORA and ORB).

Data is read directly from the PA pins during a peripheral read operation. Thus, for a PA pin programmed as an output, the data transferred into the processor will be the same as the data in the ORA only if the voltage on the pin is allowed to be $\geqslant 2.4$ volts for a logic one and $\leqslant 0.4$ volts for a zero. If the loading on the pin does not allow this, then the data resulting from the read operation may not match the contents of ORA.
The output buffers for the PB pins are somewhat different from the PA buffers. The PB buffers are push-pull devices which are capable of sourcing 3 ma at 1.5 volts. This allows for these pins to directly drive transistor circuits. To assure that the processor will read the proper data when performing a peripheral read operation, logic is provided in the peripheral B port to permit the processor to read the contents of ORB, instead of the PB pins as is the case for the PA port.

## Interval Timer

The timer section of the SY6532 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 2.

The interval timer can be programmed to count up to 256 time intervals. Each time interval can be either 1T, 8 T, 64 T or 1024 T increments, where T is the system clock period. When a full count is reached, and interrupt flag is set to a logic " 1 ." After the interrupt flag is set the internal clock begins counting down to a maximum of -255 T . Thus, after the interrupt flag is set, a Read of the timer will tell how long since the flag was set up to a maximum of 255 T .
The 8 -bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern 00110100 would be put on the Data Bus and written into the Interval Time register.

At the same time that data is being written to the Interval Timer, the counting intervals of $1,8,64,1024 \mathrm{~T}$ are decoded from address lines A0 and A1. During a Read or Write operation address line A3 controls the interrupt capability of $\overline{\text { IRQ }}$, i.e., $\mathrm{A}_{3}=1$ enables $\overline{\text { IRQ }}, \mathrm{A}_{3}=0$ disables $\overline{\text { IRQ }}$. In either case, when timeout occurs, bit 7 of the Interrupt Flag Register is set. This flag is cleared when the Timer register is either read from or written to by the processor. If $\overline{\mathrm{IRQ}}$ is enabled by A3 and an interrupt occurs $\overline{I R Q}$ will go low. When the timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., $51,50,49$, etc.
When the timer has counted down to 00000000 on the next count time an interrupt will occur and the counter will read 1111111111 . After interrupt, the timer register decrements at a divide by " 1 " rate of the system clock. If after interrupt, the timer is read and a value of 11100100 is read, the time since interrupt is 28 T . The value read is in two's complement.

$$
\begin{array}{ll}
\text { Value read } & =111100100 \\
\text { Complement } & =000111011 \\
\text { Add } 1 & =00011100=28 .
\end{array}
$$

Figure 2. BASIC ELEMENTS OF INTERVAL TIMER


Thus, to arrive at the total elapsed time, merely do a two's complement add to the original time written into the timer. Again, assume time written as $00110100(=52)$. With a divide by 8 , total time to interrupt is $(52 \times 8)+1=417 \mathrm{~T}$. Total elapsed time would be $416 \mathrm{~T}+28 \mathrm{~T}=444 \mathrm{~T}$, assuming the value read after interrupt was 11100100 .
After interrupt, whenever the timer is written or read the interrupt is reset. However, the reading of the timer at the same time the interrupt occurs will not reset the interrupt flag.
Figure 3 illustrates an example of interrupt.

Figure 3. TIMER INTERRUPT TIMING


WRIte t

$\overline{\mathrm{RO}}$

1. Data written into interval timers is $00110100=5210$
2. Data in Interval timer is $00011001=2510$

$$
52-\frac{213}{8}-1=52-26-1=25
$$

3. Data in Interval timer is $00000000=010$

$$
52-\frac{415}{8}-1=52-51-1=0
$$

4. Interrupt has occurred at $\emptyset 2$ pulse \#416

Data in Interval timer $=11111111$
5. Data in Interval timer is 10101100
two's complement is $01010100=8410$ $84+(52 \times 8)=50010$

When reading the timer after an interrupt, A 3 should be low so as to disable the $\overline{\mathrm{IRQ}}$ pin. This is done so as to avoid future interrupts until after another Write operation.

## Interrupt Flag Register

The Interrupt Flag Register consists of two bits: the timer interrupt flag and the PA7 interrupt flag. When a read operation is performed on the Interrupt Flag Register, the bits are transferred to the processor on the data bus, as the diagram below, indicates.

Figure 4. INTERRUPT FLAG REGISTER


The PA7 flag is cleared when the Interrupt Flag Register is read. The timer flag is cleared when the timer register is either written or read.

## ADDRESSING

Addressing of the SY6532 is accomplished by the 7 addressing pins, the $\overline{\mathrm{RS}}$ pin and the two chip select pins CS1 and $\overline{\mathrm{CS} 2}$. To address the RAM, CS1 must be high with $\overline{\mathrm{CS} 2}$ and $\overline{\mathrm{RS}}$ low. To address the I/O and Interval timer CS1 and $\overline{\mathrm{RS}}$ must be high with $\overline{\mathrm{CS} 2}$ low. As can be seen to access the chip CS 1 is high and $\overline{\mathrm{CS} 2}$ is low. To distinguish between RAM or I/O Timer the $\overline{\mathrm{RS}}$ pin is used. When this pin is low the RAM is addressed, when high the I/O Interval timer section is addressed. To distinguish between timer and I/O address line A2 is utilized. When A2 is high the interval timer is accessed. When A2 is low the $I / O$ section is addressed. Table 1 illustrates the chip addressing.

## Edge Sense Interrupt

In addition to its use as a peripheral I/O line, the PA7 pin can function as an edge sensitive input. In this mode, an active transition on PA7 will set the internal interrupt flag (bit 6 of the Interrupt Flag Register). When this occurs, and providing the PA7 interrupt is enabled, the $\overline{\mathrm{IRQ}}$ output will go low.

Control of the PA7 edge detecting logic is accomplished by performing a write operation to one of four addresses. The data lines for this operation are "don't care" and the addresses to be used are found in Figure 4.
The setting of the internal interrupt flag by an active transition on PA7 is always enabled, no matter whether PA7 is set up as an input or an output.
The $\overline{\mathrm{RES}}$ signal disables the PA7 interrupt and sets the active transition to the negative edge-detect state. During the reset operation, the interrupt flag may be set by a negative transition. It may, therefore, be necessary to clear the flag before its normal use as an edge detecting input is enabled. This can be achieved by reading the Interrupt Flag Register, as defined by Figure 4 immediately after reset.

## 1/O Register - Timer Addressing

Table 1 illustrates the address decoding for the internal elements and timer programming. Address line A2 distinquishes I/O registers from the timer. When A 2 is low and $\overline{\mathrm{RS}}$ is high, the I/O registers are addressed. Once the I/O registers are addressed, address lines A 1 and A 0 decode the desired register.
When the timer is selected A1 and A0 decode the "divide-by" matrix. This decoding is defined in Table 1. In addition, Address $A .3$ is used to enable the interrupt flag to $\overline{I R Q}$.

Table 1 ADDRESSING DECODE

| OPERATION | $\overline{\mathrm{RS}}$ | R/W | A4 | A3 | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write RAM | 0 | 0 | - | - | - | - | - |
| Read RAM | 0 | 1 | - | - | - | - | - |
| Write DDRA | 1 | 0 | - | - | 0 | 0 | 1 |
| Read DDRA | 1 | 1 | - | - | 0 | 0 | 1 |
| Write DDRB | 1 | 0 | - |  | 0 | 1 | 1 |
| Read DDRB | 1 | 1 | - | - | 0 | 1 | 1 |
| Write Output Reg A | 1 | 0 | - | - | 0 | 0 | 0 |
| Read Output Reg A | 1 | 1 | - | - | 0 | 0 | 0 |
| Write Output Reg B | 1 | 0 | - | - | 0 | 1 | 0 |
| Read Output Reg B | 1 | 1 | - | - | 0 | 1 | 0 |
| Write Timer |  |  |  |  |  |  |  |
| $\div 1 \mathrm{~T}$ | 1 | 0 | 1 | (a) | 1 | 0 | 0 |
| $\div 8 \mathrm{~T}$ | 1 | 0 | 1 | (a) | 1 | 0 | 1 |
| $\div 64 \mathrm{~T}$ | 1 | 0 | 1 | (a) | 1 | 1 | 0 |
| $\div 1024 \mathrm{~T}$ | 1 | 0 | 1 | (a) | 1 | 1 | 1 |
| Read Timer | 1 | 1 | - | (a) | 1 | - | 0 |
| Read Interrupt Flag | 1 | 1 | - | - | 1 | - | 1 |
| Write Edge Detect Control | 1 | 0 | 0 | - | 1 | (b) | (c) |

NOTES: $\quad-=$ Don't Care, " 1 " = High level $(\geqslant 2.4 \mathrm{~V})$, " 0 " = Low level $(\leqslant 0.4 \mathrm{~V})$
(a) A3 $=0$ to disable interrupt from timer to $\overline{\text { IRQ }}$
(c) $\mathrm{A} 0=0$ for negative edge-detect
$\mathrm{A} 3=1$ to enable interrupt from timer to $\overline{\mathrm{IRQ}}$
$\mathrm{A} 0=1$ for positive edge-detect
(b) $\mathrm{A} 1=0$ to disable interrupt from PA7 to $\overline{\mathrm{IRQ}}$ $\mathrm{Al}=1$ to enable interrupt from PA 7 to $\overline{\mathrm{IRQ}}$

PACKAGE OUTLINE


NOTE: Pin No. 1 is in lower left corner when symbolization is in normal orientation

PIN DESIGNATION


CRT Controller
SY6545

## MICROPROCESSOR PRODUCTS

- Single +5 volt ( $\pm 5 \%$ ) power supply.
- Alphanumeric and limited graphics capabilities.
- Fully programmable display (rows, columns, blanking, etc.).
- Interlaced or non-interlaced scan.
- $50 / 60 \mathrm{~Hz}$ operation.
- Fully programmable cursor.
- External light pen capability.
- Capable of addressing up to 16 K character refresh RAM.
- No DMA required.
- Pin-compatible with MC6845.
- Row/Column or straight-binary addressing for refresh RAM.
- Refresh RAM may be configured as part of microprocessor memory field or independently slaved to 6545.
- Internal 8-bit status register.
- CRTC-controlled memory update modes: Interleaved and during blanking

The SY6545 is a CRT Controller intended to provide capability for interfacing the 6500/6800 microprocessor families to CRT or TV-type raster scan displays. A unique
feature is the inclusion of several modes of operation, so that the system designer can configure the system with a wide assortment of techniques.

## INTERFACE DIAGRAM



## PIN DESIGNATION



## MAXIMUM RATINGS

Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ -0.3 V to +7.0 V
Input/Output Voltage, $\mathrm{V}_{\text {IN }}$
Operating Temperature, $\mathrm{T}_{\mathrm{OP}}$
Storage Temperature, $\mathrm{T}_{\text {STG }}$
-0.3 V to +7.0 V
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

All inputs contain protection circuitry to prevent damage
 to prevent unnecessary application of voltages in excess of the allowable limits.

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Characteristic | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $V_{\text {cc }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.8 | V |
| IIN | Input Leakage ( $\phi 2, \mathrm{R} / \overline{\mathrm{w}}, \overline{\mathrm{RES}}, \overline{\mathrm{CS}}, \mathrm{RS}, \mathrm{LPEN}, \mathrm{CCLK}$ ) | - | 2.5 | $\mu \mathrm{A}$ |
| ${ }^{\text {ITSI }}$ | Three-State Input Leakage (DB0-DB7) $V_{I N}=0.4 \text { to } 2.4 \mathrm{~V}$ | - | 10.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage <br> $I_{\text {LOAD }}=205 \mu \mathrm{~A}$ (DB0-DB7) <br> ILOAD $=100 \mu \mathrm{~A}$ (all others) | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $I_{\text {LOAD }}=1.6 \mathrm{~mA}$ | - | 0.4 | V |
| $P_{D}$ | Power Dissipation | - | 700 | mW |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance $\phi 2, \mathrm{R} / \overline{\mathrm{w}}, \overline{\mathrm{RES}}, \overline{\mathrm{CS}}, \mathrm{RS}$, LPEN, CCLK DB0-DB7 | - | $\begin{aligned} & 10.0 \\ & 12.5 \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | - | 10.0 | pF |

## WRITE TIMING CHARACTERISTICS


( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Characteristic | SY6545 |  | SY6545A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| ${ }^{t} \mathrm{CYC}$ | Cycle Time | 1.0 | 40 | 0.5 | 40 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ C | $\phi 2$ Pulse Width | 470 | - | 235 | - | ns |
| $\mathrm{t}_{\text {ACW }}$ | Address Set-Up Time | 180 | - | 90 | - | ns |
| ${ }^{\mathrm{t}}{ }^{\text {CAH }}$ | Address Hold Time | 0 | - | 0 | - | ns |
| $t_{\text {wCW }}$ | R/ $\bar{W}$ Set-Up Time | 180 | - | 90 | - | ns |
| ${ }^{\text {c }}$ WH | R/W Hold Time | 0 | - | 0 | - | ns |
| ${ }^{\text {D }}$ DCW | Data Bus Set-Up Time | 300 | - | 150 | - | ns |
| ${ }^{\text {HW }}$ | Data Bus Hold Time | 10 | - | 10 | - | ns |

( $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=10$ to 30 ns )

## TEST LOAD


$\mathrm{R}=11 \mathrm{~K} \Omega$ FOR $\mathrm{DB}_{0}-\mathrm{DB}_{7}$
$=24 K \Omega$ FOR ALL OTHER OUTPUTS

READ TIMING CHARACTERISTICS

$\left(V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=0\right.$ to $70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Characteristic | SY6545 |  | SY6545A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {t }}$ CYC | Cycle Time | 1.0 | 40 | 0.5 | 40 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ c | $\phi 2$ Pulse Width | 470 | - | 235 | - | ns |
| $t_{\text {ACR }}$ | Address Set-Up Time | 180 | - | 90 | - | ns |
| tcar | Address Hold Time | 0 | - | 0 | - | ns |
| twCR | R/w Set-Up Time | 180 | - | 90 | - | ns |
| ${ }^{\text {t CDR }}$ | Read Access Time | - | 395 | - | 200 | ns |
| $\mathrm{t}_{\mathrm{HR}}$ | Read Hold Time | 10 | - | 10 | - | ns |

( $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=10$ to 30 ns )

## SYSTEM TIMING DEFINITIONS



| Output | Parameter |
| :--- | :---: |
| MAO-MA13 | $\mathrm{t}_{\text {MAD }}$ |
| RAO-RA4 | $\mathrm{t}_{\text {RAD }}$ |
| DISPLAY-ENABLE | $\mathrm{t}_{\text {DTD }}$ |
| HSYNC | $\mathrm{t}_{\text {HSD }}$ |
| VSYNC | $\mathrm{t}_{\mathrm{VSD}}$ |
| CURSOR | $\mathrm{t}_{\text {CDD }}$ |

## LIGHT PEN STROBE TIMING DEFINITIONS



NOTE: "Safe" time position for LPEN positive edge to cause address $n+2$ to load into Light Pen Register
${ }^{t_{\text {LP2 }}}$ and $\mathrm{t}_{\text {LP1 }}$ are time positions causing uncertain results.

SYSTEM TIMING PARAMETERS $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}+5 \%, \mathrm{~T}_{\mathrm{A}}=0\right.$ to $70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Characteristics | SY6545 |  | SY6545A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {t }}$ CCY | Character Clock Cycle Time | 400 | - | 400 | - | ns |
| ${ }^{\mathrm{t}} \mathrm{CCH}$ | Character Clock Pulse Width | 200 | - | 200 | - | ns |
| $t_{\text {MAD }}$ | MA0-MA13 Propagation Delay | - | 160 | - | 160 | ns |
| ${ }^{\text {t RAD }}$ | RA0-RA4 Propagation Delay | - | 160 | - | 160 | ns |
| ${ }^{\text {t }}$ DTD | DISPLAY ENABLE Propagation Delay | - | 300 | - | 300 | ns |
| $t_{\text {HSD }}$ | HSYNC Propagation Delay | - | 300 | - | 300 | ns |
| tVSD | VSYNC Propagation Delay | - | 300 | - | 300 | ns |
| ${ }^{\text {t }}$ CDD | CURSOR Propagation Delay | - | 300 | - | 300 | ns |
| ${ }^{\text {t LPH }}$ | LPEN Strobe Width | 100 | - | 100 | - | ns |
| $\mathrm{t}_{\text {LP1 }}$ | LPEN to CCLK Delay | 120 | - | 120 | - | ns |
| ${ }_{\text {t }}$ LP2 | CCLK to LPEN Delay | 0 | - | - | - | ns |

$\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}(\max )$

## LOGICAL TIMING FOR UPDATE STROBE



## MPU INTERFACE SIGNAL DESCRIPTION

 $\phi 2$ (Clock)The input clock is the system $\phi 2$ clock and is used to trigger all data transfers between the system microprocessor and the SY6545.

## R/W (Read/Write)

The $R / \bar{w}$ signal is generated by the microprocessor and is used to control the direction of data transfers. A high on the $R / \bar{w}$ pin allows the processor to read the data supplied by the SY6545; a low on the R/W pin allows a write to the SY6545.

## $\overline{\mathrm{CS}}$ (Chip Select)

The Chip Select input is normally connected to the processor address bus either directly or through a decoder. The SY6545 is selected when $\overline{\mathrm{CS}}$ is low.

## RS (Register Select)

The Register Select input is used to access internal registers. A low on this pin permits writes into the Address Register and reads from the Status Register. The contents of the Address Register is the identity of the register accessed when RS is high.

## $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ (Data Bus)

The $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ pins are the eight data lines used for transfer of data between the processor and the SY6545. These lines are bi-directional and are normally high-impedance except during read cycles when the chip is selected.

## VIDEO INTERFACE SIGNAL DESCRIPTION HSYNC (Horizontal Sync)

The HSYNC signal is an active-high output used to determine the horizontal position of displayed text. It may drive a CRT monitor directly or may be used for composite video generation. HSYNC time position and width are fully programmable.

## VSYNC (Vertical Sync)

The VSYNC signal is an active-high output used to determine the vertical position of displayed text. Like HSYNC, VSYNC may be used to drive a CRT monitor or composite video generation circuits. VSYNC position and width are both fully programmable.

## DISPLAY ENABLE

The DISPLAY ENABLE signal is an active-high output and is used to indicate when the SY6545 is generating active display information. The number of horizontal displayed characters and the number of vertical displayed characters are both fully programmable and together are used to generate the DISPLAY ENABLE signal. Display Enable can be delayed by one character time by setting bit 4 of R8 to a "1".

## CURSOR

The CURSOR signal is an active-high output and is used to indicate when the scan coincides with the programmed cursor position. The cursor position may be programmed to be any character in the address field. Furthermore, within the character, the cursor may be programmed to be any block of scan lines, since the start scan line and the end scan line are both programmable.

## LPEN

The LPEN signal is an edge-sensitive input and is used to load the internal Light Pen Register with the contents of the Refresh Scan Counter at the time the active edge occurs. The active edge of LPEN is the low-to-high transition.

## CCLK

The CCLK signal is the character timing clock input and is used as the time base for all internal count/control functions.

## $\overline{R E S}$

The $\overline{\mathrm{RES}}$ signal is an active-low input used to initialize all internal scan counter circuits. When $\overline{\mathrm{RES}}$ is low, all internal counters are stopped and cleared, all scan and video outputs are low, and control registers are unaffected. $\overline{\mathrm{RES}}$ must stay low for at least one CCLK period. All scan timing is initiated when $\overrightarrow{R E S}$ goes high. In this way, $\overline{\mathrm{RES}}$ can be used to synchronize display frame timing with line frequency.

## MEMORY ADDRESS SIGNAL DESCRIPTION

## MA0-MA13 (Refresh RAM Address Lines)

These signals are active-high outputs and are used to address the Refresh RAM for character storage and display operations. The starting scan address is fully programmable and the ending scan address is determined by the total number of characters displayed, which is also programmable, in terms of characters/line and lines/frame.
There are two selectable address modes for MAO-MA13:
In the straight binary mode, characters are stored in successive memory locations. Thus, the software must be designed so that row and column character co-ordinates are translated into sequentially-numbered addresses. In the row/column mode MAO-MA7 become column addresses CC0-CC7 and MA8-MA13 become row addresses CRO-CR5. In this case, the software can manipulate characters in terms of row and column locations, but additional address compression circuits are needed to convert the CCO-CC7 and CRO-CR5 addresses into a memoryefficient binary address scheme.

## RA0-RA4 (Raster Address Lines)

These signals are active-high outputs and are used to select each raster scan within an individual character row. The number of raster scan lines is programmable and determines the character height, including spaces between character rows.

The high-order line, RA4, is unique in that it can also function as a strobe output pin when the SY6545 is programmed to operate in the "Transparent Address Mode". In this case the strobe is an active-high output and is true at the time the Refresh RAM update address is gated on to the address lines, MA0-MA13. In this way, updates and readouts of the Refresh RAM can be made under control of the SY6545 with only a small amount of external circuitry.

## Address Register

This is a 5 -bit register which is used as a "pointer" to direct CRTC/MPU data transfers within the CRTC. Its contents is the number of the desired register (0-31). When RS is low, then this register may be loaded; when RS is high, then the register selected is the one whose identity is stored in this register.

## Status Register

This 3-bit register is used to monitor the status of the CRTC, as follows:


## Horizontal Total (R0)

This 8 -bit register contains the total of displayed and non-displayed characters, minus one, per horizontal line. The frequency of HSYNC is thus determined by this register.

## Horizontal Displayed (R1)

This 8-bit register contains the number of displayed characters per horizontal line.

## Horizontal Sync Position (R2)

This 8-bit register contains the position of the horizontal SYNC on the horizontal line, in terms of the character location number on the line.

## Horizontal and Vertical SYNC Widths (R3)

This 8 -bit register contains the widths of both HSYNC and VSYNC, as follows:


## Vertical Total (R4) and Vertical Total Adjust (R5)

The Vertical Total Register is a 7-bit register containing the total number of character rows in a frame. The Vertical Total Adjust Register is a 5 -bit write only register containing the number of additional scan lines needed to complete an entire frame scan. These two registers together determine the overall frame frequency and, consequently, the frequency of the VSYNC pulse.

## Vertical Displayed (R6)

This 7-bit register contains the number of displayed character rows in each frame.

## Vertical Sync Position (R7)

This 7-bit register is used to select the character row time at which the vertical SYNC pulse is desired to occur.

## INTERNAL REGISTER DESCRIPTION

| $\overline{C S}$ | RS | Address Reg. |  |  |  |  | Reg. <br> No. | Register Name | Stored Info. | RD | WR | Register Bit |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  | 7 | 6 | 54 | 43 | 32 | 21 | 1 | 0 |
| 1 | X | X | X | X | X | X | X |  |  |  |  | $x \times 1 \times x$ |  |  |  |  |  |  |  |
| 0 | 0 | X | X | X | X | $x$ | $x$ | Address Reg. | Reg. No. |  | $\sqrt{ }$ |  | $\bigcirc$ | $\bigcirc$ | 43 | 32 | 21 | 1 | 0 |
| 0 | 0 | X | $\times$ | X | X | X | X | Status Reg. |  | $\checkmark$ |  | 7 |  | 5 | Cx |  |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | R0 | Horiz. Total | \# Charac. |  | $\sqrt{ }$ | 7 | 6 | 54 | 43 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | R1 | Horiz. Displayed | \# Charac. |  | $\sqrt{ }$ | 7 | 6 | 54 | 43 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | R2 | Horiz. Sync Position | \# Charac. |  | $\checkmark$ | 7 | 6 | 54 | 43 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | R3 | VSYNC, HSYNC Widths | $\begin{aligned} & \text { \# Scan Lines/ } \\ & \text { \# Char. } \end{aligned}$ |  | $\checkmark$ | 7 | 6 | 54 | 43 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | R4 | Vert. Total | \# Charac. Row |  | $\sqrt{ }$ | ¢ | 6 | 54 | 43 | 3 L | 21 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | R5 | Vert. Total Adjust | \# Scan Lines |  | $\checkmark$ |  | $\triangle$ | ¢4 | 4 4 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | R6 | Vert. Displayed | \# Charac. Rows |  | $\sqrt{ }$ | ¢ | 6 | 5 | 43 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | R7 | Vert. Sync Position | \# Charac. Rows |  | $\sqrt{ }$ | - | 6 | 54 | 4 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | R8 | Mode Control |  |  | $\sqrt{ }$ | 7 | 6 | 54 | 4 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | R9 | Scan Line | \# Scan Lines |  | $\sqrt{ }$ |  | $\sqrt{4}$ | $\triangle 4$ | 4 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | R10 | Cursor Start | Scan Line No. |  | $\sqrt{ }$ | ¢ | B P | $P$ 4 | 4 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | R11 | Cursor End | Scan Line No. |  | $\sqrt{ }$ |  | 木 | $\triangle 4$ | 4 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | R12 | $\begin{array}{\|c} \text { Display Start } \\ \text { Addr }(\mathrm{H}) \\ \hline \end{array}$ |  |  |  |  |  |  | 43 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | R13 | Display Start Addr (L) |  |  | $\sqrt{ }$ | 7 | 6 | 5 [ 4 | 43 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | R14 | Cursor Position (H) |  | $\sqrt{ }$ | $\sqrt{ }$ | $x$ | $\sqrt{7}$ | 5 | 4 | 32 | 21 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | R15 | Cursor Position (L) |  | $\sqrt{ }$ | $\sqrt{ }$ | 7 | 6 | 5 | 4 | 3 | 21 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | R16 | Light Pen Reg (H) |  | $\sqrt{ }$ |  | $8$ | $4$ | 5 | 4 | 32 | 21 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | R17 | Light Pen Reg (L) |  | $\sqrt{ }$ |  | 7 | 6 | 5 | 4 | 32 | 21 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | R18 | Update Location (H) |  |  |  |  | $\sqrt{x}$ |  | 4 | 32 | 21 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | R19 | Update Location (L) |  |  | $\sqrt{ }$ | 7 | 6 | 54 | 4 | 32 | 21 | 1 | 0 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | R31 | Dummy Location |  |  |  |  |  |  |  |  |  |  |  |

Table 1. Overall Register Structure and Addressing

## Mode Control (R8)

This register is used to select the operating modes of the CRTC and is outlined, as follows:

\author{

 <br> - INTERLACE MODE CONTROL <br> | BIT |  | OPERATION |
| :---: | :---: | :---: |
| 1 | 0 |  |
| X | 0 | Non-Interlace |
| 0 | 1 | Interlace SYNC Raster Scan |
| 1 | 1 | Interlace SYNC and Video Raster Scan | <br> REFRESH RAM ADDRESSING <br> " 0 " for straight binary <br> "1" for Row/Column <br> REFRESH RAM ACCESS <br> " 0 "' for shared memory <br> "1" for transparent memory addressing. <br> DISPLAY ENABLE SKEW <br> " 0 " for no delay <br> "1" to delay Display Enable one character time <br> CURSOR SKEW <br> " 0 " for no delay <br> " 1 " to delay Cursor one character time <br> UPDATE STROBE (TRANSPARENT MODE, ONLY) <br> " 0 " for pin 34 to function as memory address <br> " 1 " for pin 34 to function as update strobe <br> UPDATE/READ MODE (TRANSPARENT MODE, ONLY) <br> ' 0 " for updates to occur during horizontal and vertical retrace times with update strobe <br> " 1 " for updates to be interleaved in $\phi 1$ portion of cycle

}

## Scan Line (R9)

This 5-bit register contains the number of scan lines per character row, including spacing.

## Cursor Start (R10) and Cursor End (R11)

These 5 -bit registers select the starting and ending scan lines for the cursor. In addition, bits 5 and 6 of R10 are used to select the cursor mode, as described later in this document.

## Display Start Address High (R12) and Low (R13)

These registers together comprise a 14 -bit register whose contents is the address of the first character of the displayed scan.

## Cursor Position High (R14) and Low (R15)

These registers together comprise a 14 -bit register whose contents is the current position of the cursor.

## Light Pen High (R16) and Low (R17)

These registers together comprise a 14 -bit register whose contents is the light pen strobe position. When the LPEN signal makes a transition from high to low, the contents of the internal scan counter is gated into the light pen register.

## Update Address High (R18) and Low (R19)

These registers together comprise a 14 -bit register whose contents is the refresh RAM address at which the next read or update will occur (for transparent address mode, only). Whenever a read/update occurs, the update location automatically increments to allow for fast updates or readouts of consecutive character locations. This is described elsewhere in this document.

## Dummy Location (R31)

This register does not exist, but is required to detect when Refresh RAM updates occur. This is necessary for the "transparent" addressing only, and is used to increment the Update Address Register and to set the Update Ready bit in the status register.

## Register Formats

Register pairs R12/R13, R14/R15, R16/R17, and R18/ R19 are formatted in one of two ways:

1. Straight binary if register R8, bit 2 is a " 0 ".
2. Row/Column if register R8, bit 2 is a " 1 ". In this case the low byte is the Character Column and the high byte is the Character Row.

## DESCRIPTION OF OPERATION

## Refresh RAM Addressing

There are two modes of addressing for the refresh RAM (or character storage RAM):

1. Shared Memory

In this mode the memory is shared between the MPU address bus and the CRTC address bus. For this case, memory contention must be resolved by means of external timing and control circuits. Both the MPU and the CRTC must have access to the refresh RAM and the contention circuits must resolve this multiple access requirement.
2. Transparent Memory

For this mode, the refresh RAM is not directly accessible by the MPU, but is controlled entirely by the CRTC. All MPU accesses are made via the CRTC and a small amount of external circuits.

Detailed examples of how each of these modes is implemented are described later in this spec.
In addition, there are two addressing organizations selectable:

1. Row/Column

In this mode, the CRTC address lines (MAO-MA13) are generated as 8 column (MAO-MA7) and 6 row (MA8-MA13) addresses. Extra hardware is needed to compress this addressing into a straight binary sequence in order to conserve memory in the refresh RAM.

## 2. Binary

In this mode, the CRTC address lines are straight binary and no compression circuits are needed. However, software complexity is increased since the CRT characters cannot be stored in terms of their row and column locations, but must be sequential.

## Cursor Operation

The Cursor Start (R10) and End (R11) Registers permit a variable number of scan lines for the cursor output signal. In addition, 5 and 6 of register R10 select blinking modes, as follows:

| BIT |  | CURSOR MODE |
| :---: | :---: | :--- |
| 6 | 5 |  |
| 0 | 0 | No Blinking |
| 0 | 1 | No Cursor |
| 1 | 0 | Blink at $1 / 16$ field rate |
| 1 | 1 | Blink at $1 / 32$ field rate |

Registers R14 and R15 are used to control the character position of the cursor over the entire 16 K address field. Cursor can be delayed by one character time by setting bit 5 of R8 to a " 1 ".

## Interlace Modes

There are three raster-scan display modes (see Figure 1).
a) Non-Interlaced Mode. In this mode each scan line is refreshed at the vertical field rate ( 50 or 60 Hz ).
In the interlaced scan modes, even and odd fields
alternate to generate frames. The horizontal and vertical timing relationship causes the scan lines in the odd fields to be displaced from those in the even fields. The two additional raster-scan display modes pertain to interlaced scans.
b) Interlace-Sync Mode. This mode is used when the same information is to be displayed in both odd and even fields and results in enhanced readability.
c) Interlaced Sync and Video Mode. This mode is used to double the character density on the screen by displaying the even lines in even fields and the odd lines in odd fields.

Some restrictions on interlace mode operation are:
a) The Horizontal Total Character count (register RO) must be odd, in order to represent an even number of character times.
b) For Interlaced Sync and Video mode, only, the following registers must be programmed in a non-standard fashion:

- R4 (Vertical Total) must be programmed to onehalf the actual number desired, minus one. For example, for a total of 24 characters high, R4 must contain 11 (decimal).
- R6 (Vertical Displayed) must be programmed to one-half the actual number desired. For example, for 16 displayed characters high, R6 must contain 8 (decimal).
- R7 (Vertical Sync Position) must be programmed to one-half the actual number desired, identical to R6.


NON-INTERLACED


INTERLACED-SYNC


INTERLACED SYNC AND VIDEO

Figure 1. Illustration of the various scan modes for the example of the letter " H " in a $5 \times 7$ font.

## REFRESH RAM ADDRESSING

## Shared Memory Mode

In this mode, the Refresh RAM address lines (MAOMA13) directly reflect the contents of the internal refresh scan character counter. Multiplex control, to permit addressing and selection of the RAM by both the MPU and the CRTC, must be provided external to the CRTC. In the Row/Column address mode, lines MAOMA7 become character column addresses (CCO-CC7) and MA8-MA13 become character row addresses (CRO-CR5).

## Transparent Memory Mode

In this mode, the RAM address lines (MA0-MA13) switch between the internal refresh scan counter and the update register, based on the update/read mode selected (register R8).
a) No update strobe (register R8, bit 6 a " 0 "). In this case, package pin 34 functions as RA4, not as update strobe. This selection should be made only when one of the following modes is used:

1. "SHARED" memory mode.
2. "TRANSPARENT" memory mode requiring 16 Scan lines/character using interleaved updating of refresh RAM, so control can be external to CRTC. For this case, then MA0-MA13 reflect the update register during $\phi 1$ time and the scan counter during $\phi 2$.
b) Interleaved Updates (register R8, bit 7 a " 1 "). In this case the address lines reflect the update register during $\phi 1$ time and the scan counter during $\phi 2$.
c) Horizontal and Vertical Retrace updates (R8, bit 7 a " 0 "). In this case, the update strobe is used to indicate when the update address is present on the address lines. This will occur during the first available re-trace time and the strobe is used to enable external circuits to write or read the Refresh RAM. The CRTC is alerted that data has been latched into the external circuits by a write into register R31. Although data is not stored in the CRTC, the CRTC now operates to enable the update. When the update occurs (strobe and address), the status register indicates this (bit 7 becomes a " 1 ") and subsequent writes into R31 cause the process to repeat (each time, the update counter advances). Reading the Refresh RAM is accomplished in a like manner.

- On-chip baud rate generator: 15 programmable baud rates derived from a standard 1.8432 MHz external crystal ( 50 to 19,200 baud).
- Programmable interrupt and status register to simplify software design.
- Single +5 volt power supply.
- Serial echo mode.
- False start bit detection.
- 8-bit bi-directional data bus for direct communication with the microprocessor.
- External 16x clock input for non-standard baud rates (up to 125 Kbaud).
- Programmable: word lengths; number of stop bits; and parity bit generation and detection.
- Data set and modem control signals provided.
- Parity: (odd, even, none, mark, space).
- Full-duplex or half-duplex operation.
- 5,6,7, 8 and 9 bit transmission.

The SY6551 is an Asynchronous Communication Adapter ( AClA ) intended to provide for interfacing the 6500/ 6800 microprocessor families to serial communication
data sets and modems. A unique feature is the inclusion of an on-chip programmable baud rate generator, with a crystal being the only external component required.


Figure 1. Block Diagram

## ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Allowable Range |
| :--- | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 V to +7.0 V |
| Input/Output Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 V to +7.0 V |
| Operating Temperature | $\mathrm{T}_{\mathrm{OP}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Sterage Temperature | $\mathrm{T}_{\text {STG }}$ | $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

All inputs contain protection circuitry to prevent damage to high static charges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not impliod.

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | 2.0 | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Input Low Voltage | $V_{\text {IL }}$ | -0.3 | - | 0.8 | V |
| $\begin{aligned} & \text { Input Leakage Current: } \mathrm{V}_{\mathrm{IN}^{\prime}}=0 \text { to } 5 \mathrm{~V} \text {. } \\ & \begin{array}{l} \left(\phi 2, \mathrm{R} / \overline{\mathrm{W}}, \overline{\mathrm{RES}}, \mathrm{CS}_{0}, \overline{\mathrm{CS}}\right. \\ 1 \end{array}, \mathrm{RS}_{0}, \mathrm{RS}_{1}, \overline{\mathrm{CTS}}, \mathrm{R} \times \mathrm{D}, \overline{\mathrm{DCD}}, \end{aligned}$ | IIN | - | $\pm 1.0$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| Input Leakage Current for High Impedance State (Three State) | ${ }^{\text {ITSI }}$ | - | $\pm 2.0$ | $\pm 10.0$ | $\mu \mathrm{A}$ |
| Output High Voltage: $I_{\text {LOAD }}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | - | V |
| Output Low Voltage: $1_{\text {LOAD }}=1.6 \mathrm{~mA}$ ( $\mathrm{DB}_{0}-\mathrm{DB}_{7}, \mathrm{~T} \times \mathrm{D}, \mathrm{R} \times \mathrm{C}, \overline{\mathrm{RTS}}, \overline{\mathrm{DTR}}, \overline{\mathrm{RQ}}$ ) | V OL | - | - | 0.4 | V |
| Output High Current (Sourcing): $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}$ | -100 | -1000 | - | $\mu \mathrm{A}$ |
| Output Low Current (Sinking) : $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | $\mathrm{IOL}^{\text {l }}$ | 1.6 | - | - | $\mu \mathrm{A}$ |
| Output Leakage Current (off state): $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ ( $\overline{\mathrm{RO}}$ ) | Ioff | - | 1.0 | 10.0 | $\mu \mathrm{A}$ |
| Clock Capacitance ( $\phi 2$ ) | $\mathrm{C}_{\text {CLK }}$ | - | - | 20 | pF |
| Input Capacitance (except XTAL1 and XTAL2) | $\mathrm{C}_{\mathrm{IN}}$ | - | - | 10 | pF |
| Output Capacitance | Cout | - | - | 10 | pF |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | - | 350 | 500 | mw |



Figure 2. Write Timing Characteristics

WRITE CYCLE ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | SY6551 |  | SY6551A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Cycle Time | ${ }^{\text {terc }}$ | 1.0 | 40 | 0.5 | 40 | $\mu \mathrm{s}$ |
| $\phi 2$ Pulse Width | $\mathrm{t}_{\mathrm{C}}$ | 470 | - | 235 | - | ns |
| Address Set-Up Time | $\mathrm{t}_{\text {ACW }}$ | 180 | - | 90 | - | ns |
| Address Hold Time | ${ }^{\text {t }}$ CAH | 0 | - | 0 | - | ns |
| R/W Set-Up Time | twCw | 180 | - | 90 | - | ns |
| R $\bar{W}$ Hold Time | tcwh | 0 | - | 0 | - | ns |
| Data Bus Set-Up Time | tocw | 300 | - | 150 | - | ns |
| Data Bus Hold Time | $\mathrm{t}_{\mathrm{HW}}$ | 10 | - | 10 | - | ns |

( $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=10$ to 30 ns )


Figure 3. Read Timing Characteristics

READ CYCLE ( $V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $70^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | SY6551 |  | SY6551A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Cycle Time | $\mathrm{t}_{\mathrm{Cr}}$ | 1.0 | 40 | 0.5 | 40 | $\mu \mathrm{s}$ |
| Pulse Width ( $\phi$ 2) | ${ }^{t} \mathrm{C}$ | 470 | - | 235 | - | ns |
| Address Set-Up Time | ${ }^{\text {t }}$ ACR | 180 | - | 90 | - | ns |
| Address Hold Time | ${ }^{\text {t }}$ CAR | 0 | - | 0 | - | ns |
| R//W Set-Up Time | $t_{\text {WCR }}$ | 180 | - | 90 | - | ns |
| Read Access Time | ${ }^{\text {t }}$ CDR | - | 395 | - | 200 | ns |
| Read Hold Time | $\mathrm{t}_{\mathrm{HR}}$ | 10 | - | 10 | - | ns |

( $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=10$ to 30 ns )


Figure 4a. Transmit Timing with External Clock


NOTE: RxD rate is $1 / 16 \mathrm{RxC}$ rate.
Figure 4c. Receive External Clock Timing

## TRANSMIT/RECEIVE CHARACTERISTICS

| Characteristic | Symbol | SY6551 |  | SY6551A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Transmit/Receive Clock Rate | ${ }_{\text {t }}$ CCY | 0.5* | - | 0.5* | - | $\mu \mathrm{s}$ |
| Transmit/Receive Clock High Time | ${ }^{\text {t }} \mathrm{CH}$ | 235 | - | 235 | - | ns |
| Transmit/Receive Clock Low Time | ${ }^{\text {t CL }}$ | 235 | - | 235 | - | ns |
| XTAL1 to TxD Propagation Delay | $\mathrm{t}_{\mathrm{DD}}$ | - | 500 | - | 500 | ns |
| $\overline{\text { RTS }}$ Propagation Delay | $t_{\text {RTS }}$ | - | 500 | - | 500 | ns |
| $\overline{\text { IRQ Propagation Delay (Clear) }}$ | tIRO | - | 500 | - | 500 | ns |

( $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=10$ to 30 nsec )
*The baud rate with external clocking is: $\quad$ Baud Rate $=\frac{1}{16 \times \mathrm{T}_{\mathrm{CCY}}}$

## INTERFACE SIGNAL DESCRIPTION

## $\overline{\text { RES }}$ (Reset)

During system initialization a low on the $\overline{\mathrm{RES}}$ input will cause internal registers to be cleared.

## ф2 (Input Clock)

The input clock is the system $\phi 2$ clock and is used to trigger all data transfers between the system microprocessor and the SY6551.

## R/W (Read/Write)

The $R / \bar{W}$ is generated by the microprocessor and is used to control the direction of data transfers. A high on the $R / \bar{W}$ pin allows the processor to read the data supplied by the SY6551. A low on the R $\bar{W}$ pin allows a write to the SY6551.
$\overline{\text { IRO }}$ (Interrupt Request)
The $\overline{\mathrm{RQ}}$ pin is an interrupt signal from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common $\overline{\mathrm{RO}}$ microprocessor input. Normally a high level, $\overline{\mathrm{IRQ}}$ goes low when an interrupt occurs.
$\mathrm{DB}_{0}-\mathrm{DB}_{7}$ (Data Bus)
The $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ pins are the eight data lines used for transfer of data between the processor and the SY6551. These lines are bi-directional and are normally high-impedance except during Read cycles when selected.
$\mathrm{CS}_{\mathbf{0}}, \overline{\mathrm{CS}}_{\mathbf{1}}$ (Chip Selects)
The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The SY6551 is selected when $\mathrm{CS}_{0}$ is high and $\overline{\mathrm{CS}}_{1}$ is low.

## $\mathbf{R S}_{\boldsymbol{\phi}}, \mathbf{R S}_{\boldsymbol{1}}$ (Register Selects)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various SY6551 internal registers. The following table indicates the internal register select coding:

| $\mathbf{R S}_{\mathbf{1}}$ | RS $_{\mathbf{0}}$ | Write | Read |
| :---: | :---: | :--- | :--- |
| 0 | 0 | Transmit Data <br> Register | Receiver Data <br> Register |
| 0 | 1 | Programmed <br> Reset (Data is <br> "Don't Care") | Status Register |
| 1 | 0 | Command Register |  |
| 1 | 1 | Control Register |  |

The table shows that only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear the SY6551 registers. The Programmed Reset is slightly different from the Hardware Reset ( $\overline{\mathrm{EES}}$ ) and these differences are described in the individual register definitions.

## ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

## XTAL1, XTAL2 (Crystal Pins)

These pins are normally directly connected to the external crystal ( 1.8432 MHz ) used to derive the various baud rates. Alternatively, an externally generated clock may be used to drive the XTAL1 pin, in which case the XTAL2 pin must float. XTAL1 is the input pin for the transmit clock.

## TxD (Transmit Data)

The TxD output line is used to transfer serial NRZ (non-return-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected.

## RxD (Receive Data)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or the rate of an externally generated receiver clock. This selection is made by programming the Control Register.

## RxC (Receive Clock)

The RxC is a bi-directional pin which serves as either the receiver 16x clock input or the receiver 16x clock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

## $\overline{\text { RTS }}$ (Request to Send)

The $\overline{\mathrm{RTS}}$ output pin is used to control the modem from the processor. The state of the $\overline{\mathrm{RTS}}$ pin is determined by the contents of the Command Register.

## $\overline{\text { CTS }}$ (Clear to Send)

The $\overline{\text { CTS }}$ input pin is used to control the transmitter operation. The enable state is with CTS low. The transmitter is automatically disabled if $\overline{\mathrm{CTS}}$ is high.

## $\overline{\text { DTR }}$ (Data Terminal Ready)

This output pin is used to indicate the status of the SY6551 to the modem. A low on $\overline{D T R}$ indicates the SY6551 is enabled and a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

## $\overline{\text { DSR }}$ (Data Set Ready)

The $\overline{\mathrm{DSR}}$ input pin is used to indicate to the SY6551 the status of the modem. A low indicates the "ready" state and a high, "not-ready".

## $\overline{\mathrm{DCD}}$ (Data Carrier Detect)

The $\overline{\mathrm{DCD}}$ input pin is used to indicate to the SY6551 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not.

## INTERNAL ORGANIZATION

The Transmitter/Receiver sections of the SY6551 are depicted by the block diagram in Figure 5.


Figure 5. Transmitter/Receiver Clock Circuits

Bits 0-3 of the Control Register select the divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the Transmitter, then RxC becomes an output pin and can be used to slave other circuits to the SY6551.

## CONTROL REGISTER

The Control Register is used to select the desired mode for the SY6551. The word length, number of stop bits, and clock controls are all determined by the Control Register, which is depicted in Figure 6.

*This allows for 9 -bit transmission (8 data bits plus parity).

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HARDWARE RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PROGRAM RESET | - | - | - | - | - | - | - | - |

Figure 6. Control Register Format

## COMMAND REGISTER

The Command Register is used to control Specific Trans-
$\mathrm{mit} /$ Receive functions and is shown in Figure 7.


|  | 7 |  | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Figure 7. Command Register Format

## STATUS REGISTER

The Status Register is used to indicate to the processor the status of various SY6551 functions and is outlined in Figure 8.


|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HARDWARE RESET | 0 | - | - | 1 | 0 | 0 | 0 | 0 |
| PROGRAM RESET | - | - | - | - | - | 0 | - | - |

Figure 8. Status Register Format

PIN CONFIGURATION


## TRANSMIT AND RECEIVE DATA REGISTERS

These registers are used as temporary data storage for the 6551 Transmit and Receive circuits. The Transmit Data Register is characterized as follows:

- Bit 0 is the leading bit to be transmitted.
- Unused data bits are the high-order bits and are "don't care" for transmission.

The Receive Data Register is characterized in a similar fashion:

- Bit 0 is the leading bit received.
- Unused data bits are the high-order bits and are " 0 " for the receiver.
- Parity bits are not contained in the Receive Data Register, but are stripped-off after being used for external parity checking. Parity and all unused high-order bits are " 0 ".

PACKAGE OUTLINES
28 LEAD CERAMIC


28 LEAD PLASTIC


System 65 Microcomputer Development System

SYSTEM 65, the fully integrated microcomputer development system, built for expansion. START WITH IT, GROW WITH IT, STAY WITH IT.

## SYSTEM 65

SYSTEM 65 is a new, easy to use, powerful, complete development system for the 6500 family of microcomputers. The basic configuration includes two builtin mini-floppy disc drives, 16 K bytes of user memory and 16 K bytes of resident operating system. Monitor commands are self-prompting whenever memory, peripheral, or disk file assignment is required. Text editor provides line, string, and character editing functions. A resident two-pass assembler and dynamic debug package complete the operating system. Both source and object code may be maintained in memory for fast editing, assembling, and checkout. Since the total monitor, editor debugger and assembler are resident in ROM, $100 \%$ of the disk storage and drive utilization is available to the user. The mini-floppy diskettes may be used as storage for source and object code and documentation. Each diskette has the capacity for 78 K bytes of information in a maximum of 60 files.

SYSTEM 65 supports a variety of terminals with serial data from 110 baud to 9600 baud. Connectors are provided for both RS-232C and current loop interfacing. Reader ON/OFF signals and RTS/CTS control signals are standard. Included is a parallel port pro viding automatic control to high speed printers, such as Diablo, Centronics, and Tally.

FUTURE GROWTH is the key to the SYSTEM 65 architecture and design philosophy. SYNERTEK realizes that requirements change and therefore we want the System to grow with you. That is why the System has been incorporated with extra card slots for systems expansion.


GROWTH IS IN THE CARDS. In coming months the following new optional printed circuit cards will become available: PROM Memory Module, PROM Programmer, ADD-ON Memory, System Evaluator Module and Card Extenders.

SYNERTEK is aware that major enhancements will be provided by the users themselves in the form of usergenerated software. That's why SYNERTEK has provided the flexible and versatile tools necessary to promote efficiency and productivity. Our DEBUG Monitor provides eight (8) software breakpoints, one hardware breakpoint with Scope Sync, a single-step feature, and a versatile TRACE output with OP Code mnemonics and Symbolic names. Other DEBUGGER features include Execution Path History, Register and memory display, as well as memory write protect. The System 65 resident text editor will provide the users with facilitated control at their fingertips.

The resident two-pass Assembler provides the programmer with powerful software tools. The Assembler gives the user control of the output which may optionally be spooled to the diskettes or print out only error messages or list the entire program. Errors in listings are "chained" together and highlighted by arrows. The user may optionally relocate the code to another location. A powerful link capability is also provided which will allow multiple files on different media to be treated as a single assembler.

## STANDARD PERIPHERAL INTERFACES

The System 65 offers the user the option to incorporate his own set of standard peripheral interfaces. The user then has the ability to place units of their own choosing and familiarity onto the system. The RS-232 port provides the capability for the placement of most Keyboard Printers or Display Terminals onto the System 65. If a high speed printer is required the parallel port connector located on the rear panel of the unit provides that interface flexibility.

EASE OF USE is a major feature of the System 65. The front panel controls are minimal consisting of a RESET Switch, RUN/SINGLE-STEP Switch and a "power on" indicator. System operation is straight forward with the majority of command functions being entered from the terminal. A PROM socket conveniently located on the front panel allows programming of 2708/2716 erasable PROMS.


System 65


## BASIC FUNCTIONS

- Six Digit LCD display (2 alphanumerics)
- Low power (one 1.5 V battery operation)
- On chip voltage doubler and tripler
- Hours/minutes/seconds
- Month/date/day
- 100 year calendar
- Automatic leap year update
- 12 and/or 24 hour operation
- Complete stopwatch functions
-Time accumulation (start/stop, start/stop . . . .)
- Standard split
-Taylor split
- Seconds/100 or minutes/100 resolution
- Event counter
- Alarm
- Hours/minutes - 24 hour alarm
- 7 minutes snooze control
- Momentary warning of pending alarm
- Alarm output for either coil or ceramic resonator
- User adjustable frequency correction
- Single step and fast roll in set modes

The SY5009A is a six digit LCD drive chip containing the complete circuitry required for time display, chronograph/stop watch, event count and alarm functions. Additional functional flexibility is obtained by mask options allowing the customer to define a pro-
duct most suitable for his unique requirements. The circuit is fabricated with Synertek's high density Silicon Gate CMOS process resulting in a reliable and cost effective product.

## ADDITIONAL FEATURES

The following items may be programmed by a mask option:

- Order and number of set modes
- Crystal frequency
- European date option
- Stopwatch resolution (sec/100 or $\mathrm{min} / 100$ )
- User selectable or mask preset 12/24 hour operation
- Month/date/day or promotional display
- Alarm output polarity
- Alarm frequency: The SY5009A is now available ii) two versions: The SY5009A-02 with a 2.048 Khz frequency alarm output for a piezo-electric
alarm, and the SY5009A-04 with a 4.096 Khz frequency alarm output for a speaker alarm or a piezo-electric alarm.
- Positive or negative case
- Additional segment identifiers
- Stopwatch mode indicator
- Alarm indicator
- Month/date/day or promotional indicator
- Leading zero suppression on hours, month and date display
- No rollover in set mode
- Debounce protection on all button inputs

Five basic watches may be obtained by using only certain combinations of the four buttons available as follows:

FEATURES
Time + Date
Time + Date + Stopwatch (no split)
Time + Date + Alarm
Time + Date + Stopwatch (with split)
Time + Date + Alarm + Stopwatch (with split)

BUTTONS REQUIRED
Time (T), Set (S)
Time (T), Set (S), Start/Stop (S/S)
Time (T), Set (S), Split (C)
Time (T), Set (S), Split (C), Start/Stop (S/S)
Time (T), Set (S), Split (C), Start/Stop (S/S)

## SUPPLY VOLTAGE DEFINITION


$V_{\text {REF }}$ : Reference Voltage - positive battery terminal
VBAT: Negative battery terminal
VDIS: Negative display operating voltage

## ABSOLUTE MAXIMUM RATINGS*

Input and Output Voltages
+.3 to -5 V
+.3 to -5 V
Supply Voltages
Storage Temperature
$-55^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$

* Exceeding the absolute maximum ratings may cause permanent damage to the device. Functional operation of the device at these or any other conditions not specified in section 3.0 is not implied. Extended periods of exposure to absolute maximum ratings may affect device reliabity.
$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {BAT }}=\mathrm{V}_{\text {REF }}-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DIS }}=\mathrm{V}_{\text {REF }}-3.0 \mathrm{~V}$ unless otherwise specified.

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT | TEST CONDITION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {BAT }}$ | Battery operating voltage | -1.35 | -1.5 | -1.6 | V |  |
| IBAT | Supply current |  | $-3.0$ | -5.0 | $\mu \mathrm{A}$ | Oscillator running at 32768 Hz . All inputs and outputs floating. |
| VDIS | Display operating voltage | -2.2 | -3.0 | -5.0 | V |  |
| IDIS | On chip display current |  | -1.0 |  | $\mu \mathrm{A}$ | $V_{\text {DIS }}=-4.5 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{L},} \mathrm{OL}_{\text {L }}$ | Inputs/outputs leakage |  |  | 1.0 | $\mu \mathrm{A}$ |  |
| ${ }^{\prime} \mathrm{C}$ | Input pull-up current |  | 1.0 |  | $\mu \mathrm{A}$ | Inputs activated |
| $V_{D}$ | Doubler voltage |  | -3.0 |  | V |  |
| $\mathrm{V}_{\mathrm{T}}$ | Tripler voltage |  | -4.5 |  | V |  |
| $V_{\text {A }}$ | Alarm output voltage |  | 1.0 |  | V |  |
| IA | Alarm output current |  | 1.0 |  | mA | $\mathrm{V}_{\mathrm{A}}=1.0 \mathrm{~V}$ |

## SYSTEM CONNECTIONS

VOLTAGE TRIPLER AND COIL ALARM


VOLTAGE DOUBLER AND CERAMIC RESONATOR ALARM


$\square$


## FUNCTIONAL DESCRIPTION

## Basic Time Functions



Continous display of hours, minutes, seconds, and colon. Alarm indicator will be shown only when buzzer is armed (see: Alarm Functions).

Push $T$ button and hold
For as long as $T$ is held, continous display of month, date, weekday and month/date/weekday identifier. Alarm identifier will be shown only when alarm is armed. As soon as T is released, the display will revert to (1).
Alarm Functions:


Continous time display
Push T button twice and hold
Continous display of alarm set time in hours and minutes, AM/ PM or HR indicator (on digits 5 and 6), and colon. Alarm indicator is flashing regardless of whether or not the buzzer is armed.
As soon as $T$ is released, the display will revert to (3).

## Arming and Disarming the Buzzer

(5)


During the display mode, if the alarm indicator is on the alarm mechanism (coil or piezoelectric disk) is armed and alarm will sound when preset time is reached.

Push C button once


Alarm indicator is turned off and buzzer is disarmed. Alarm will not go off at the preset time.

Push C button once
Alarm indicator is on again. Buzzer is armed and alarm will sound at preset time. Continous pushes of button " $C$ " will toggle the watch between states (6) and (7).

At the preset time, and with buzzer armed, the alarm will sound in the following manner:

| 1 second beep - a warning that alarm |
| :--- |
| is about to go off |
| 7 seconds silence - allowing the user |
| to turn off the alarm |
| before it goes off |

$\left.\begin{array}{l}\text { If alarm was not turned off } \\
\text { during the } 7 \text { seconds } \\
\text { interval } \\
1 \text { second on } \\
1 \text { second off } \\
1 \text { second on } \\
1 \text { second off } \\
1 \text { second on } \\
1 \text { second off } \\
1 \text { second on } \\
1 \text { second off } \\
1 \text { second on }\end{array}\right) \quad$ For a total of 52 seconds

At any time after the first beep is heard, the user has three courses of action:

1. Push button Tonce This will activate snooze control. The alarm sound will stop and the alarm sequence will repeat 7 min utes later. This snooze sequence can be repeated every 7 minutes for as many times as desired.
2. Push button $C$ once Alarm sequence is terminated and the buzzer is disarmed. then

Push button C again
3. No action

Buzzer rearmed. Alarm will resound 24 hours later.
The alarm mechanism will complete the 60 seconds sequence and will then turn itself off. Next alarm sequence will sound 24 hours later, or at a newly preset alarm time.

## STOPWATCH FUNCTIONS

## Basic Stopwatch Mode

Basic stopwatch (no split) capability is achieved through addition of the start/stop (S/S) button.



Any time " C " is pushed, a new captured time will be displayed. This can be repeated indefinitely.
Push S/S once.
Stopwatch stops running. Display still retains the previous captured time (5).
Push C button once (recall).
The display will show the stopped time. Thus, the user may record two events which are very close together by sequences 6 and 7.
Push T and S/S button simultaneously.

Stopwatch is reset to zero. The display reverts to the normal time of day display.

While in this stopwatch mode (anywhere in states 2 through 7), the time of day can be displayed using the T button in the manner shown in the flow chart of the basic stopwatch, states 5,6, and 7. This acquisition of time will not interfere with the stopwatch operation, but will erase the last captured time.

## STOPWATCH - TAYLOR SPLIT MODE



Any time " $C$ " is pushed, a new capture time will be displayed showing the difference between the latest capture and the one preceding it.
Push S/S once (stop).
Stopwatch stops running. The display still shows last captured time.
Push C once.
The display will show the difference between the stopped time and last captured time.
Push T and S/S simultaneously (reset).

Stopwatch is reset to zero. The display reverts to the normal time of day.

As in the other stopwatch modes, the time of day display and month/date/weekday display can be obtained by using button T without interfering with the stopwatch operation. (see description: states 6;7, and 8 basic stopwatch model). Although the last captured time will be erased.

## EVENT COUNT MODE



FIIT 120
The display will indicate the count of 2. hours/minutes/seconds.

Hold down button " C " and push button $\mathrm{S} / \mathrm{S}$ three times.

The display will indicate EC on digits 5 and 6 for "Event Count". Stopwatch indicator will be on.

Push button S/S once.
The display will indicate " 1 " count.

Push button $\mathrm{S} / \mathrm{S}$ once.

Push $\mathrm{S} / \mathrm{S}$ any number of times.


Each subsequent push of $\mathrm{S} / \mathrm{S}$ will increase the count by one to a maximum of 5999 .

Push buttons $T$ and $S / S$ simultaneously.

The event counter is reset to zero and the display will revert to the normal time of day.

As in the previous stopwatch modes, here too, the time of day display may be obtained using button $T$ in the manner described in states 6, 7, and 8 of the basic stopwatch mode. Doing so will not interfere with the event counter.

## FREQUENCY CORRECTION

During the Frequency correction set mode, the user may choose to speed up or slow down the watch to compensate for an inaccurate time keeping. The correction range is plus or minus 1 second per day and it is achieved as follows:
Each digit increment in this set mode will speed up the watch by 0.1 seconds per day. Each digit decrement will slow down the watch by the same amount.


## Example

The user finds out that his watch is fast by 1 second in 5 days (or 0.2 seconds per day). When getting into the set mode the display indicates. $7+$; to slow down the watch by 0.2 seconds he must subtract two (2) increments from the display shown or change the setting to $.5+$. The user holds down button T for the following count and releases T when desired display is reached.


## SET MODES

## General

Entering the set mode is achieved by using the set ( S ) button (normally recessed).
The SY5009 has 16 set states (not all being used). Since the order of the set states is programmable, the customer may place blank states anywhere in the sequence as well as determine the last set state at which the watch will return to the rest mode, i.e. time of day display. Modification of the set information is done by button T in either single step or fast roll manner ( 2 HZ rate when $T$ is held down. At any time during the set mode, a push on the " C " button will return the watch to the rest mode (time of day display) even if the set sequence was not completed. A typical set sequence is shown in the flow chart below:


Time of day display - Hours/minutes/seconds

Display shows hours set for alarm (AM, PM or HR). Colon and alarm indicator are flashing.

Display shows minutes set. MI indicator is on. Colon and alarm indicator are flashing.

Flashing colon.

Digits 1 and 2 display the month. Digit 4 displays the year (in a 4 year cycle, leap year is number 4). Colon flashing. Rotate months through 12 to change year.

Display CA in digits 5 and 6 for calendar. Digits 3 and 4 show the date and colon is flashing.

Flashing colon. Digits 5 and 6 display weekday: Monday-MO Wednesday-WE Friday-FR Sunday-SU Tuesday-TU Thursday-TH Saturday-SA

Flashing colon. Digits 5 and 6 display AM, PM, or HR if the watch is in 24 hour mode.

Flashing colon. Digits 5 and 6 indicates MI for " $m i n$ utes". For synchronization to a time standard, set minutes to next minute and push " C " or " S " button at time signal to set seconds to 00 .
Flashing colon.

Flashing colon.

Flashing colon. Decimal point is on. Digit 5 will show a number between 0 and 9 . Digit 6 will show ( + ) or $(-)$ signs. See instructions on preceeding page for set procedures.

Flashing colon.

Flashing colon.

Flashing colon.

Flashing colon.


## Custom MOS／LSI

## Synertek <br> INEロ尸ロロFATED

Since the inception of the company，Synertek has plaýed a vêiy active iule in ine CUSTOivi ivios market－ place．We have found that by maintaining a leadership position in high－technology standard products，we are able to offer our custom product customers the most competitive design／process solutions available in the industry．Our standard products employ the latest in design and process techniques in the P－Channel，$N$－ Channel and CMOS silicon gate technologies including the use of ion implanted，depletion－mode devices and on－chip substrate bias generators．These same tech－ niques allow the design of the most competitive custom circuits which in turn gives the desired overall result for our customer．．．．．an advantage in his marketplace．

The use of custom MOS and CMOS circuits has been so pervasive that it is impossible to discuss the full range of potential applications．A sampling of Synertek＇s experience illustrates the extremes：
－Two different 16－bit microprocessors：one program＇s purpose was to reduce the cost of a top line Minicomputer，and the other for use in a Distributed Process Control System．
－A printer and keyboard controller in a micro－ processor－based Word Processing System．
－All the digital logic for an electric utility two－ way Load Management System．
－The CMOS logic for a Pocket Paging System．
－The analog and digital circuitry for a Tire Pres－ sure Sensing System．
－The digital circuitry for a Bell－system approved Touch－Tone Receiver and Repertory Dialer．

This list could go on but the point is that CUSTOM MOS is being used in almost every sector of the electronics market and the applications are steadily advancing into the electromechanical and mechanical strongholds as well．If the production volume is suffi－ cient，the lower cost and higher reliability of a custom MOS solution cannot be ignored．

There are several possible levels of interface between Synertek and our Customers in the design of a custom product．Some companies prefer that Synertek design the entire electronic subsystem so that they are free to concentrate on system design．Other companies
have in－house MOS design groups and they prefer to provide us with working piates and test tapes．We pre－ fer to work closely with each customer to evolve the best interface for a specific program at a specific point in time．The best interface point depends on many fac－ tors including（a）technical difficulty and performance requirements of the chip，（b）anticipated production volume，（c）availability of customer＇s design engineers when the program must begin，and so on．Synertek has the ability to work at any of the interface levels and indeed that is the first topic of discussion on any program．The flow chart on the next page shows the activities that must be executed promptly and accurat－ ely for a successful program．The amount of time re－ quired for each task depends on the complexity of the circuit；a realistic range is shown next to each activity． Before a program is begun，however，our customer knows the exact schedule for his particular circuit．

## A．CONCEPT REVIEW

The initial step in the development of a custom circuit is a concept review meeting which consists of detailed discussions reviewing system require－ ments．The purpose of this meeting is to assure that Synertek＇s MOS－LSI Design Engineers fully under－ stand all pertinent system requirements such as：
－Functional Operation．
－Subsystem，or chip，interface requirements， especially those that may determine which pro－ cess（P，N，or CMOS），must be used．
－Environmental or packaging requirements．

## B．SYSTEM DEFINITION

The block diagrams／flow charts and electrical speci－ fications are established in this phase．These are a result of contributions by both Synertek and the customer．

## C．LOGIC DESIGN

Conversion of the system functions to MOS logic implementation is done entirely by Synertek De－ sign Engineers．This logic is optimized for the particular process and application involved and will differ substantially from any prior（e．g．TTL） implementation．

## D. CIRCUIT DESIGN

During this phase the individual transistors are designed to implement the logic, to have the proper I/O characteristics, and to execute the intended function at the proper speed. Particular attention is paid to critical speed paths in this phase as well as in composite design.

## E. COMPOSITE DESIGN

This is the most time-consuming phase since the overall chip size directly affects the cost of the final device. The composite is designed, usually at 1000X, "by hand" as opposed to using a computer aided placement and wiring program. Creative layout designers are still far superior to computers and the smaller chips result in very real production savings. Composite design and circuit design overlap somewhat, especially in the area of critical speed paths.

## F. MASK FABRICATION

This phase actually consists of three separate critical activities.
Digitizing - As sections of the circuit become complete they are digitized on Synertek's Calma system. The digitized information is then used to generate check plots which then are compared to the original section of the composite to assure no errors. This is an iterative procedure which usually requires several interactions before the data base tape is approved for the entire composite.
Pattern Generation - All Synertek circuits are, and always have been, produced without the use of rubilith (rubies). We go directly from digitizing to reticle generation, or pattern generation. The reticle is usually manufactured at 10X. Photographic "blowbacks" are then compared, once again, to the original composite as one last check to assure that the tooling is correct.
Working Plate Manufacture - The approved reticle is then used to step-and-repeat a master plate which is ultimately used for generation of the working plates.

## G. WAFER FABRICATION

Fabrication of wafers will be performed in one of Synertek's modern manufacturing areas. Exactly which area will be used for a particular device is determined mainly by the process technology involved. During the fabrication phase, numerous
quality and electrical inspections are performed on each wafer to assure that each wafer run is within the allowable bounds of Synertek's manufacturing process.

## H. TEST AND ASSEMBLY

Following the fabrication of devices, wafers are then tested using computer controlled state-of-the art LSI testers. Each of these machines contains its own mini-computer and, after being properly programmed, is capable of doing both functional and parametric tests. Initial prototype devices will then be assembled in Santa Clara and subjected to a complete final test prior to shipment.

## I. BREADBOARD

Since many of our custom circuits contain on the order of 4,000 gates, a great deal of attention is required to assure that these chips work right the first time out. The checking required in composite design and mask fabrication was touched on above. We have found, however, that computer-aided programs for checking logic and circuit design are not adequate in verifying proper operation of the entire chip.
In parallel with the logic and circuit design, Synertek constructs a breadboard which is essentially a transistor-for-transistor duplicate of the circuit being designed. The breadboard is checked out by Synertek and then given to the customer for approval. The breadboard can be wired into the customer's system, for example, and the whole system can be checked out for proper performance. Perhaps features are added or deleted at this point, since the customer's engineering and marketing people get their first "hands on" exposure to this new product. After approval, the breadboard is then used by Synertek's Test Program Development group to generate and debug the test program prior to the time wafers are available.

To determine if your application is technically and/or economically a realistic candidate for Custom MOS implementation, Synertek can perform a preliminary analysis in approximately one week. Such items as functional specifications, logic diagrams if the equipment is already in production using standard components, and/or block diagrams improve the accuracy of the preliminary analysis. If the analysis is promising, Synertek will then issue a firm quotation.



## SYM-1 Microcomputer Development Board



## Microprocessor Applications

- Experimentation/Training/Engineering/Prototyping/ Instrumentation/Testing


## SYM-1 Features Include:

- Ready to use because it's fully assembled, tested and completely integrated as soon as you open the shipping container.
- 51 total I/O lines, expandable to 71 .
- The powerful SY6502 8-bit microprocessor with advanced architectural features which make it one of the largest selling "micros" on the market today.
- Five on-board programmable interval timers available to the user for timing loops, watchdog functions, and real-time communications protocols.
- 4K-byte ROM SUPER-MON resident monitor and user expandable.
- Single 5 -volt power capability is all that is required.
- 1K-bytes of static RAM on-board with sockets provided for immediate expansion to 4 K bytes onboard, with total memory addressability to 65,536 bytes.
- User PROM/ROM - the system is equipped with 4 PROM/ROM expansion sockets for SY2316/ SY2332 ROMs or 2716/2732 EPROMs, up to 28 K bytes.
- Standard interfaces: digital audio cassette recorder interface with remote control; full duplex 20 mA teletype interface; system expansion bus interface; TV/KB controller board interface; RS232 compatible interface; four strappable relay drivers or input buffers; and a 32 -character single line oscilloscope display interface.
- Application port - 15 bidirectional TTL lines for user applications with expansion capability for added lines.
- Expansion port for add-on modules ( 51 1/O lines in basic system)
- Separate power supply connector for easy disconnect of the DC power.
- Uses same hardware interface busses as KIM-1 (MOS Technology)


## Expansion Features Include:

- TV/CRT Keyboard Terminal Module KTM-2
- Resident 8K BASIC interpreter BAS-1
- Port expansion kit PEX-1
- RAM expansion kit SRM-1, SRM-3


## On-Board Expansion

The printed circuit board includes in its layout the capability to add additional ROM, PROM, RAM or peripheral ports when you require them. SYM-1 doesn't require you to build up wire-wrap boards to use these options. SYM-1 options are merely plugged into the basic unit to give you the added capability you require. The system is neatly configured and you won't have to have a "rat's nest of wires" hanging off the basic board. We've also maintained KIM hardware compatibility. Our SYM-1 plugs into any KIM motherboard and card cage.

## Super Software

Our standard SYM-1 system can be programmed either in machine language for those users wishing to gain an in-depth understanding of microprocessor operations, or it can be loaded with object code developed on a cross-assembler resident in another system. Those users wishing to use a higher level language can purchase our BAS-1 BASIC, a nominally priced option. Machine status is easily accessible, and our SUPER-MON monitor gives the user the same full functional capability of the TTY. Other software enhancements include:

- Write protect of selectable memory areas.
- Byte search capability
- Break function to halt program
- Enhanced Programmable DEBUG Control
- Block Move and Memory Fill functions
- User definable vector branches, and more


## Versatility Unlimited

Future growth and expansion is a key requirement in any system. Both are designed into SYM-1. Unlike any other system which you "discard" once you've mastered it, SYM-1 grows with your needs.
You can store your programs in the 1K Static RAM and debug by simply using the single-step feature of the monitor. User static RAM is easily expandable to 4 K bytes on board the basic unit. The 51 I/O lines which are available to control your custom applications can be expanded via an additional socket provided for Synertek's Versatile Interface Adapter SY6522 to a total of 71 I/O lines. Our TV/KB interface board includes an ASCII keyboard which enables any home TV (connected through a standard RF adapter) or CRT monitor to be turned into a versatile video terminal.

## Applications Unlimited

A Stand-Alone Microcomputer. With the addition of a user-provided 5 -volt power supply, the SYM-1 becomes a functional stand-alone microcomputer development system. In this configuration, the user can select any memory addresses; read/modify data; and execute or single-step programs.
Audio Tape Cassette. By providing the power supply required together with any audio cassette, the user will have enhanced his system to include low-cost file capability and external memory store. The SYM-1 user can create files and block data into records on tape from SYM-1 memory (with error detection) choosing either the (KIM compatible) 8 characters/ sec or SYM-1's 185 characters/sec mode.
Teleprinter Interface. The standard 20 mA teleprinter interface which is on-board SYM-1 allows for the easy installation of a Model 33 Teletype, or RS232 Terminal. Once interfaced, the user can list programs and maintain permanent data records. The use of the full Alpha-Numeric keyboard expands the character set available to the user. The paper tape reader/ punch options allow the user alternative methods for storing programs and data. The SYM-1 automatically adjusts for a variety of baud rates.
TV/CRT Interface. With the addition of our KTM-2 option board and a standard RF adapter, the SYM-1 becomes a complete computer system with your TV or CRT monitor. The full Alpha-Numeric keyboard on the KTM-2 interface card has the same capability found in larger and more expensive computer systems.

## Reliability Unlimited

SYM-1 incorporates the tried and tested SY6502 8-bit microprocessor. This "micro" - with its powerful architecture - has been incorporated into a multitude of system designs. It has been used extensively in TV games where reliability is a must. The powerful COMBO's and VIA's (SY6532 and SY6522), RAM (SY2114) and ROM (SY2332) also have been extensively used and proven in the field.

## KTM-2 KEYBOARD TERMINAL MODULE



## Description

The KTM-2 provides keyboard/display capability to support any mini or microcomputer terminal requirement. The keyboard is full ASCll with cursor control functions keys. The display interface provides composite video for an external user provided monitor or RF modulator for standard T.V.'s. The screen format is 24 lines $\times 40$ characters.
The KTM-2 hardware is designed to provide flexibility over screen and character size as well as user functions. The design is economical using several Synertek components with custom programming only, i.e. without hardware modifications.

## Features

- Screen Size: 24 lines x 40 characters
- Alpha Character Set - Upper and Lower
- Numeric Character Set
- Graphic Characters, 128 Characters (256 with reverse video)
- Control/Special Characters
- $6 \times 7$ dot matrix character size; $8 \times 8$ matrix field size
- Full Cursor Control
- Addressable Cursor and Data (absolute and relative)
- Operating Mode
- Conversational (character operations)
- Transmission Mode-Half/Full Duplex
- Scrolling (top-to-bottom then scroll up)
- Keyboard
- Standard TTY layout
- Typamatic (auto repeat after 1 second)
- Tab control
- Communication-programmable baud rates 759600
- Editing
- Erase screen/line
- Auxiliary I/O Port (RS232)
- Interlaced screen (switch selectable)
- European version available


## User Interface

The KTM-2 operates as a standard terminal with full ASCII keyboard and cursor/edit control pad. Characters are transmitted as they are typed. The character set available consists of 96 alphanumeric characters, 32 control characters, and 128 graphics characters. Any combination of characters may occupy the screen simultaneously.

## CP110 Super Jolt Single Board Computer



## General

The CP110 SUPER JOLT CPU board is the most versatile microcomputer on a single PC board. Connected to a terminal, the CPU card provides everything necessary to begin writing, debugging, assembling and executing microcomputer programs. Stand-alone, the CP110 is a single board OEM microcomputer suited to a wide range of dedicated applications.
Measuring a mere $4-1 / 4^{\prime \prime} \times 7^{\prime \prime}$, SUPER JOLT is the most compact single board computer available. Consider these features:

- A Synertek SY6502 NMOS 8-bit microprocessor
- 1,024 bytes of static program RAM memory
- 64 bytes of interrupt vector RAM
- 28 bidirectional and programmable I/O lines
- A 1 MHz crystal controlled clock
- An interval timer
- Four interrupts, including a timer interrupt and a non-maskable interrupt
- Three serial interfaces - 20 mA current loop, RS232 and TTL
- Buffered address and data lines
- 1,024 bytes of resident ROM program memory containing DEMON, a powerful Debug Monitor program
- Optional 4,096 bytes of resident ROM program memory that includes a complete single pass Resident Assembler Program and a resident TINY BASIC interpretive language designed especially for SUPER JOLT systems. Our incredible SUPER JOLT, with its Resident Assembler Program (RAP) ROM, functions as a single board development system permitting assemblies to be made with only a single pass of a source program from a terminal or via a TTY paper tape reader. Following assembly, the programs can be debugged using the debugging facilities of the DEMON Debug Monitor program.
For those perferring a higher level language, TINY BASIC (a subset of Dartmouth BASIC) is available in ROMs to plug on-board (SW101) and permits immediate entry and execution of TINY BASIC
language programs. The ROM software has been designed so that most any I/O device can be used.
By removing the RAP and TINY BASIC ROM, the CP110 SUPER JOLT board becomes a compact general purpose microcomputer suitable for any dedicated application. The vacated ROM sockets may be used for the user's programmed ROMs or for the user's programmed 2708 type PROMs.


## CPU

The heart of the CP110 SUPER JOLT is an SY6502 CPU chip, a parallel 8-bit NMOS microprocessor with 16 address lines. The 8 -bit data bus (D0-D7) is bidirectional and will drive one TTL ( $1.6 \mathrm{~mA}, 130 \mathrm{pf}$ ) load directly. The 64 K byte address space is used to address program memory and to select I/O devices for communications with the CPU. Each address line will also drive one TTL load directly. The chip's internal oscillator is stabilized using an on-board 1 MHz crystal.
There are 1,024 bytes of program RAM provided on the CPU board. The program RAM is hard-wire addressed as the first 1,024 bytes of the CPU's 64 K of memory address space.

## Programmable I/O

The programmable I/O lines available from the CPU board are provided by an SY6520 Peripheral Interface Adapter (PIA) and an SY6530 I/O chip.

The PIA has two 8-bit ports with two interruptcausing control lines each. Two jumpers are provided on the board which connect one or both PIA interrupt outputs to the CPU IRQ interrupt line. A Data Direction Register for each port determines whether each I/O line is an input or an output.
The SY6530 ROM chip provides 10 additional I/O lines that may also be specified as input or output lines under program control. These I/O lines may be used in conjunction with DEMON for interfacing a high speed paper tape reader to the CPU board.

## Interfacing

The CP110 SUPER JOLT CPU board provides direct interfacing via RS232, 20mA current loop and TTL. The 20 mA current loop requires +5 V and -10 V whereas the RS232 interface requires +12 V and -10 V . All interfaces are wired in parallel on the input and output, thereby allowing any combination of interfaces to be used simultaneously.
The CP110 SUPER JOLT is available only as an assembled board with or without the RAP and TINY BASIC mask ROM. Other SUPER JOLT Family support boards are available, including a 4 K static RAM board, MM100. A prototyping board is now available (AS200) -it has . 1 inch centers and accepts wire wrap sockets.

## Generall fofomaicon      

## Ordering Information



For specially programmed devices (ROM's, 6530 Combo, etc.) Synertek will assign a special custom number. This number must be used when ordering these devices.

EXAMPLE: SYP 2316B, C28000: $2048 \times 8$ Read Only Memory, plastic 24 pin Dip, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, bit pattern as defined by C28000.

Plastic Dual In-Line 8 Leads


## Packaging Information

Ceramic Dual In-Line 8 Leads

$\underset{\substack{0,23 \\ \text { REF. }}}{ }$

Plastic Dual In-Line 16 Leads


Ceramic Dual In-Line 16 Leads


## Packaging Information

Plastic Dual In-Line 18 Leads


Ceramic Dual In-Line 18 Leads

. 032 REF.

Ceramic Dual In-Line 20 Leads


## Packaging Information

Molded Dual In-Line 20 Leads


Plastic Dual In-Line -
22 Leads


Ceramic Dual In-Line -
22 Leads


## Packaging Information

Plastic Dual In-Line -
24 Leads


Ceramic Dual In-Line -
24 Leads


Plastic Dual In-Line 28 Leads


## Packaging Information

Plastic Dual In-Line 40 Leads


Ceramic Dual In-Line -
40 Leads


CerDIP Dual In-Line -
16 Leads


## Packaging Information

## CerDIP Dual In-Line -

18 Leads


## CerDIP Dual In-Line -

22 Leads


Metal Can -
8 Leads



[^0]:    ${ }^{*}$ DW and ${ }^{1} \mathrm{DH}$ same for $t_{\phi 2} \quad * N \cdot 256$ for $\mathrm{SY} 1402 \mathrm{~A}, \mathrm{~N}=512$ for $\mathrm{SY} 1403 \mathrm{~A}, \mathrm{~N}=1024$ for SY 1404 A

[^1]:    ${ }^{*} t_{D W}$ and ${ }^{{ }^{D}}$ DH same for $t_{\phi 2}$
    **N $=256$ for SY2802A, $N=512$ for SY2803A, $N=1024$ for SY2804A

[^2]:    Note: The processor does not write directly into the low order counter (T1C-L). Instead, this half of the counter is loaded automatically from the low order latch when the processor writes into the high order counter. In fact, it may not be necessary to write to the low order counter in some applications since the timing operation is triggered by writing to the high order counter.

[^3]:    - = Don't care condition
    $* A_{3}=1$ Enables IRQ to PB7
    $\mathrm{A}_{3}=0$ Disables IRQ to PB7

