The OPTi design team is proud to present the 32-bit 486/Pentium AT solution with VESA Local bus. As always, the product emphasis is on value. The OPTi 82C571/572 chipset is crafted to provide the highest performance but most cost-effective system solution without compromising quality, compatibility or reliability.

The 82C571/572 is a top-of-the-line solution for the server/power user market. Flexibility of design without using the most expensive support parts has been given key importance. This ensures the total system cost to be at the high-end 486 level - and with upgradability to the high-end Pentium performance.

The 82C571/572 has a state-of-the-art cache controller for up to 2 MB of Write-back cache support. The DRAM controller also supports posted writes for faster performance on write cycles.

The OPTi 82C571/572 provides 486 PC power users the horsepower of the 64-bit Pentium at 60 MHz and 66 MHz as needed in the future.

Features/Benefits

- 100% PC/AT compatible
- Fully supports the Intel 486 and Pentium microprocessor
- Three chip PC/AT solution: 82C571, 82C572 and 82C206
- 1X clock source, supporting systems running up to 66 MHz
- Write Back, direct-mapped cache with size selections: 64K, 128K, 256K, 512K, 1Mb
- Programmable cache write policy: write-back or write through
- Fully programmable cache and DRAM read/write cycles
- Supports 3-2-2-2 cache burst read cycle at 66 MHz
- Built-in TAG auto-invalidation circuitry
- Support for two programmable non-cacheable/system memory "hole" regions
- Supports two banks of 64-bit wide DRAMs with 256K, 512K, 1M, 2M, 4M, and 8M x 36 page-mode DRAMs
- Supports DRAM configurations up to 128 Mb
- Supports DRAM burst cycles
- DRAM post write buffer
- Provides Flash ROM support
- 33 MHz asynchronous 32-bit VESA VL Local Bus support
- Performance oriented snoop-line comparator for VL/ISA bus masters
- Extended DMA page register
- Asynchronous CPU and VL bus interface
- AT bus clock speed programmability
- Low power, high speed CMOS technology
The OPTi 82C571/572 chipset provides a highly integrated solution for fully compatible, high performance PC/AT platforms. Together with the 82C206 integrated peripherals controller, this chipset supports the Intel Pentium processor in the most cost effective and feature-rich designs available today.

The OPTi 82C571/572 chipset is comprised of the 82C571 and the 82C572 controllers. The 82C571 SYSC provides the control functions for the host CPU interface, the 33 MHz asynchronous 32-bit Local bus interface, burst read and write to secondary cache memory and the 32-bit DRAM bus. It also controls the data flow between the CPU bus, the DRAM bus, the Local bus, and the 16/8-bit ISA bus.

The 82C572 ATC integrates the AT bus interface and the data buffers for transfers between the CPU data bus, Local data bus and the DRAM data bus. It also provides ISA to Local bus command translation.