# The HPC as a Front-End Processor

#### ABSTRACT

This application note covers the use of the National Semiconductor HPC46083 High-Performance microController as a front-end processor to collect and block data from RS-232 (serial) and Centronics (parallel) ports for a Host CPU (a typical application being an intelligent graphics-oriented printer). This application note builds on Application Note AN-550 (UPI Port); the result being a program that implements a versatile front-end processor for a National NS32CG16 CPU.

## **1.0 INTRODUCTION**

In Application Note AN-550, "A Software Driver for the HPC Universal Peripheral Interface Port", we saw how a National Semiconductor HPC46083 microcontroller can be connected and programmed to perform intelligent peripheral functions for a host CPU; our example being an application connecting an NS32CG16 CPU through the HPC to a typical front panel.

In this application note, we will expand on the hardware and the driver software presented there in order to implement a very useful function for a high-performance microcontroller: that of a front-end processor for data collection. To demonstrate a real-world application for this kind of function, we implement here an intelligent interface to a Centronics-style parallel input port and an RS-232 serial port, typical of a graphics-oriented printer.

# 2.0 THE FRONT-END PROCESSOR FUNCTION

As systems start to support higher data rates, one of the ever-present challenges is to minimize the interrupt processing load on the CPU, which can become intolerable if the CPU must process each character received in a separate interrupt. Since the character transfer task is typically so simple (reading a character from an input port and placing it into a memory buffer), it is often the case that the unavoidable context switch time associated with the interrupt outweighs the time spent processing the input character. In addition, the communication task may not be the CPU's highest priority: for example, in band-style laser printers the CPU must keep up with the paper movement; it can neither rerun an image nor stop the paper. The communication rate therefore suffers; even printers running from a Centronics-style parallel port are typically unable to accept data faster than 4k characters per second.

The traditional technique for overcoming this obstacle is to implement Direct Memory Access (DMA) for the communication ports. This is, however, quite a large investment in hardware, requiring an external DMA controller chip and more sophisticated bus structures to support it. In other words, it may be acceptable for a computer system, but it is overly expensive for an embedded controller application. Also, the response time required of the CPU can still be stringent, especially in implementing flow control to pace the character rate from the external system presenting the data.

The HPC46083 microcontroller, however, allows a much more cost-effective approach to the problem. As a peripheral, it interfaces to the CPU much as any peripheral controller

MICROWIRE/PLUS™ is a trademark of National Semiconductor Corporation.

National Semiconductor Application Note 551 Brian Marley April 1992



The HPC as a Front-End Processo

would. In the application documented here, it buffers up to 128 characters before interrupting the CPU, thus dropping the CPU input interrupt processing frequency by over two orders of magnitude, while allowing a character input rate of over 20 kb/sec.

# 2.1 Data Transfer Technique

The benefit provided by a front-end processor is derived from the efficiency it adds to the process of getting data into the CPU's data buffer; that is, how much of the CPU's processing time gets dedicated to this task.

The efficiency is provided by two means:

- Reduction of interrupt overhead. By interrupting the CPU only once every 100 characters, the overhead per character becomes virtually negligible.
- 2. Elimination of error testing overhead. If the CPU were communicating with a UART directly, it would have to poll for error conditions on each character. In our implementation, there are two interrupt vectors for data transfer: one for good data (which transfers a block of data), and one for bad data (which transfers one character and its error flags). The good data interrupt routine, then, which is invoked almost exclusively, contains a very simple inner loop. After reading the character count from the HPC, all that the CPU needs to do is:
- Move a character from the HPC's OBUF register to the current destination address. No time is wasted polling the HPC status; the hardware synchronization technique described in Application Note AN-550 handles this.
- Increment the destination address. (Checking against buffer limits could be done here, but is more efficiently handled outside the inner loop).
- Decrement the character count and test it; loop if non-zero.

The HPC firmware also supports this technique by guaranteeing that the reporting of character errors (and BREAK conditions) is synchronized with good data, so that the CPU can tell exactly where in the data stream the error occurred.

#### 2.2 Logic Replacement

Front-end processing tasks by no means use up the HPC's capabilities in a system. In our application, the HPC also serves as the CPU's only interrupt controller, allowing a large number of vectors with no additional hardware. It performs additional control tasks such as dynamic RAM refresh request timing, front panel control and real-time clock functions given in Application Note AN-550 with inexpensive interfacing. In a single 4 kbyte program developed in our group, we were also able to add an interface to an inexpensive serial EEPROM device (connected directly to the MI-CROWIRE/PLUS™ port of the HPC) and to a laser-printer engine for non-imaging control functions, and we also implemented a higher-resolution event timing feature. (These are topics for future application notes, however, and are not dealt with here.)

To summarize, then, the HPC not only can provide front-end processing functions, but can pay for itself by replacing other logic in the system.



# 3.0 HARDWARE

The following sections refer to the schematic pages included. We will discuss here only the portions involving the Centronics Parallel and RS-232 Serial ports. See Application Note AN-550 for details of the other connections shown (the UPI port and front-panel functions).

#### 3.1 The Centronics Parallel Port

The Centronics port was implemented on the connector designated J5. Most of the interface is diagrammed on Sheet 4 of the schematic.

## 3.1.1 Control Inputs

Pin 1 of the J5 connector receives the Data Strobe (STROBE) input, which signals the presence of valid data from the external system. On Sheet 4, in area C5, this signal appears from the connector. It is filtered using a Schmitt trigger (a spare 1488 RS-232 receiver chip), and is then presented to the HPC (Sheet 3) as interrupt signal I4.

Pin 31 is the Input Prime signal (PRIME), which is asserted low by the external system in order to reset the interface. It appears on Sheet 4 in area D5, and is filtered in a similar manner. It is then gated with the signal ENPRIME from the Centronics Control Latch, and the resulting signal is presented to the HPC on pin \*EXUI, which is the External UART Interrupt input. The gating is used to prevent confusion between UART and PRIME interrupts: while the Centronics port is selected, only PRIME causes interrupts, and while the RS-232 port is selected, this gating keeps PRIME interrupts from being asserted.

## 3.1.2 Data Inputs

Eight data bits, from J5 pins 2 through 9, appear in areas B8 and C8 of Sheet 4. They are latched into a 74LS374 latch on the leading edge of the  $\overline{STROBE}$  signal (note the inversion through the Schmitt receiver on  $\overline{STROBE}$ ). The latch is enabled to present data to the HPC's Port D pins by the signal  $\overline{ENCDATA}$ , which comes from HPC pin B12. Note that Port D is also used for inputting pushbutton switch data from a front panel.

#### 3.1.3 Control Outputs

The Centronics control and handshake signals are presented by loading the Centronics Control Latch (Sheet 4, area B4) from the HPC's pins A8 through A15 (Port A Upper) using as a strobe the signal CCTLCLK from HPC pin P2.

Pin 10 of connector J5 is the Centronics Acknowledge (CACK) pulse, which is used to signal the external system that the HPC is ready for the next byte of data. This is one of the two handshake signals used to pace data flow. It is initialized high by the HPC, and is pulsed low when required.

Pin 11 is the Centronics Busy (CBUSY) signal, which is generated by the flip-flop on Sheet 4, area C3. It is set directly by a STROBE pulse, and is also loaded from the Centronics Control Latch whenever the HPC finishes reading a byte of data (rising edge of ENCDATA). This will clear CBUSY under normal conditions, allowing the external system to send another byte of data. Five additional signals, whose functions vary significantly from printer to printer, are presented on connector J5 from the Centronics Control Latch. These are:

Pin 13, which generally indicates that the printer is selected.

Pin 12, which indicates that the printer needs attention (for example, that it is out of paper).

Pin 32, which indicates a more permanent or unusual problem (lamp check or paper jam).

Pins 33 and 35, which vary more widely in use.

These five pins are manipulated by commands from the CPU; the HPC simply presents them as commanded.

## 3.1.4 Other Signals

Pin 18 of the Centronics port connector receives a permanent +5V signal (area B2 of Sheet 4), and a set of other pins (middle of Sheet 2) are connected permanently to ground.

## 3.2 The RS-232 Serial Port

The serial port (on connector J6) makes use of the HPC's on-chip UART and baud rate generator; very little off-chip hardware is required. The entire RS-232 circuit appears on Sheet 3 of the schematic.

This port is implemented in a way typical of printers, and so there are no sophisticated handshaking connections. The interface looks like an RS-232 DTE device: Connector J6 pin 2 is transmitted data (out) and pin 3 is received data (in).

The RS-232 data input appears in area B8 of Sheet 3, as signal RXD. After the RS-232 receiver, it is presented on the HPC's UART input pin (I6). Note that this pin can be monitored directly as a port bit; this enables the HPC to check periodically for the end of a BREAK condition without being subjected to a constant stream of interrupts for null characters.


The Data Set Ready signal (DSR) is received from pin 6 of J6, and presented on HPC pin I7, where it can be monitored by the HPC firmware.


The Request to Send signal (RTS) is a constant high level placed on J6 pin 4.


Transmitted data (TXD) is presented from the HPC's UART output pin (B0), through a buffering gate, to an RS-232 driver, and then out on J6 pin 3. The buffering gate would be unnecessary if the CMOS 14C88 driver were being used, but the gate was a spare and allowed cost savings using the less expensive TTL 1488 chip.


Data Terminal Ready (DTR) is simply presented from a programmable port pin of the HPC (pin B1). It is buffered through a spare inverter, and then presented to RS-232 connector J6 pin 20 through an RS-232 driver. As with the UART output, the buffering would be unnecessary with the 14C88 type of RS-232 driver; however, note that the HPC firmware would have to be modified slightly due to the resulting polarity difference on the pin.

J6 pins 1 (Frame Ground) and 7 (Signal Ground) are, of course, grounded, as shown in this sheet also.









# 4.0 PROTOCOL

The command and interrupt protocol is a superset of that implemented for Application Note AN-550. The two commands SELECT-OENT and SELECT-UART are added to select and initialize each of the communication ports (Centronics or RS-232). The CPU can exercise control over data buffering by the commands FLUSH-BUF, CPU-BUSY, CPU-NOT-BUSY and SET-IFC-BUSY. It can set Centronics port error flags and status using SET-CENT-STS, and it can test for RS-232 status using the TES-UART command. The HPC also allows the CPU to send characters out on the RS-232 port using the SEND-UART command.

New interrupts presented by the HPC are !DATA, which transfers up to 128 bytes of buffered data to the CPU, !PRIME and !UART-STATUS, which inform the CPU of port status changes, and !DATA-ERR, which reports in detail any error ocurring in characters received. The interrupt !ACK-UART is presented to the CPU to acknowledge that the SEND-UART command has been completed.

Note that the command codes for the front panel functions have been changed. Their formats, however, have not changed, nor have their functions, except that the INITIAL-IZE command now performs a disconnection function on the RS-232 and Centronics ports.

#### 4.1 Commands

The first byte (command code) is sent to address FFFC00, and any argument bytes are then written to address FFFE00. The CPU may poll the UPIC register at address FD0000 to determine when the HPC can receive the next byte, or it can simply attempt to write, in which case it will be held in Wait states until the HPC can receive it. Except where noted, the CPU may send commands continuously without waiting for acknowledgement interrupts from previous commands.

00 INITIALIZE

This command has two functions. The first INITIALIZE command after a hardware reset (or RESET-HPC command) enables the IRTC and IBUTTON-DATA interrupts. Both data communcation ports are set to their "Busy" states until a "SELECT" command is sent. The INITIALIZE command may be re-issued by the CPU to de-select both communication ports, and to either start or stop the IRTC interrupts. There is one argument:

**RTC-Interval:** One-byte value. If zero, !RTC interrupts are disabled. Otherwise, the !RTC interrupts occur at the interval specified (in units of 10 ms per count).

01 SELECT-CENT Select the Centronics port and set it ready, using the timing sequence specified by the supplied ACK-Mode argument. Data from the port is enabled, and the !PRIME interrupt is also enabled. Arguments:

## where the Timing field is encoded as: 00 = BUSY falling edge occurs after ACK pulse. 01 = BUSY falling edge occurs during ACK pulse. 10 = BUSY falling edge occurs before ACK pulse. and the L bit, when set, requests Line Mode. It suppresses the removal of BUSY and the occurrence of the ACK pulse when the buffer is passed to the CPU. To fully implement Line Mode, this mode should be used with Pass-Count = 1 and Stop-Count = 1, and the CPU must use the SET-CENT-STS command to acknowledge each character itself. Pass-Count: Number of characters in buffer before the HPC passes them automatically to CPU. One bvte.

ACK-Mode: one byte in the format:

Timing

x x x x L

**Stop-Count:** Number of characters in buffer before HPC tells the external system to stop. One byte.

Note that the buffer is a maximum of 128 bytes in length, in this implementation.

Requires INITIALIZE command first.

02 SELECT-UART Select Serial port and set it ready, according to supplied arguments. Requires INITIALIZE command first. Arguments are:

**Baud:** Baud rate selection. One Byte containing.

- 0 = 300 baud
- 1 = 600 baud
- 2 = 1200 baud
- 3 = 2400 baud
- 4 = 4800 baud
- 5 = 9600 baud
- 6 = 19200 baud
- 7 = 38400 baud
- 8 = 76800 baud

Frame: One byte, selecting character length, parity and number of stop bits.

Value	Data Bits	Parity	Stop Bits
0	8	Odd	1
1	8	Even	1
2	8	None	1
3	8	None	2
4	7	Odd	1
5	7	Even	1
6	7	Odd	2
7	7	Even	2

7

		0		Flow:     One     byte,     bit-encoded     for       handshaking     and     flow     control       modes:     0     XON     DTR     DSR		sending characters. This status is r moved only by performing a SELEC command. Requires INITIALIZ command and SELECT comman
	0 7	0 6	0 5	0         XON         DTR         DSR           4         3         2         1         0           DSR:         1         =         the         HPC         disables         the	08 SET-CENT-STS	first. "Set Centronics Port Status". Load Centronics latch from the supplie argument byte. Argument is eig
				UART receiver while the DSR input is inactive. DTR: Polarity of DTR output, and		bits, which must be encoded as fo
				whether it is used as a flow-control handshake.	ENPRIME CX2 FAU	
				00 = Permanently low (negative voltage). 01 = Permanently high (positive		The ACK bit should always be a "1 The CPU must use the BUSY bit generate an $\overline{ACK}$ pulse: if the BUS
				voltage). 10 = Handshaking: low means		bit is zero, the ACK signal will be a tomatically pulsed low, then high, (r gardless of the previous states
				ready. 11 = Handshaking: high means ready.		BUSY and ACK). Requires INITIALIZE command ar SELECT-CENT command first.
				<b>XON:</b> 1 = the HPC performs XON/XOFF flow control.	09 SET-CONTRAST	The single argument is a 3-bit nur ber specifying a contrast level for the
				<b>Pass-Count:</b> Number of characters in buffer before the HPC passes them automatically to CPU. One byte.		LCD panel (0 is least contrast, 7 highest contrast). There is no r sponse interrupt. Does not requi INITIALIZE command first.
				Stop-Count: Number of characters in buffer before HPC tells the exter-	0A SEND-LCD	This writes a string of up to 8 bytes the LCD panel. Arguments are:
				nal system to stop. One byte. Note that the buffer is a maximum of 128 bytes in length, in this implemen- tation. Requires INITIALIZE command first.		<b>flags:</b> A single byte, containing the RS bit associated with each byte data. The first byte's RS value is the least-significant bit of the FLAG byte.
	reserve LUSH	,		No arguments. Flush HPC data com-		<b>#bytes:</b> The number of bytes to b written to the LCD display.
04 1	LUGII	-001		munication buffer to CPU. Any data in the buffer is immediately sent to		byte[1]-byte[#bytes]: The da bytes themselves.
				the CPU (using the !DATA interrupt). This command triggers the !DATA in- terrupt only if the buffer contains at least one byte. Requires INITIALIZE		The HPC determines the proper d lay timing required for commar bytes (RS = 0) from their encoding This is either 4.9 ms or 120 $\mu$ s.
05 C	CPU-BI	JSY		command and SELECT command first. No arguments. Indicates that the CPU cannot accept any more data		The response from the HPC is the IACK-SEND-LCD interrupt, and the command must not be repeated up the interrupt is received. This contains the interrupt is received.
				(the CPU's data buffer is full). This suppresses the !DATA and !DATA-		mand does not require an INITIA IZE command first.
				ERR interrupts. Requires INITIALIZE command and SELECT command first.	0B SEND-LED	The singe argument is a byte co taining a "1" in each position f which an LED should be lit.
06 C	CPU-N	ЭТ-В	USY	No arguments. This undoes a previ- ous CPU-BUSY command, and indi- cates that the CPU can now accept		There is no response interrupt, ar this command does not require th INITIALIZE command first.
				more data from the HPC. Requires INITIALIZE command and SELECT command first.	OC BEEP	No arguments. This beeps the pan for approximately one second. No r sponse interrupt. If a new BEE
07 S	SET-IF	C-BU	SY	"Set Interface Busy". No arguments. Commands the HPC to immediately signal the external system to stop		command is issued during the bee no error occurs (the buzzer tone extended to one second beyond th most recent command). Does not r quire INITIALIZE command first.

0D SEND-UART	The single one-byte argument is sent	Vector	
	on the UART port. An acknowledge- ment interrupt !ACK-UART occurs on	00-0F (none)	(Reserved for CPU internal traps and the NMI interrupt.)
	completion. This command must not be repeated until the interrupt is received. Requires INITIALIZE and SELECT-UART commands first.	10 IDATA	Buffer data is being transferred to CPU. This will happen either auto- matically, at a point defined by the most recent SELECT command,
0E TEST-UART	Triggers a !UART-STATUS interrupt. This command must not be repeated until the interrupt is received. No ar- guments. Requires INITIALIZE and SELECT-UART commands first.		or as the result of a FLUSH-BUF command. It is fol- lowed by a one-byte Length (num- ber of characters: current HPC firmware has a range of 1–128),
A5 RESET-HPC	Resets the HPC if it is written to ad- dress FFFC00. It may be written at any time that the UPI port is ready for input; it will automatically cancel any		then that number of characters. Enabled by SELECT command af- ter at least one INITIALIZE com- mand.
	partially-entered command. The CPU's Maskable Interrupt must be disabled before issuing this com- mand.	11 IRTC	Real-Time Clock Interrupt. No data returned. Enabled by INI- TIALIZE command if interval value supplied is non-zero.
	After issuing this command, the CPU should first poll the UPIC register at address FD0000 to see that the HPC has input the command (the least- significant bit [Write Ready] is zero).		Note: This version of HPC firmware issues a non-fatal IDIAG interrupt if the CPU fails to service each IRTC inter- rupt before the next one becomes pending.
	It must then wait for at least 25 $\mu$ s,	12 (reserved)	
	then read a byte from address FFFE00. The HPC now begins its internal re-initialization. The CPU must wait for at least 80 $\mu$ s to allow the HPC to re-initialize the UPI port.	13 !PRIME	Centronics INPUT PRIME signal has become active. No data re- turned. Enabled by SELECT- CENT command after at least one INITIALIZE command.
	Since part of the RESET procedure	14 (reserved)	
	causes Ports A and B to float briefly	15 (reserved)	
	(this includes the CPU's Maskable	16 (reserved)	
	Interrupt input pin), the CPU should	17 IACK-SEND-LCD	This is the response to the SEND-
	keep its maskable interrupt disabled during this time. It also must not en-	IT MORECEND-LOD	LCD command, to acknowledge
<b>4.2 Interrupts</b>	ter a command byte during this time because the byte may be lost.		that data has all been written to Panel LCD display. No other data is provided with this interrupt. Al- ways enabled, but occurs only in response to a SEND-LCD com-
	vectors for the CPU hardware. The CPU		mand.
then reads data from provided by the HPC turning from the inter would either hang o may poll the UPIC re when each data byt read from address F until the data is prov Note: All CPU interrupt s	n the HPC at address FFFE00. All data C must be read by the CPU before re- rrupt service routine, otherwise the HPC or generate a false interrupt. The CPU ogister at address FD0000 to determine e is ready, or it may simply attempt to FFE00, and it will be held in Wait states	18 IBUTTON-DATA	Pushbutton status has changed: one or more buttons have been ei- ther pressed or released. The new status of the switches is reported in a data byte, encoded as fol- lows: Any pushbutton that is depressed is presented as a "1". All other bit positions, including unused posi- tions, are zeroes. The pushbut-
			tons are debounced before being reported to the CPU. This interrupt is enabled by the first INITIALIZE command after a reset.

19 !UART-STATUS	interrupt	tatus has changed. This occurs only while the s selected. A data byte		5	Parity Error: Serial Po only.
		ne UART's new state:		0	Framing Error: Seri Port only.
	Bit	Condition		7 (MSE	B) Data Overrun: Seri
	0 (LSB)	New state of DSR sig- nal. This causes an in-			Port only.
		terrupt only if DSR moni-			2, 3 or 4 is set, the community of the set, the community of the set automatical port has been automatical
		toring was requested in			lown by the HPC. The CP
		the last SELECT-UART command. The UART			issue a new SELECT con
		receiver is automatically			to re-enable the port. a character is received wi
		enabled and disabled by			or, all characters appearir
		the HPC, so no CPU ac- tion is required on re-			e it in the buffer are automa
		ceiving this interrupt. If a		,	flushed before this interru s. This is done to presen
		SELECT-UART com- mand is entered, re-		the e	rror character's position
		questing DSR monitor-			ata stream. If the CPU d to ignore the presence of a
		ing, and DSR is inactive,			the character may be simp
		a !UART-STATUS inter- rupt occurs immediately.			ded by the CPU to the da
	1	This bit is set if a UART		note:	ly in its data buffer. Pleas If the CPU has issued
	2–7	BREAK has just ended. (unused)			NOT-READY command, th cannot occur, and this inte
		the CPU has issued a CPU-NOT-			vill not be issued until th
		EADY command, this BREAK in- rupt may be seen before the			has occurred.
	!D.	ATA-ERR interrupt that an-	1B !ACK-UART		U character has been se e UART, and the UART
	(ar	unces the start of the BREAK nd its position in the data			for another. No data is r
		eam). e DSR and UART input (BREAK)			I with this interrupt. It is a enabled, but occurs only
		nals are sampled every 10 ms.			nse to the SEND-UAF
1A IDATA-ERR		has been encountered in		comm	and.
		ning from the currently-se- communication port. It is	1C (reserved)	Diama	- Markenman This inte
		by the first SELECT com-	1D IDIAG	-	ostic Interrupt. This inter used to report failure cond
		fter the first INITIALIZE Id. Two data bytes are re-		tions	and CPU command error
	turned:	,			are five data bytes passe s interrupt:
		One byte containing the or on which the error was		Sever	-
		his character is NOT		Error	
	placed ir	n the data buffer).			in Error (passed, but co not defined)
	errfgs: error see	Error flags, detailing the en:		Currer	nt Command (passed, b nts not defined)
	Bit	Error Seen		Comm	nand Status (passed, b
	0 (LSB)	(unassigned)			nts not defined)
	1	(unassigned)			everity byte contains one l ch severity level, as follow
	2	UART BREAK condition detected. This may be preceded by one or two	X X	XF	X X C N
		framing errors.		N (No	te): least severe. The CF
	3	Error Overflow: More		misse	d an event; currently or
		errors occurred than HPC could report (the			TC interrupt will cause this
		HPC has no FIFO for er-		•	ommand): medium severit currently implemented. A
	4	ror reporting). Buffer Overflow: Flow		comm	and error is now treated a
	4	control failed to stop the external system, and the buffer overflowed.		a FAT	AL error (below).

F (Fatal): highest severity. The HPC has recognized a non-recov- erable error. It must be reset be-
fore the CPU may re-enable its
Maskable Interrupt. In this case,
the remaining data bytes may be
read by the CPU, but they will all
contain the value 1D (hexadeci-
mal). The CPU must issue a RE-
SET command, or wait for a hard-
ware reset. See below for the pro-
cedure for FATAL error recovery.
The Error Code byte contains, for
non-FATAL errors, a more specif-
ic indication of the error condition:

		•		•		•
RTC	(Res	servec	l for C	OMM	AND)	
		1	1	1	1	

RTC = Real-Time Clock overrun: CPU did not acknowledge the RTC interrupt before two had occurred.

The other bits are reserved for details of Command errors, and are not implemented at this time.

The remaining 3 bytes are not yet defined, but are intended to provide details of the HPC's status when an illegal command is received.

Note: Except in the FATAL case, all 5 bytes provided by the HPC *must* be read by the CPU, regardless of the specific cause of the error.

Fatal Error Recovery:

When the HPC signals a !DIAG error with FATAL severity, the CPU may use the following procedure to recover:

- 1. Write the RESET command (A5 hex) to the HPC at address FFFC00.
- By inspecting the UPIC register at address FD0000, wait for the HPC to read the command (the WRRDY bit will go low).
- 3. Wait an additional 25 μs.

4. Read from address FFFE00. This will clear the OBUF register and reset the Read Ready status of the UPI port. The HPC will guarantee that a byte of data is present; it is not necessary to poll the UPIC register. This step is necessary because only a hardware reset will clear the Read Ready indication otherwise (HPC firmware cannot clear it).

- Wait at least 80 μs. This gives the HPC enough time to re-initialize the UPI port.
- 6. After Step 5 has been completed, the CPU may re-enable the Maskable Interrupt and start is suing commands. Since the HPC is still performing initialization, however, the first command may sit in the UPI IBUF register or a few milliseconds before the HPC starts to process it.

# 5.0 SOURCE LISTINGS AND COMMENTARY

#### 5.1 HPC Firmware Guide

This section is intended to provide help in following the flow of the HPC firmware. Discussion of features already documented in Application Note AN-550 are abbreviated here; see that application note for details.

The firmware for the HPC is almost completely interruptdriven. The main program's role is to poll mailboxes that are maintained by the interrupt service routines, and to send an interrupt to the CPU whenever a HPC interrupt routine requests one in its mailbox.

On reset, the HPC firmware begins at the label "start". However, the first routine appearing in ROM is the Fatal Error routine. This is done for ease of breakpointing, to keep this routine at a constant address as changes are made elsewhere in the firmware.

#### 5.1.1 Fatal Error Routine

At the beginning of the ROM is a routine (label "hangup") that is called when a fatal error is detected by the HPC. This routine is identical to that documented in Application Note AN-550.

## 5.1.2 Initialization

At label "start", entered on a Reset signal or by the RESET-HPC command from the CPU, the HPC begins its internal initialization. It loads the PSW register (to select 1 Wait state), and then (at label "srfsh"), it starts the Refresh clock pulses running for the dynamic RAM by initializing Timer T4 and starting it.

At "supi", the UPI port is initialized for transfers between the HPC and the CPU.

At label "sram", all RAM within the HPC is initialized to zero. At "sskint", the stack pointer is initialized to point to the upper bank of on-chip RAM (at address 01C0). The address of the fatal error routine "hangup" is then pushed, so that it will be called if the stack underflows.

At "tminit", the timers T1-T3 are stopped and any interrupts pending from timers T0-T3 are cleared. This step arbitrarily initializes the UART baud rate to 9600, but this selection has no effect.

At "scent", the Centronics port is initialized and set up to appear busy to the external system.

At "suart", the HPC UART is initialized for serial data from the external system. The RS-232 DTR signal is arbitrarily set low, which generally means that the printer is not ready. The state of DTR is not actually valid until the first SELECT-UART command is received, which selects the handshaking mode.

At "sled", the LED control signals are initialized, and all LED indicators are turned off.

At "stmrs", all timers are loaded with their initial values, and timers T5–T7 are stopped and any interrupts pending from them are cleared.

At "slcd", the LCD display is initialized to a default contrast level of 5, then commands are sent to initialize it to 8-bit, 2line mode, with the cursor visible and moving to the right by default. This section calls a subroutine "wrpnl" for each character; the subroutine simply writes the character in the accumulator out to the LCD display and waits for approximately 10 ms.

The program then continues to label "minit", which initializes the variables in the HPC's on-chip RAM to their proper contents.

At label "runsys", the necessary interrupts are enabled (from the timers, and from pin I3, which is the UPI port interrupt from the CPU), and the program exits to the Main Program at label "mainIp". Interrupts from the Centronics and UART ports are not enabled until the appropriate SELECT command is received.

## 5.1.3 Main Program (UPI Port Output to CPU)

The Main Program is the portion of the HPC firmware that runs with interrupts enabled. It consists of a scanning loop at label "mainlp" and a set of subroutines (explained below). It is responsible for interrupting the CPU and passing data to it; the HPC is allowed to write data to the CPU only after interrupting it. Unlike the simpler UPI/Front Panel interface described in Application Note AN-550, this main loop scans two separate variables in on-chip RAM that are set up by interrupt service routines: a word called "alert", and a byte called "bstat" (for "Buffer Status"). Both variables are used to determine whether any conditions exist that should cause an interrupt to the CPU.

The "alert" word contains one bit for each interrupt that the HPC can generate. If a bit is set (by an interrupt service routine), the Main Program jumps to an appropriate subroutine to notify the CPU. The subroutine checks whether the UPI interface's OBUF register is empty, and if not, it waits (by calling the subroutine "rdwait"). It then writes the vector number to the OBUF register. This has the effect of interrupting the CPU (because the pin URDRDY goes low), and the CPU hardware reads the vector from the OBUF register.

If there is more information to give to the CPU, the HPC places it, one byte at a time, into the OBUF register, waiting each time for OBUF to be emptied by the CPU. This technique assumes that the CPU remains in the interrupt service routine until all data has been transferred: if the CPU were to return from interrupt service too early, the next byte of data given to it would cause another interrupt, with an incorrect vector.

(Note, however, that the CPU may be interrupted with a Non-Maskable interrupt from a separate source. This simply inserts a pause into the process of reading data from the HPC. Since the HPC is running its main program at this point, with interrupts still enabled, it will not lose data from its communication port under these circumstances.)

The "bstat" byte represents a special case involving the interrupt !DATA to the CPU. This byte shows the main program whether the data communication buffer (which holds data from the external system) is full enough to send its contents to the CPU. If so, the main program calls the subroutine "snddta", which interrupts the CPU, then sends one data byte containing the number of characters to be transferred (currently as many as 128 are possible), and then the characters themselves.

The CPU may, at any time, demand that the HPC transfer all characters that are within its communication buffer. (This is called a "flush" command, which sets one of the bits of the "alert" word, described above.) The HPC, in response, will empty the buffer to the CPU with a !DATA interrupt, even if only one character is left. If the buffer is completely empty, however, the flush command is ignored.

Subroutines called from the Main Program loop are:

- sndrtc: sends a Real-Time Clock interrupt to the CPU. No data is transferred; only the interrupt vector.
- sndlak: interrupts the CPU to acknowledge that a string of data (from a SEND-LCD command) has been written to the LCD display. No data is transferred for this interrupt.
- sndbtn: interrupts the CPU to inform it that a pushbutton has been pressed or released. A data byte is transferred from variable "swlsnt", which shows the new states of all the pushbuttons.
- sndfsh: performs a Flush operation. If there is data, it jumps to the "snddta" routine to send the contents of the buffer to the CPU. If there is no data, however, this subroutine simply returns without generating an interrupt.
- snddta: sends data from the communication buffer to the CPU. It may be entered for one of three reasons:
  - 1. the communication buffer is full enough that it must be sent automatically to the CPU.
  - 2. a Flush command has been received from the CPU. (The bit "aflush" in the ALERT word is set.)
  - 3. an error has been detected on a character received from the external system. This causes an internal Flush request, so that all good characters are sent to the CPU before the bad character is reported. This case is also different be cause it does not flush the entire buffer, but only up to the point of the error. The limit is held in the variable "fshlim".

Depending on other status of the selected communication port, this subroutine may re-enable communication on the port if it was stopped (for example, if the buffer was too full to accept more data until the "snddta" routine emptied it). This is done at label "sdstp".

sndprm: interrupts the CPU because the INPUT PRIME signal on the Centronics parallel port was activated by the external system. No data is transferred by this interrupt.

sndust: interrupts the CPU to report a change in UART status. This interrupt may also be triggered by the CPU using the TEST-UART command.

- snderr: interrupts the CPU to inform it that a character with an error was received. The character and a byte containing error flags are transferred to the CPU.
- snduak: interrupts the CPU in response to a SEND-UART command, to acknowledge that the requested character has been sent on the UART transmitter, and that it is ready to transmit another character.
- sndiag: interrupts the CPU to inform it of a !DIAG interrupt condition, when it is of NOTE severity. (Other !DIAG conditions are handled at label "hangup".)

# 5.1.4 UPI Port Input from CPU (Interrupt I3)

This interrupt service routine, at label "upiwr", accepts commands from the CPU. Apart from the existence of additional commands, the structure of this routine is identical to that of Application Note AN-550. We document here the labels and functions involved in this larger application.

	Cor	nmand Processing Routines	
INITIALIZE	13 interrupt labels:	State 1 = fcinit	State 3 = Icinit
SELECT-CENT	13 interrupt labels:	State 1 = fcselc	State 3 = Icselc
SELECT-UART	13 interrupt labels:	State 1 = fcselu	State 3 = Icselu
FLUSH-BUF	13 interrupt labels:	State 1 = fcflsh	State $3 =$ (none)
	At label "fcflsh", the "alert communication buffer.	" word bit "aflush" is set, which rec	quests that the main program flush the
CPU-BUSY		State 1 = fccbsy er status byte ''bstat'' is set to indica HPC. This disables the !DATA inte	State $3 =$ (none) ate that the CPU is busy and cannot rrupt.
CPU-NOT-BUSY		State 1 = fccnby er status byte "bstat" is set to indica ATA interrupt is re-enabled.	State $3 = (none)$ ate that the CPU is ready to accept more
SET-IFC-BUSY	13 interrupt labels:	State 1 = fcifby	State 3 = (none)
	At label "fcifby", the currer	ntly selected interface is set busy, ir	n order to present an error indication.
SET-CENT-STS	13 interrupt labels:	State 1 = fcscst	State $3 = Icscst$
	At label "lcscst", the Centr and the Centronics port co	onics Port status byte ''cps'' is load	ded from the value supplied by the CPU these new settings. The subroutine
SET-CONTRAST	l3 interrupt labels: At label ''lcslcv'' (Set LCD	State $1 = fcslcv$ Voltage), the LCD Contrast latch is	State 3 = Icslcv loaded from the value supplied by the
	CPU.		
SEND-LCD	13 interrupt labels:	State 1 = fcslcd	State 3 = lcslcd
		ing of up to eight bytes to the LCD of ion of this command in detail.	display. Application Note AN-550
SEND-LED	13 interrupt labels:	State 1 = fcsled	State 3 = Icsled
	At label "lcslcd", the byte	provided by the CPU is written to the	e LED latch.
BEEP	13 interrupt labels:	State 1 = fcbeep	State 3 = (none)
	This command sends a on	e-second beep tone to a speaker.	
SEND-UART	bit "schr" is set in variable for transmission. The trans responsible for performing (the transmitter interrupt is interrupt automatically invoc must itself call "setuar" to The subroutine "setuar" its to be transmitted into the fit	"ups" (UART Port Status). By doin mission is performed by the subrou the XON/XOFF flow control protoc enabled), then this is the only actio kes the "setuar" subroutine. Howe transmit the character.	ever, if the transmitter is idle, this routine el "uecsnd", which formats the character framing mode. It then sends the
TEST-UART	13 interrupt labels:	State 1 = fcusts	State 3 = (none)
	At label "fcusts", the HPC send a !UART-STATUS int		word, requesting the Main Program to

## 5.1.5 Centronics Communication

This task is triggered by each edge of the Centronics port  $\overline{STROBE}$  signal. This signal is detected by the HPC on the I4 interrupt line. On the leading edge of  $\overline{STROBE}$ , the character is input to the data communication buffer. This edge also sets the BUSY signal, by hardware action. On the trailing edge, the BUSY flag is affected by the HPC firmware. If the HPC is ready to receive more characters, the BUSY signal is cleared and the  $\overline{ACK}$  signal is pulsed. If the HPC is not ready to receive more data, it leaves the BUSY signal high, which prevents the external system from sending more characters.

The Centronics port STROBE handler is at label "cenint". It first determines whether a falling or rising edge was detected on the STROBE signal. If the leading (falling) edge was detected, then it jumps to label "cstrbl"; otherwise it jumps to label "cstrbt" to process a trailing edge.

At label "cstrbl", the character is placed in the next available position of the communication buffer, if the buffer is not already full. (If it is already full, then it is processed as an error, as discussed below.) Then some tests are performed:

If the buffer is not full enough to pass data to the CPU, then the routine exits by jumping to label "cenlex", where it prepares to detect the trailing edge of STROBE. Otherwise, it sets the "pass" bit in the variable "bstat", which requests the main program to send data to the CPU, and then it continues.

If the buffer is not full enough to tell the external system to stop sending characters, then the routine exits by jumping to "cenlex". Otherwise, it sets the "stop" bit in variable "bstat", indicating that the external system has been stopped, and it also sets the "cbusy" flag in variable "cps", which will prevent the Centronics <u>BUSY and ACK</u> signals from being changed when the <u>STROBE</u> pulse ends. The routine continues.

If the buffer has become completely full, then the "full" bit in "bstat" is set, indicating that any more characters received will trigger an error. Character processing then continues at label "cenlex".

At "cenlex", the Centronics Control Latch is set (temporarily) to force the BUSY signal high, because it should not become low until the STROBE pulse ends. The I4 pin, which detects the STROBE signal, is then re-programmed to detect the trailing edge (rising edge at the Centronics connector, but falling edge at pin I4 due to an inverting buffer). If the trailing edge already has occurred, then this reprogramming will set another interrupt pending immediately. There is, however, a possibility that the strobe edge could occur simultaneously with the reprogramming, with unknown results. For this reason, the STROBE signal is sampled by the firmware, and if the pulse has already completed, then instead of returning from the interrupt it jumps immediately to interrupt routine "cstrbt", which processes the trailing edge.

The code at label "cstrbt" is entered whenever either a trailing edge interrupt is detected on pin I4 (STROBE), or the leading edge interrupt routine jumps to it. It reprograms the I4 pin to detect a leading edge again, clears the I4 interrupt (which is automatically cleared only on interrupt service), then jumps to the "setcen" subroutine, which manipulates the BUSY and  $\overline{ACK}$  signals appropriately, according to the contents of the "cps" variable and the selected  $\overline{ACK}$  timing mode in variable "ackmd".

#### 5.1.5.1 Centronics Error Handling

A buffer overrun error is processed at label "cenerr". This is the only kind of character error that can happen on a Centronics interface, and it would be due to an incorrect connection or a software error.

For internal firmware debugging purposes, the "cps" variable bit "cbusy" is again set to ensure that the Centronics interface will keep the BUSY signal set.

If an error is already waiting to be reported (bit "aerr" of variable "alert" is already set), then this is a "multiple error" condition, and cannot be fully reported. Instead, at label "cenmer", the bit "errovf" in variable "errfgs" is set. This variable is sent to the CPU when the error is reported. Also, the l4 interrupt is disabled, to prevent any further STROBE interrupts until a new SELECT-CENT command is received from the CPU.

If no error is waiting to be reported, then bit "aerr" of variable "alert" is set, requesting the main program to generate an IERROR interrupt to the CPU. Further data is provided to be passed to the CPU:

variable "errfgs" is initialized to indicate only a buffer overrun error.

variable "errchr" is loaded with the character that was received and could not fit in the buffer.

Because the received character is reported with the error interrupt, and because no data is lost yet, the Centronics port is not disabled by this condition.

## 5.1.6 UART Communication

UART communication is performed by the UART interrupt routine at label "uarint". After pushing the required registers onto the stack, the routine determines which interface is selected. If it is the Centronics port, the only cause of the interrupt is the INPUT PRIME signal, and the HPC jumps to label "uarprm" (see Background Processing/Monitoring Tasks, below). If the UART port is selected, then it is due to either a receiver or a transmitter interrupt (and the INPUT PRIME is gated so that it cannot be presented).

## 5.1.6.1 UART Output

At label "uarout", a transmitter interrupt has been received. If the bit "icpu" in variable "ups" is set, this means that the character just transmitted was a character sent by a CPU SEND-UART command, and the CPU is notified by requesting the !ACK-UART interrupt from the Main Program.

The subroutine "setuar" is now called, to determine whether any more characters need to be sent, either for XON/XOFF handshaking or because the CPU has requested the HPC to send another character. If so, another character is sent by "setuar", and the UART transmitter interrupt remains enabled. If not, the "setuar" routine disables the transmitter interrupt.

## 5.1.6.2 UART Input

At label "uartin", an interrupt has been generated by the UART receiver. This means that a character is available to be placed into the Communication Buffer.

The first action taken by the HPC is to read the receiver status register ENUR (which contains the 9th data bit and the Data Overrun and Framing Error error flags), then it reads the character itself from the RBUF register. The ENUR register is saved temporarily in variable "enrimg" for future processing, but is also held in the Accumulator, which is used here to "accumulate" error flags. The HPC then prepares to check for a parity error.

Parity checking is not a hardware feature of the HPC's UART, so a bit-table lookup is performed using the "X,[B].b" addressing mode of the IFBIT instruction. This addressing mode is similar to NS32000 bit addressing, in that it allows one to address up to 64 kbits (addressed from the contents of the X register) from a base address given in the B register. By placing the character to be checked into the X register, and pointing the B register at a properly constructed table (labels "evntbl" and "oddtbl"), a parity error can be detected in a single IFBIT instruction (see for example label "u8dopr").

After loading the X and B registers, a multi-way branch is performed (iid), which branches to one of 8 labels depending on the character framing mode variable "uframe" (which is loaded by the SELECT-UART command). Each mode handles parity differently: labels "uiod8" and "uiev8" check for odd or even parity, respectively, including 9 character bits (8 data plus 1 parity) to make the test. Labels "uiod7" and "uiev7" include only 8 bits (7 data plus 1 parity). Label "nopar" handles the cases where no parity is included in the character frame. Also within these routines, a decision is made whether a Framing Error seen in the character is also a Break condition: if two consecutive characters are seen with framing errors with all zeroes in their parity and data fields, then the second character is reported as a Break character as well as having a framing error. If, at label "uinpok", no errors have been flagged in the Accumulator, the routine branches to label "uingd" to place the character into the Data Communication Buffer for the CPU. If errors have been discovered, then the character is instead reported to the CPU using the !DATA-ERR at label "uinerc".

The "uingd" portion of this routine is very similar to the portion of the Centronics input routine that places characters into the buffer for the CPU. A different mechanism is used for flow control, of course, to stop the external system if the buffer becomes full.

At label "uinerc", a check is made to determine whether the CPU has received the last character error reported. If not, this is a "multiple error" condition, handled at label "uinnce". If so, then this is reported as a new error at label "uin1ce". The error character and its error flags are provided to the Main Program in the mailboxes "errchr" and "errfgs", and the bit "aerr" in variable "alert" is set to request that a IDATA-ERR interrupt be sent to the CPU.

On a multiple-error condition, the new error flags are ORed with the old ones, handshaking is used to stop the external

host system from sending more characters, and the UART receiver is automatically disabled. The CPU must issue a new SELECT-UART command to re-enable it.

Another pair of routines report an error if the buffer overflows. This error is reported at label "uin1ef" if no other error report is pending, or at label "uinmef" if this is a multiple error condition. On a multiple error, an attempt is made to stop the external host system from sending characters, and the UART receiver is disabled until the CPU issues a SELECT-UART command. (A single error does not disable the receiver, because no data has been lost yet: the IDATA-ERR interrupt reports the character with the error report.)

## 5.1.7 Buffer Status Reporting

For internal debugging purposes, four unassigned signals from the LCD Contrast Latch are updated to show the status of the buffer. While the buffer is full enough to pass to the CPU, one bit of the latch (IC 25G, pin 12) is high. While the buffer is full enough that the external system should stop, pin 15 is high. While the CPU is not ready to receive data from the CPU, pin 16 is high. If a buffer overrun condition occurs, and data is lost, or if any fatal error occurs (with a hexadecimal code appearing on the LCD display), then pin 19 goes high. The code that handles these bits is flagged with the word "DEBUG" in the comment field.

#### 5.1.8 Background Processing/Monitoring Tasks

These are tasks that are not triggered directly by CPU commands.

Real-Time Clock (T1) Timer T1 is loaded with a con-

stant interval value which is used to interrupt the HPC at 10 ms intervals. When the Timer T1 interrupt occurs (labels "tmrint", "t1poll", "t1int"), and the realtime interrupt is enabled, the variable "rtccnt" is decremented to determine whether a !RTC interrupt should be issued to the CPU. If so, the bit "artc" in the "alert" word is set, requesting the main program to send a !RTC interrupt to the CPU. The main program, at label "sndrtc", interrupts the CPU. No other data is passed to the CPU.

At label "kbdchk" the panel pushbutton switches are also sampled. This process is described fully in Application Note AN-550.

At label "dsrchk", the state of the UART DSR flag is checked if the UART is selected and DSR monitoring mode has been requested by the CPU. If it has changed, this routine requests the Main Program to issue a !UART-STATUS

interrupt to the CPU. The UART receiver is also enabled and dis- abled by the state of this signal if DSR monitoring has been re- quested. (The CPU does not have to react to the interrupt for normal operation, but might wish to record its occurrence.) At label "brkchk", if the UART is selected, and a BREAK has been detected, the UART data input pin is polled to determine wheth- er the BREAK condition has end- ed. If a BREAK has ended, then this routine requests the Main Program to issue a !UART- STATUS interrupt to the CPU.	Centronics INPUT PRIME	When the EXUI pin on the HPC is activated, and the Centronics port is selected rather than the UART, the UART service routine (at label "uarprm") sets bit "aprime" in the "alert" variable, requesting the main program to send a IPRIME interrupt to the CPU. The Centronics port is inter- nally flagged (in the "cps" vari- able) as being "busy", and the Centronics Control Latch is up- dated to set the BUSY signal high. The UART interrupt is then disabled until a SELECT-CENT command is received from the CPU. In the main program, the IPRIME interrupt is sent to the CPU at label "sndprm". No other data is sent.

	# Centr	onics Port input	/ checksum calculation / LCD output.	
	#	<b>^</b> ~	24 characters on Centronics port,	
	# #		it checksum, and on receiving Ctrl-D, m on LCD display.	
	.qlobl	start,main		
	.qlobl	dataint, rtcint,	primeint	
	.qlobl	lcdint		
	.qlobl	swint,usttsint,e	errint,uwrint	
	.globl	diagint,badint		
	.set	hpcctrl,0xFFFC00	) # HPC Control/Status I/O location.	
	.set	hpcdata,0xFFFE0(	•	
	.set	hpcpoll,0xFD0000	) # HPC Poll address (UPIC).	
	.set	cr,0xD		
	.set	lf,0xA		
	.set	ctr10,'D'-0x40		
start	:			
			# Fill interrupt vector locations.	
	addr	badint,vex	<pre># Interrupt NMI. (Unimplemented)</pre>	
	addr	dataint,vex+4	# Interrupt 0x10. Comm Buffer data.	
	addr	rtcint,vex+8	# Interrupt Ox11. Real-Time Clock.	
	addr	badint,vex+12	<pre># Interrupt 0x12. (Unimplemented)</pre>	
	addr	primeint, vex+16	•	
	addr	badint,vex+20	# Interrupt Ox14. (Unimplemented)	
	addr	badint,vex+24	<pre># Interrupt 0x15. (Unimplemented) # Interrupt 0x16. (Unimplemented)</pre>	
	addr addr	badint,vex+28	# Interrupt Ox16. (Unimplemented) # Interrupt Ox17. LCD data vritten.	
	addr	lcdint,vex+32 swint,vex+36	# Interrupt 0x17. Beb data witten. # Interrupt 0x18. Pushbutton event.	
	addr	usttsint,vex+40	# Interrupt Ox19. UART Status change.	
	addr	errint, vex+44	# Interrupt Ox13. Error detected.	
	addr	uvrint, vex+48	# Interrupt Ox18. UART Write ack.	
	addr	badint,vex+52	# Interrupt OxIC. (Unimplemented)	
	addr	diagint, vex+56	# Interrupt Ox1D. Diagnostic.	
	addr	badint,vex+60	<pre># Interrupt 0x1E. (Unimplemented)</pre>	
	addr	badint,vex+64	<pre># Interrupt 0x1F. (Unimplemented)</pre>	
	addr	badint, <b>vex+68</b>	<pre># Interrupt 0x20. (Unimplemented)</pre>	
	addr	badint,vex+72	<pre># Interrupt 0x21. (Unimplemented)</pre>	
	movb	\$0,hpcctrl	# INITIALIZE command.	
	novb	\$100,hpcdata	# RTC value: once per second.	
	novb	\$0x0B,hpcctrl	# Turn on two LED's to show we're alive.	
	novb	\$0x06,hpcdata		
	novb	\$1,hpcctrl	# Select Centronics port.	
	naovb	\$1,hpcdata	# BUSY drops during ACK/ pulse.	
	movb	\$100,hpcdata	# Accept 100 characters before passing	
		0100 hu-1-t-	<pre># buffer to CPU; # Apply flow control if buffer her 120</pre>	
	MOVD	\$120,hpcdata	<ul> <li># Apply flow control if buffer has 120</li> <li># characters.</li> </ul>	
				TL/DD/9977-6
				TL/DD/9977-6

```
run:
       bispsrv $0x800
                               # Enable interrupts from HPC.
                       # Main program starts here.
main:
       novd
               datoptr,rl
                               # Register R1 contains buffer out pointer.
                             # Wait here for a block to come in.
mwait: cmpd
               datiptr,rl
       bls
               mvait
                               # Here, process character.
       novb
               0(r1),r0
       cmpb
               r0,$ctrlD
                               # if End of File, go type checksum.
       beq
               typout
       addb
               r0,ckdata
       addqđ
               $1,rl
       br
               mvait
                               # Send checksum out on LCDs.
typout:
       bicpsrv $0x800
                               # Disable interrupts.
                               # Clear LCD output acknowledge flag.
       cbitb
               $0,poutflg
               $0xA,hpcctrl
                               # Send-LCD command.
       novb
               $0x6, hpcdata
       novb
       novb
               $3,hpcdata
               $0x1,hpcdata
                               # Clear panel LCD's.
       movb
       movzbd ckdata,r0
                               # Send first hex character.
       lshd
               $-4,r0
       novb
               asctab[r0:b],r0
       movb
               r0,hpcdata
       movzbd ckdata.r0
                               # Send second hex character.
       andb
               $0xF,r0
               asctab[r0:b],r0
       movb
       novb
               r0,hpcdata
       bispsrv $0x800
                               # Re-enable interrupts.
pnlout:
               tbitb
                       $0,poutflg
       bfc
               pnlout
       movqb
               0,ckdata
               $databuf,datiptr
       movd
       novd
               datoptr,rl
               mwait # Close loop: infinite.
       br
               0
                       # End of main program.
       ret
               # Data for Main Program.
maindat:
datiptr: .double databuf # Pointer to Data Buffer area.
datoptr: .double databuf # Pointer to Data Buffer area.
                     # UART Output Ready.
poutflg: .byte l
ckdata: .byte 0
                      # Accum. checksum.
asctab:
                .byte '0','1','2','3','4','5','6','7'
                                                                                  TL/DD/9977-7
```

.byte '8','9','a','b','c','d','e','f' databuf: .blkb 1024 # Data buffer area. # Start of Interrupt Service Routines. # Invoked by ROM interrupt service. Registers RO..R2 are already # saved, but no ENTER instruction has been performed yet. # Interrupt 0x10. Comm Buffer ready. dataint: movzhd hpcdata,r0 # Get character count from HPC. novd datiptr,rl movb hpcdata,0(rl) # Loop: get character from HPC, datalp: # increment buffer address, dataln # decrement count and loon addgd 1,r1 -1,r0,datalp # decrement count and loop. acbd movd rl,datiptr ret 0 # Interrupt Ox11. Real-Time Clock. rtcint: # Send Flush-Buf command to HPC. \$4,hpcctrl novb ret 0 # Interrupt 0x13. Centronics PRIME. primeint: MOVD \$1, hpcctrl \$1,hpcdata novb novb \$100, hpcdata movb \$120, hpcdata ret 0 icdint: # Interrupt 0x17. LCD data written. sbitb \$0,poutflg ret 0 # Interrupt 0x18. Pushbutton event. swint: badint br ret 0 # Interrupt 0x19. UART Status change. usttsint: badint br ret 0 # Interrupt OxlA. Error detected. errint: badint br ret 0 # Interrupt OxlB. UART Write ack. uwrint: br badint ret 0 diagint: # Interrupt Ox1D. Diagnostic. TL/DD/9977-8

hpcdata,r0 hpcdata,r0 hpcdata,r0 novb novb movb hpcdata,r0 hpcdata,r0 movb movb ret 0 badint: # Trap for unimplemented interrupts. 0 ret TL/DD/9977-9

# UART Port input / checksum calculation / UART output. Accepts up to 1024 characters on UART port, Ħ accumulates 8-bit checksum, and on receiving Ctrl-D, # displays checksum by sending out on RS-232 port. Ħ .globl start,main dataint, rtcint, primeint .globl .globl lcdint .globl swint,usttsint,errint,uwrint diagint, badint .globl hpcctrl,0xFFFC00 # HPC Control/Status I/O location. .set hpcdata, 0xFFFE00 # HPC Data I/O location. .set hpcpoll,0xFD0000 .set # HPC Poll address (UPIC). .set cr,0xD .set lf,0xA ctr1D,'D'-0x40 .set start: # Fill interrupt vector locations. # Interrupt NMI. (Unimplemented) addr badint, vex dataint,vex+4 # Interrupt 0x10. Comm Buffer data. addr Real-Time Clock. addr rtcint,vex+8 # Interrupt 0x11. addr badint,vex+12 # Interrupt 0x12. primeint, vex+16 # Interrupt 0x13. Centronics PRIME. addr addr badint,vex+20 # Interrupt 0x14. addr badint,vex+24 # Interrupt 0x15. # Interrupt 0x16. badint,vex+28 addr LCD data written. addr lcdint,vex+32 # Interrupt 0x17. addr swint,vex+36 # Interrupt 0x18. Pushbutton event. usttsint,vex+40 # Interrupt 0x19. UART Status change. addr Error detected. errint,vex+44 # Interrupt OxlA. addr UART Write ack. addr uwrint,vex+48 # Interrupt 0x1B. (Unimplemented) addr badint,vex+52 # Interrupt 0x1C. Diagnostic. addr diagint,vex+56 # Interrupt 0x1D. addr badint,vex+60 # Interrupt Ox1E. (Unimplemented) # Interrupt 0x1F. (Unimplemented) addr badint,vex+64 badint,vex+68 # Interrupt 0x20. (Unimplemented) addr addr badint.vex+72 # Interrupt 0x21. (Unimplemented) # INITIALIZE command. novb \$0,hpcctrl # RTC value: once per second. novb \$100,hpcdata \$0x0B,hpcctrl # Turn on two LED's to show we're alive. novb \$0x06, hpcdata novb \$2,hpcctrl # Select UART and set up parameters. novb \$5,hpcdata 9600 baud, novb # 8 bits, no parity, XON/XOFF protocol, DTR always on. novb \$2,hpcdata Ħ \$0xA, hpcdata # novb Accept 100 characters before passing movb \$100, hpcdata # buffer to CPU; 錐 \$120,hpcdata Apply flow control if buffer has 120 novb # TL/DD/9977-10

```
characters.
                                #
run:
       bispsrv $0x800
                                 # Enable interrupts from HPC.
main:
                        # Main program starts here.
       novđ
                datoptr,rl
                                 # Register R1 contains buffer out pointer.
mwait: cmpd
                datiptr,rl
                              # Wait here for a block to come in.
       bls
                mwait
       movb
                0(r1),r0
                                # Here, process character.
                                # if End of File, go type checksum.
       capb
               r0,$ctrlD
       beq
                typout
       addb
               r0,ckdata
       addqd
               $1,r1
       br
               mvait
typout:
                                # Send checksum out on RS-232 port.
       novb
                $cr,r0
               serout
       bsr
       movb
               $lf,r0
       bsr
                serout
       movzbd ckdata,r0
       lshd
               $-4,r0
               asctab[r0:b],r0
       novb
       bsr
                serout
       movzbd ckdata,r0
       andb
                $0xF,r0
                asctab[r0:b],r0
       movb
       bsr
                serout
       novb
               $cr,r0
       bsr
                serout
       movb
               $lf,r0
       bsr
               serout
       movqb
               0,ckdata
       movd
               $databuf,datiptr
       movd
               datoptr,rl
       br
               mwait # Close loop: infinite.
       ret
               0
                        # End of main program.
               tbitb
serout:
                        $0,uoutflg
       bfc
               serout
                                # Indicate UART not ready.
       cbitb
               $0,uoutflg
       bicpsrv $0x800
                                # Critical Sequence:
                                # Give Send-UART command to HPC.
# Give character to HPC.
               $0xD,hpcctrl
       novb
       movb
               r0,hpcdata
       bispsrv $0x800
                                # End critical sequence.
                                                                                    TL/DD/9977-11
```

ret 0 # Data for Main Program. maindat: datiptr: .double databuf # Pointer to Data Buffer area. datoptr: .double databuf # Pointer to Data Buffer area. uoutflg: .byte 1 # UART Output Ready. ckdata: .byte 0 # Accum. checksum. asctab: .byte '0','1','2','3','4','5','6','7' .byte '8','9','a','b','c','d','e','f' databuf: .blkb 1024 # Data buffer area. # Start of Interrupt Service Routines. # Invoked by ROM interrupt service. Registers R0..R2 are already # saved, but no ENTER instruction has been performed yet. dataint: # Interrupt 0x10. Comm Buffer ready. # Get character count from HPC. movzbd hpcdata,r0 novd datiptr,rl datalp: hpcdata,0(rl) # Loop: get character from HPC, novb addqd increment buffer address, 1,**r**1 # acbd -1,r0,datalp # decrement count and loop. rl,datiptr movd ret 0 # Interrupt Oxll. Real-Time Clock. rtcint: # Send Flush-Buf command to HPC. movb \$4,hpcctrl ret 0 # Interrupt 0x13. Centronics PRIME. primeint: br badint ret 0 lcdint: # Interrupt 0x17. LCD data written. badint br ret ٥ # Interrupt 0x18. Pushbutton event. swint: br badint ret 0 # Interrupt 0x19. UART Status change. usttsint: badint hr ret 0 errint: # Interrupt OxlA. Error detected. br badint TI /DD/9977-12

```
ret
                 0
uvrint:
                          # Interrupt Ox1B. UART Write ack.
       sbitb $0,uoutflg
ret 0
                 # Interrupt 0x1D. Diagnostic.
hpcdata,r0
hpcdata,r0
hpcdata,r0
diagint:
        movb
        novb
        movb
        movb
                 hpcdata,r0
        movb
                 hpcdata,r0
        ret
                 0
badint:
                          # Trap for unimplemented interrupts.
        ret
                 0
                                                                                        TL/DD/9977-13
```

.title CENTUART, 'HPC FIRMWARE: CENTRONICS/UART PORTS' ; program centuart.asm version 1.0 05/22/88 ; Copyright (C) 1988 by National Semiconductor Corp. ;(\*\*; ;(\* \* ) ;(\* Copyright (c) 1988 by National Semiconductor Corporation \*) ;(\* \*) ;(\* \*) National Semiconductor Corporation ;(\* 2900 Semiconductor Drive \*) ;(\* Santa Clara, California 95051 \*) ;(\* \*) \*) ;(\* All rights reserved ;(\* \*) This software is furnished under a license and may be used \*) ;(\* and copied only in accordance with the terms of such license \*) ;(\* ;(\* and with the inclusion of the above copyright notice. This \*) ;(\* software or any other copies thereof may not be provided or \*) otherwise made available to any other person. No title to and \*) ;(\* ;(\* ownership of the software is hereby transferred. \*) ;(\* \*) The information in this software is subject to change without \*) ;(\* ;(\* notice and should not be construed as a commitment by National \*) ;(\* Semiconductor Corporation. \*) \*) ;(\* ;(\* National Semiconductor Corporation assumes no responsibility \*) ;(\* for the use or reliability of its software on equipment \*) \*) ;(\* configurations which are not supported by National ;(\* Semiconductor Corporation. \*) ;(\* \*) ;(\*\*\* : Derived from hpcupi.asm file. However, commands have ; been re-mapped (different code values), and so are not exactly ; upward compatible. ; ; Adds commands and interrupts to support input, buffering, ; handshaking and mode selection for an RS-232 port and ; a Centronics-style parallel port. : .form 'Declarations: Register Addresses' x'CO:w ; PSW register = psw al = x'C8:b ; Low byte of Accumulator. x'C9:b ; High byte of Accumulator. = ah x'CC:b ; Low byte of Register B. bl Ξ ; High byte of Register B. bh = x'CD:b x'CE:b ; Low byte of Register X. = X1 x'CF:b ; High byte of Register X. xh = x'D0:b Ξ enir x'D2:b irpd = ircd = x'D4:b x'D6:b sio Ξ porti = x'D8:b TL/DD/9977-14

divby divbyl divbyh tmmode	= = = =	x'018A:w x'018C:w x'018E:w x'018E:b	; Low byte of DIVBY. ; High byte of DIVBY.
-	= =	x'018A:w x'018C:w x'018E:w x'018E:b	; Low byte of DIVBY.
	=	x'018A:w x'018C:w	
t2			
r2			
	=	x'0182:w x'0184:w	
portpn eicon	=	x'0153:b	; High byte of PORTP.
portpl		x'0152:b	; Low byte of PORTP.
portp			
pwmdl pwmdh		x'0150:D x'0151:b	; Low byte of PWMODE. ; High byte of PWMODE.
pwmode			. Low but o of DUMODD
r7	=	x'014E:w	
	=		
t6 r6	=		
r5	=	X'0146:W	
t5			
t4 r4	=		
		x'0128:b	
tbuf			
enui rbuf			
enu			
portđ	=	x'0104:b	
		x'F5:b ;	High byte of BFUN.
bfunl		x'F4:0 :	Low byte of BFUN.
dirbh bfun			High byte of DIRB.
dirbl			Low byte of DIRB.
dirb		x'F2:w	
dirah			High byte of DIRA.
upic ibuf			(Low byte of DIRA.)
portbh		•	High byte of PORTB.
portbl			Low byte of PORTB.
portah portb			High byte of PORTA.

3	z	3	; enir, irpd, ircd	
14	=	4	; enir, irpd, ircd	
mrs	z	5	; enir, irpd	
art	=	6	; enir, irpd	
91	=	7	; enir, irpd	
lsr	=	7	; porti only: poll UART DSR.	
·······································	_			
IVmode		1	; ircd	
lwdone	=	0	; irpd	
bmt	=	0	; enu	
rbfl	=	1	; enu	
080r9	=	4	; enu	
kbit9	=	5	; enu	
vakeup	=	2	; enur	
rbit9	=	3	; enur	
fræerr	2	6	; enur	
loeerr	=	7	; enur	
əti	=	0	; enui	
eri	=	1	; enui	
tclk	=	2	; enui	
krclk	=	3	; enui	
o2stp	=	7	; enui	
rrdy	-	0	; upic	
rdrdy	=	1	; upic	
la0	-	2	; upic	
		2		
upien 58orl6		3 4	; upic ; upic	
500110	-	7	, "	
tOtie		0	; tmmdl	
tOpnđ		1	; tmmdl	
t0ackt		3	; tmmdl	
tltie		4	; tmmdl	
tlpnd		5	; tmmdl	
tlstp		6	; tmmdl	
tlack		7	; tmmdl	
t2tie		0	; tmmdh	
t2pnd		1	; tmmdh	
t2stp		2	; tmmdh	
t2ack		3	; tmmdh	
t3tie		4	; tmmdh	
t3pnd		5	; tmmdh	
t3stp		6	; tmmdh	
t3ack	-	7	; tmmdh	
t4tie		0	; pwmdl	
t4pnd	=	1	; pwmdl	
t4stp		2	; pwmdl	
t4ack		3	; pwmdl	
t5tie		4	; pwmdl	
t5pnd		5	; pwmdl	
t5stp		6	; pwmdl	
t5ack		7	; pwmdl	
t6tie		0	; pwmdh	
t6pnd		1	; pwmdh	
t6stp		2	; pwmdh	
t6ack		3	; pwmdh	
t7tie	=	4	; pwmdh	
				TL/DD/9977-16

```
5 ; pwmdh
6 ; pwmdh
7 ; pwmdh
t7pnd =
t7stp =
t7ackt =
           0
3
4
                        ; portpl
; portpl
; portpl
t4out =
t4tfn =
t5out =
t5tfn =
                 7
0
                        ; portpl
                        ; portph
; portph
; portph
; portph
t6out =
t6tfn =
t7out =
t7tfn =
               3
               4
7
cenclk =
               0
                         ; portph (CCTLCLK signal).
       = 0 ; portbl, dirbl, bfunl
= 1 ; portbl, dirbl
g = 7 ; portbl, dirbl
txd
dtr
pnlclk =
                           ; portbh, dirbh
lcvclk =
                1
; ua0 would be 2 , but requires no setup.
uwrrdy = 3 ; portbh, dirbh, bfunh
cdata = 4 ; portbh (enables Centronics data to Port D).
                        ; portbh (enables panel switches to Port D).
; portbh, dirbh
; portbh, dirbh, bfunh
astts = 5
ledclk = 6
urðrðy =
                7
        CONSTANTS
:
                ; XON character: Control-Q
; XOFF character: Control-S
xon= x'll
xoff= x'13
                'Space Declarations'
         .form
                 ; First address in buffer.
botad= x'40
                  ; Last address in buffer.
topad= x'BF
bufsiz=
                  topad-botad+1 ; Length of buffer.
;
                BUFFER, BASE, ABS=botad ; Data Communication Buffer.
        .sect
        .dsb
                  bufsiz
         .endsect
         .sect DSECT, BASE, REL ; Basepage RAM variables (addresses 0000-00BF)
 : WORD-ALIGNED
        .dsw 1 ; x'00,01 ; Destroyed on reset (address 0).
.set upicsv,dummy ; Temporary image of UPIC register.
dummy: .dsw 1 ; x'00,01
alert: .dsw 1 ; Alert status bits to main program:
                  ; generate interrupts to CPU.
                  alerth, alert+1 ; Declare top byte of ALERT word.
        .set
cpuad: .dsw 1 ; Current address within CPU command buffer.
                 .dsw 4 ; Buffer for accepting command parameters from CPU.
.dsw 1 ; Pointer into LCD character string buffer.
 cpubuf:
lcdsix:
 :BYTE-ALIGNED
                                                                                               TI /DD/9977-17
```

numchr:	.dsb l ; Number of characters currently in data buffer.
cadin: .dsb l	; Current input byte address in data buffer ; (first empty loc.).
cadout:	.dsb l ; Current output byte address in data buffer.
pascnt:	.dsb 1 ; Number of characters before data buffer full enough to
-	; transmit to CPU.
stpcnt:	.dsb 1 ; Number of characters before host system is told to stop
	; transmitting.
numout:	.dsb l  ; Number of data characters (total) being sent to CPU in : current transfer.
cntout: .dsb l	; Number of data characters remaining to be sent to CPU in
	; current transfer.
bstat: .dsb l	; Buffer Status byte.
cps: .dsb l	; Centronics Port Status byte
ackadı deb i	; (image of control signals). ; Acknowledge Timing Mode: Position of ACK/ pulse edges
ackmu: .usp 1	; on Centronics port relative to BUSY falling edge.
curcmd:	.dsb 1 ; Current command byte from CPU being processed.
numexp:	.dsb 1 ; Number of parameter bytes expected before command processing
	; begins.
lcvs: .dsb l	; Image of LCD Voltage (Contrast) latch setting; needed with
fshlim:	; LCD RS (PAUXO) signal coming from this latch. .dsb l  ; Flush limit count: used to limit number of characters passed
1211111;	; to CPU when an error report is pending.
errchr:	.dsb 1 ; Holds character on which an error was detected.
errfgs:	.dsb 1 ; Holds error flags associated with error character.
lcdfgs:	.dsb 1 ; Holds flag bits for characters sent to Panel LCD display.
lcdnum:	.dsb l ; Number of characters to be sent to LCD display. .dsb l ; Flag bits associated with characters in LCD String Buffer.
lcdsfg: lcdsct:	.dsb 1 ; Counter for characters being sent to LCD display from String
icabet.	: Buffer.
svlast:	.dsb l ; Last-sampled switch values.
swlsnt:	.dsb 1 ; Last switch values sent to CPU.
beepct:	.dsb 1 ; Beep duration count. Counts occurrences of TO interrupt.
uframe:	.dsb l ; Frame mode for UART. ; Flow control mode for UART.
	; UART Status byte.
	; UART Send Character: from CPU.
uinchr:	.dsb 1 ; UART Input Character: character last received from UART.
enrimg:	.dsb 1 ; UART ENUR register image in memory.
rtcivl:	.dsb l ; Real-Time Clock Interval (units of 10 milliseconds). .dsb l ; Real-Time Clock Current Count (units of 10 milliseconds).
	; Events to check for on Timer T1 interrupts.
	; UART status for CPU.
dsevc: .dsb l	; Diagnostic Interrupt: Severity Code.
	; Diagnostic Interrupt: Error Code.
	; Diagnostic Interrupt: Error Byte.
	; Diagnostic Interrupt: Current Command. ; Diagnostic Interrupt: Qualifier (Command Status).
uquar: .usp r	, Diagnostit interiupt: Qualifier (command Status).
; * Addresses	0040-00BF are reserved for the Data Communication Buffer
; (128 byte	5).
; BIT POS	ITIONS
• Bits	in BSTAT byte (Data Communication Buffer Status):
pass= 0	; Data is ready to be passed to the CPU.
passng=	1 ; Indicates that some of the data in the buffer is being
	; passed to the CPU.
stop= 2	; Indicates that host has been requested to stop transmitting.
	TL/DD/9977-18

```
; Indicates that CPU is not able to receive any more data.
cpubsy=
               3
                         ; Indicates that the interface is considered busy by CPU.
ifcbsy=
               4
               ; Indicates that the interface is completely full. Any more
full= 5
                : characters will overflow it.
       ; Bits in CPS (Centronics Port Status byte)
               ; ACK/ Strobe.
cack= 0
               ; AUXOUT1 Signal.
cauxl= 1
cbusy= 2
                ; BUSY Signal.
              3 ; SELECT Signal.
cselct=
ccall= 4
               ; CALL Signal.
               5 ; FAULT/ Signal.
cfault=
              ; AUXOUT2 Signal.
caux2= 6
              ; 1 enables INPUT PRIME/ interrupt from Centronics port.
enprm= 7
       ; Bits in ACKMD (Centronics Acknowledge Mode byte)
; (Bits 0 and 1 give timing relationship between BUSY and ACK/.)

clinmd= 2 ; 1 = Centronics Line Mode. Buffer limits must also both be 1.
; (Other bits unassigned.)
        ; ALERT status word (low-order byte) bits:
aflush = 0 ; Flush Data Buffer.
                        ; Real-Time Interrupt detected.
artc =
                1
aprime = 3 ; INPUT PRIME detected from Centronics interface.
alcdak = 7 ; LCD Panel Write Acknowledge.
     ; ALERT status word (high-order byte, named alerth) bits:
abutton = 0 ; Pushbutton
austat = 1 ; UART status change.
                              ; Pushbutton switch state change.
aerr = 2 ; Error detected (UART or buffer overflow).
auack = 3 ; UART output acknowledge: character sent.
adiag = 5 ; Diagnostic interrupt.
; (Other bits not defined.)
        ; ERRFGS error flags byte sent to CPU with !BAD-DATA interrupt:
doe=
       7 ; Data Overrun Error on UART.
                ; Framing Error on UART.
frm= 6
                ; Parity error on UART.
par= 5

    3; Buffer Overflow condition (flow control did not work).
    3; Error Overflow condition. Two or more errors occurred

bufovf=
                3
errovf=
                ; so close together that the first error could not be
                   reported before the second error occurred. Details
                   of the second error are lost.
                ; Break condition detected in addition to Framing error.
brk = 2
; (Other bits not defined.)
        ; CURCMD byte: Current CPU command. The lower 5 bits contain a code
                           in the range 0-10 (hex). The upper two bits contain
        ;
                           further information about command collection:
                         ; Bit 7 (MSB) of curcmd = 1 means that no command is being
cmdemp=
                7
                ; processed and curcmd byte is "empty".
getcnt=
                       ; Bit 6 of curcmd = 1 means that the count is being received
                6
                ; for a variable-length command.
        ; LCVS byte: LCD Voltage (Contrast) Latch memory image.
                         Contains voltage value in its least-significant 3 bits,
                         RS signal to LCD controller in bit 3, and debugging
                         information in its top 4 bits.
                ; Bit 3 is (inverted) RS signal to panel.
pnlrs=3
        ; UPS byte: Status of UART output and flow control.
                                                                                       TL/DD/9977-19
```

usel= 7 ; When set, means that UART port is selected. Receiver disabled due to multiple character error. mcend= 6 brkmd= 5 ; BREAK signal has been detected and is still active; receiver ; disabled. onebrk= ; One character which is possibly a BREAK has been seen. ; When set, means that CPU should be informed of next UART icpu= 3 transmitter interrupt. schr= 2 ; Request to send a character from uschr location (from CPU). cus= 1 ; Current UART status: 1 = stopped. ; Last UART Status Sent: Indicates what the external system luss= 0 ; thinks the UART's status is. ; UFLOW byte: Modes for UART flow control. ; 1 = No flow control yet provided since reset. flemp= 7 ;(intervening bits not defined.) ; 1 = XON/XOFF protocol mode selected. xonb= 3 ; DTR Mode field: 00 = permanently low. dtrbl= 2 dtrb0= 1 01 = permanently high. 10 = 10w when ready. 11 = high when ready. dsrb= 0 ; 1 = characters received while DSR low will not be accepted. ; USTAT byte: Status of UART reported to CPU. ; State of DSR signal. 1 = Data Set Ready condition. dsrflg= 0 ; 1 = End of BREAK condition detected. brkflg= 1 ; RTEVS byte: Events to check for at 10-millisecond intervals. (Tl Underflows) ; 1 = Real-Time Clock interrupts enabled to CPU. rtcenb= 0 ; 1 = UART Break mode; report end of break. brkenb= 1 STACK, RAM16, REL ; On-chip RAM in addresses OlCO-OlFF. .sect ; Space for 8 words beyond stackb: .dsv 16 ; interrupt context. ; Spare portion of this space. 12 avail: .dsw ; LCD String Buffer. lcdbuf: .dsw 4 'Code Section' .form .sect CSECT, ROM16, REL ; Code space. (On-chip ROM) ; Declarations of subroutines called by one-byte JSRP instruction. ; Waits for CPU to read a value from UPI port. .spt rdwait ; Writes to LCD panel (for initialization only). wrpnl .spt ; Program starts at label "start" on reset. This routine is the fatal ; error handler, located here for convenience in setting breakpoint. hangup: rbit gie,enir ; Fatal error: signal it and halt. ; Signal error on most-significant bit of sbit 7,1cvs ; LCD Contrast Latch. sbit pnlrs,lcvs ; Select command mode for LCD controller. portah, lcvs ; Place error on Port A for latch. 1d ; Clock LCD Contrast Latch high, sbit lcvclk, portbh ; then low to load it. rbit lcvclk,portbh sbit t6stp,pwmdh ; Set up Timer T6 for non-interrupt use. rbit t6tie,pwmdh nop ; Clear Pending bit. rbit t6pnd,pwmdh TL/DD/9977-20

; Get error address from stack. pop 0.w sp.w,#stackb 1 d ; In case of stack underflow, re-initialize SP. 11 A,#x'01 jsrl ; Clear LCD panel. wrpnl ; Set up panel for data. rbit pnlrs,lcvs ; Place error on Port A for latch. lđ portah,lcvs ; Clock LCD Contrast Latch high, sbit lcvclk,portbh ; then low to load it. rbit lcvclk,portbh ; Process first character of return address. 1d A,1.b swap A and A,#x'OF A, hextab[A].b 10 jsrl ; Display it on LCD panel. wrpnl ; Process second character of return address. 10 A,1.b A,#x'0F and A, hextab[A].b 1 d ; Display it on LCD panel. jsrl wrpnl ; Process third character of return address. 1 d A,0.b svap Α A,#x'0F and 10 A,hextab[A].b jsrl wrpnl ; Display it on LCD panel. A,Ō.b ; Process last character of return address. 1 d A,#x'0F and 1 d A, hextab[A].b ; Display it on LCD panel. jsrl wrpnl hqupi: ifbit rdrdy,upic ; Check to see if OBUF register is full. ; If not, fill it with !DIAG vector obuf,#vdiag 1 d ; continuously. ifbit i3,irpd ; Check for UPI data ready. hgupil jp jp hgupi ; Check for RESET command. ifeq ibuf,#x'A5 hgupil: jp hgrst hgupi2 jp horst: ifbit la0,upic jp hgupi2 jmpl xreset ; If so, then go reset the HPC. ; This is part of the outer loop, waiting for the RESET command. irpd,#x'F7 ; Clear the UWR detector, 1d hgupi2: ; and keep looking. This is an ; infinite loop until RESET is seen. .jp hgupi .byte '0','1','2','3','4','5','6','7' '8','9','A','B','C','D','E','F' hextab: .byte 'Hardware Initialization' .form psw.b,#x'08 ; Set one WAIT state. start: ld ; Start dynamic RAM refreshing, srfsh: ; as quickly as possible. ; Trigger first refresh sbit t4out,portpl ; immediately. ; Stop timer T4 to sbit t4stp,pwmdl ; allow loading, TL/DD/9977-21

	10	t4,#8	; then load it.	
	rbit	t4stp,pwmdl	; Start timer T4.	
	sbit	t4tfn,portpl	; Enable pulses out.	
	1d	r4,#8	; Load R4.	
supi:			; Set up UPI port.	
•	10	upic,#x'18	; 8-Bit UPI Mode	
sb ld sb		1 .	; enabled.	
			<b>-</b>	
	sbit	uwrrdy,bfunh	; Enable UWRRDY/ out.	
	sbit	uwrrdy,dirbh	. Panty TRUE modiaton	
	10	A,ibuf	; Empty IBUF register,	
			; in case of false trigger.	
	sbit	urdrdy,bfunh	; Enable URDRDY/ out.	
	sbit	urdrdy,dirbh		
		• '		
			; Set up UREAD/ interrupt.	
	sbit	i2,ircđ	; Detects rising edges.	
	1đ	irpd,#x'FB	; Clear any false interrupt	
			; due to mode change.	
			; Set up UWRITE/ interrupt.	
	sbit	i3,ircd	; Detects rising edges.	
		irpd,#x'F7	; Clear any false interrupt	
	10	lipd,#x F/	; due to mode change.	
			, due to mode change.	
sra <b>n</b> :		; Clear	all RAM locations.	
			Basepage bank:	
	10	BK,#x'0000,#x'0	)BE ; Establish loop base and limit.	
sramll	:	clr A		
	XS	A,[B+].W		
	jp	sramll		
		: Clear	Non-Basepage bank:	
	1d		IFE ; Establish loop base and limit.	
sram12	::	clr A		
	XS	A,[B+].W		
	jp	sram12		
sskint			; Set up Stack and remove	
SSKINU	•	: indi	vidual interrupt enables.	
	1 d		; Move stack to high	
		•	; bank of on-chip RAM.	
	1 <b>d</b>	stackb.v,#hangu	p ; Safeguard against	
			; stack underflow.	
	10	enir,#x'00	; Disable interrupts	
			; individually.	
tminit		ld t0con,#	v ' 0.9	
CHATHIT	10		; Stop timers Tl, T2, T3.	
	1d	divby,#x'0055	; UART set to 9600 Baud.	
	10	tmmode,#x'CCC8	; Clear and disable timer	
	Iu	CAMOUE, #X CCCO	; TO-T3 interrupts.	
scent			; Set up Centronics parallel	
			; port.	
	ld	dirah,#x'FF	; Enable multiplexed outputs.	
	sbit	astts,portbh	; Enable and remove ENASTTS/ signal.	
	sbit	astts,dirbh		
				TL/DD/9977-22

cdata,portbh ; Enable and remove ENCDATA/ signal. shit sbit cdata,dirbh 1 d cps,#x'25 ; Set up Port A data for ; Centronics Control. ; Send to Centronics latch and to Busy flag. jsrl setcen ; Set up I4 interrupt on i4,ircd ; CINTR/ (rising edge). sbit irpd,#x'EF ; Clear any false interrupt lđ ; caused by mode change. suart: ; Set up RS-232 port. ; Enable TXD output. sbit txd,bfunl txd,dirbl sbit ; Set up DTR signal. (State is arbitrary: rbit dtr,portbl ; low typically means not ready.) dtr,dirbl ; Enable it as an output pin. sbit ; 8-bit Mode. 1 d enu,#x'0 1 d enur,#x'0 ; Clear Wake-Up Mode. ; Internal baud; 2 stop enui,#x'80 1d ; bits; no interrupts. sled: 1d portah,**#x'F**F ; Set up to turn off LED's. ; Start with LEDCLK low, ledclk,portbh rhit ; (enable output), sbit ledclk,dirbh sbit ledclk, portbh then high, : ledclk, portbh ; then low again. rbit stmrs: ; Set up remaining timers. ; (T1-T3 already stopped and pending bits cleared at tminit above.) ; ; Tl runs at 10-millisecond real-time interval. t1,#12287 10 1 đ r1,#12287 ; Timer remains stopped, and interrupt ; disabled, until INITIALIZE command. ; Stop timers T5-T7. 1 d pwmode, #x'4440 ; Wait for valid PND nop ; bits. nop pwmode, #x'CCC8 ; Clear and disable 10 interrupts from all ; PWM timers. r6,#x'FFFF ; No modulus for LCD Display Ready timer. 1 d 1 d t7,#204 ; Set T7 to underflow at 6 KHz rate r7,#204 ; (= 3 KHz at pin). 10 ; Disable beep tone to panel speaker. rbit t7tfn,portph ; Start T7 running. rbit t7stp,pwmdh ; Set up LCD display. slcd: ; Requires use of timer T6, so ; appears after timer initialization. ; First, set up LCD contrast. lcvs,#x'OA ; Initialize memory image of LCD Voltage 10 ; latch, containing RS (PAUXO) bit also. TL/DD/9977-23

ld portah,lcvs ; Arbitrary initial contrast level of 5, ; and RS/ (PAUXO/) is high (="command"). ; Start with LCVCLK low, rbit lcvclk,portbh sbit lcvclk,dirbh ; (enable output) sbit lcvclk, portbh then high, ; rbit lcvclk,portbh ; then low to get it into LCV latch. ; Initialize PNLCLK (Panel "E" signal). sbit pnlclk,portbl ; Start with PNLCLK high sbit pnlclk,dirbl ; (enable output). ; Wait for worst-case command ; execution time (4.9 ms, twice), in case a panel command was triggered while : ; PNLCLK was floating. t6ack,pwmdh sbit ; Clear T6 PND bit. ; Set T6 to twice 4.9 milliseconds. ld t6,#13000 rbit t6stp,pwmdh ; Start timer T6. ; Wait for T6 PND bit lcdlpl: ifbit t6pnd,pwmdh ; to be set. lcdgol jp lcdlpl jp lcdgol: sbit t6stp,pwmdh ; Stop timer T6. ; Clear T6 PND bit. sbit t6ack,pwmdh ; Reset Panel controller (per Hitachi HD44780 ; User's Manual). ; (Panel RS signal was set in LCD Contrast initialization above, ; so no change needed here to ; flag these as a commands.) ; Send "8-Bit Mode, 2 Lines" command: one; 10 A,#x'38 jsrl wrpnl A,#x'38 ; two; 1 d jsrl wrpnl 1 d A,#x'38 ; three; jsrl wrpnl A,#x'38 ; four times. 1 d jsrl wrpnl A,#x'08 ; Disable display. 1 d jsrl wrpnl 1 d A,#x'01 ; Clear display RAM. jsrl wrpnl ; Initial default mode settings. ; Set mode to move cursor to the right, no A,#x'06 ld jsrl wrpnl automatic shifting of display. A,#x'0E ; Enable display: non-blinking cursor mode. ld jsrl wrpnl CONTINUES TO MAIN PROGRAM INITIALIZATION ; 'Main Program Initialization' .form minit: ; Once-only initializations. TL/DD/9977-24

```
ld
               curcmd, #x'80
                               ; Current Command: top bit set means "none".
               cpuad,#cpubuf ; Set CPU command index to beginning of buffer.
       1 d
       10
               numexp,#8
                               ; Arbitrary starting value.
                       ; Arbitrary set of initialization values for variables,
                        in effect until receipt of the first INITIALIZE
                         command.
                       :
       10
               numchr,#0
                               ; Clear count of characters received.
               cadin,#botad
                               ; Next character in from comm port goes to
       14
                               ; first byte of buffer.
       10
               cadout,#botad
                               ; Next port data character out (to CPU)
                               ; comes from first byte of buffer.
       10
               numout.#0
                               ; No characters being sent to CPU.
                               ; No characters being sent to CPU.
       10
               cntout,#0
               pascnt,#125
                               ; Send to CPU when 125 characters received.
       10
       1 đ
               stpcnt,#126
                              ; Stop host when 126 characters received.
                               ; Set buffer ready to receive.
       1 d
               bstat.#O
       1 d
               alert,#0
                               ; No events pending.
       1d
               ackmd,#1
                               ; BUSY will fall during ACK/ pulse.
                               ; Arbitrary fill for error character.
               errchr,#55
       1 d
       1 d
               errfgs,#0
                              ; Clear error detail flags.
               uflov,#x'80
                              ; Set UART flow control mode byte empty.
       1 d
runsys:
                               ; Enable interrupts, start timers and go to main loop.
       sbit
               tmrs,enir
                               ; Enable timer interrupts. (Done here
                               ; to allow certain commands without an
                               ; INITIALIZE command first.)
       sbit
               i3,enir
                               ; Enable CPU Command interrupt.
                               ; Enable interrupt system.
       sbit
               gie,enir
       .form
               'Main Scan Loop'
:
       Declarations
                       ; CPU DATA vector number.
vdata =
               x'10
                       ; Real-Time Clock vector number.
vrtc =
              x'11
                       ; Centronics INPUT PRIME signal.
vprime =
               x'13
                       ; Acknowledge finished writing to LCD panel.
vlcdak =
               x'17
                       x'18
                             ; Pushbutton status change: a button pressed or
vbutton
               =
                       ; released.
vustat =
               x'19
                       ; Change in UART DSR signal, or end of BREAK.
               X'1A
                       ; Character received with error from UART, or gross
verr =
                           error condition in buffering or flow control on
                       :
                           either port.
                       ; UART output acknowledge: character sent.
vuack =
               x'1B
vdiag =
               x'1D
                       ; Diagnostic Interrupt.
mainlp:
               ; Error Vectors for unimplemented or
                  unexpected interrupts.
               ;
                              ; NMI:
       .ipt
               l,hangup
                                       never expected.
                              ; UPI READ READY: never expected.
       .ipt
               2,hangup
                              ; EI: never expected.
       .ipt
               7,hangup
chkdta:
                                                                                 TL/DD/9977-25
```

; Test state of buffer. 10 A,bstat ; Check PASS and CPUBUSY bits. and A,#x'09 ifeq A,#x'01 ; If PASS and not CPUBUSY, snddta ; then go send a block of data to CPU. isrl alert.w,#x'00 ; Check for alert conditions. chkalt: ifeq ; If none, go check for response ready. jmpl chkrsp artc,alert.b ; Check for RTC interrupt request. ifbit ; If so, then send Real-Time Clock Interrrupt. sndrtc jsrl aprime, alert.b ; Check for Centronics Input Prime signal. ifbit ; If so, send Input Prime interrupt. jsrl sndprm alcdak,alert.b ; Check for LCD Panel write done. ifbit ; If so, then send LCD Acknowledge interrupt. isrl sndlak ifbit aflush, alert.b ; Check for Flush Buffer request. ; If so, then send data in buffer to CPU. sndfsh jsrl ifbit abutton, alerth.b ; Check for a pushbutton change. ; If so, then report the change to the CPU. sndbtn jsrl ifbit austat, alerth.b ; Check for a UART status change. ; If so, then report the change to the CPU. jsrl sndust ifbit aerr,alerth.b ; Check for a data error condition. cherr jp jp nocher cherr: ifbit cpubsy,bstat ; Suppress if CPU busy. (CPU needs to ; receive flushed characters first.) nocher jp ifgt fshlim,#0 jsrl sndfsh ; If a flush is still needed, then do it first. ; If so, then report the error to the CPU. snderr jsrl ; (This line deliberately empty.) nocher: auack, alerth.b ; Check for UART output done. ifbit ; If so, then send UART-ACKNOWLEDGE interrupt. jsrl snduak ifbit adiag, alerth.b ; Check for Diagnostic Interrupt. ; If so, then send interrupt and data. jsrl sndiag ; No "responses" defined yet; just close loop. chkrsp: jmpl chkdta .form 'Main: Send Real-Time Clock Interrupt' ; No data transfer; just trigger interrupt and continue. sndrtc: ; Clear ALERT bit. rbit artc.alert.b ; Check that UPI interface is ready. jsrl rdwait ; If not, loop until it is. ; Load Real-Time Clock vector into OBUF for CPU. 1d obuf,#vrtc ret ; Return to main loop. TL/DD/9977-26

```
; No data transfer; just trigger interrupt and continue.
sndlak:
       rbit
               alcdak,alert.b ; Clear ALERT bit.
                               ; Check that UPI interface is ready.
               rdwait
       jsrl
                               ; If not, loop until it is.
                               ; Load LCD-Acknowledge vector into OBUF for CPU.
       1 d
               obuf,#vlcdak
       ret
                                ; Return to main loop.
               'Main: Send Pushbutton Status to CPU'
       .form
sndbtn:
                                ; Check that UPI interface is ready.
               rdvait
       jsrl
                                ; If not, loop until it is.
               obuf,#vbutton
                               ; Load BUTTON-DATA vector into OBUF for CPU.
       1d
               rdwait
                               ; Check that UPI interface is ready.
       isrl
                                ; If not, loop until it is.
                                ; *** Begin Indivisible Sequence ***
       rbit
               qie,enir
                               ; Load Pushbutton Data Byte into OBUF for CPU.
               obuf,swlsnt
       14
       rbit
               abutton, alerth.b ; Clear ALERT bit.
                               ; *** End Indivisible Sequence ***
       sbit
               gie,enir
       ret
                                ; Return to main loop.
               'Main: Send Data from Data Buffer to CPU'
       .form
; Trashes A, B, K (limit), and C flag. May trash X in future.
       ; Buffer Flush request serviced here.
sndfsh:
       rbit
               aflush, alert.b ; Reset Flush request.
                                ; If no characters to send, just return,
               numchr.#0
       ifeq
                                ; else go to Send Data routine.
       ret
       jmpl
               snddta
       ; Automatic Pass condition serviced here.
snddta:
                                ; Check for a communication or buffer error.
               aerr, alerth.b
       ifbit
                                ; If so, there is a limit on the number of
       jp
               chkflm
                                   characters to send. Investigate further.
                                ; Else, go ahead and perform automatic pass.
                snddl
       jp
                                        ; Here, a flush limit is in effect due to an
chkflm:
                ifeq
                        fshlim,#0
       ret
                                ; error condition. Check that the limit is
                                   non-zero before initiating the pass. If
                                :
                                   zero, then simply return without passing.
                                ;
                                ; Check that UPI interface is ready.
snddl: jsrl
               rdwait
                                ; If not, loop until it is.
                                ; Load DATA vector into OBUF for CPU.
       10
                obuf,#vdata
        jsrl
                rdwait
                                ; Check that UPI interface is ready
                                ; (CPU has acknowledged DATA interrupt).
                                ; If not, loop until it is.
                                                                                   TL/DD/9977-27
```

	rbit	gie,enir	; Indivisible operation: disable interrupts ; momentarily.
	sbit	passnq,bstat	; Indicate data being passed to CPU.
	ld	numout, numchr	; Sample number of characters in buffer.
			; This becomes the number of characters to ; transfer,
	ifbit	aerr,alerth.b	; unless there is a flush limit in effect,
	10	numout,fshlim	; in which case that limit is used.
	1d	fshlim,#0	; Any flush limit is set to zero at this point,
			; disabling any data passing until the error ; condition is reported.
			; (This does not need to be conditional.)
	sbit	gie,enir	; End indivisible operation: re-enable ; interrupts.
	10	obuf,numout	; Give number of characters to CPU.
	1d	cntout,numout ;	Copy number of characters to temporary ; count location.
	1d	B, cadout	; Initialize for loop below.
	10	K,#topad	; Establish buffer limit.
snddlp	:		; Loop to send characters from data buffer to CPU.
	lds	A,[B+].b	; Load from next byte in buffer, and increment ; address pointer in B.
	jp	sndd4	; If skip occurs (incremented past end
	10	B,#botad	; of buffer), reset pointer to top of buffer.
sndd4:	jsrl	rdwait	; Check that UPI interface is ready.
	•		; If not, loop until it is.
	st	A,obuf	; Give character to CPU.
	decsz		; Check if last character.
	jp	snddlp	; No: Loop.
			; Yes: Update pointers and buffer status.
	1d	cadout,B.b	; Update current pointer address in memory.
	rbit	gie,enir	; *** Begin Indivisible Sequence. ***
	and	bstat,#x'FC	; Clear PASS and PASSING flags.
	rbit	pass+4,lcvs	; (DEBUG: Update PASS in LCD Contrast latch.)
	1 d	portah,lcvs	
	sbit	lcvclk,portbh	
	rbit	lcvclk,portbh	
	SC		; (Set carry for subtraction.)
	subc	numchr, numout	; Adjust number of characters in buffer to
	14	A,#bufsiz	; reflect those just removed. ; Check whether the buffer is any longer
	ld ifqt	A, mumchr	; completely full.
	rbit	full,bstat	; Completely lull. : No: remove FULL indication (if set).
	ifqt	A, numchr	; (DEBUG: update FULL for LCV latch.)
	rbit	7,1c <b>vs</b>	, <u>r</u>
	ifbit		; Check whether host was stopped.
	jp	sdstp	; Yes: continue,
	jmpl	sdend	; No: terminate indivisible sequence and ; return to main loop.
sdstp:	ifat	stpcnt,numchr	; Check whether number of characters is
•	2	• • • • • • • • • •	TL/DD/993

	jp	sdstpl		
	jmpl	sdend	; If not, then return to main loop.	
dstpl:			tat ; Clear "Stop Host" flag.	
	rbit	5,1c <b>vs</b>		
			; Check which port to enable for more data.	
	ifbit	usel,ups	; Check if UART is selected.	
	jmpl	sdusts	; If so, go set up flow control.	
	ifbit jmpl	enprm,cps sdcsts	; Check if Centronics port is selected. ; If so, qo set up Centronics BUSY.	
	jmpi jmpl	sdend	; Otherwise, do nothing more and return.	
		( c) ( b) = 3 ( mm d)	and the state of the Contraction Line Made If	
sdcsts		ifbit clinmd, sdend	ackmd ; Check if in Centronics Line Mode. If ; the CPU itself must command the ACK action.	SO,
	jmpl 1d	A,bstat	; Test whether data communication with	
	14	,	; host should be allowed to continue.	
	and	A,#x'3C	; Bits involved are STOP, CPUBSY, IFCBSY and	
			; FULL.	
	ifeq	A,#x'00	; If no stop conditions are in effect,	
	rbit	cbusy,cps	; clear the BUSY indication in CPS ; (Centronics Port Status) byte in memory.	
	ifbit	i4,ircd	; If not between the two interrupt services	
	11010	11,1104	; of a Centronics strobe, then	
	jsrl	setcen	; call Centronics port control setup routine,	
			; to generate ACK/ pulse and clear BUSY.	
			; (If this sequence does occur between the	
			; leading and trailing edge interrupts for ; STROBE/, then the trailing edge routine	
			; will pulse ACK/ when it is allowed to run.)	
	jmpl	sdend	, parte non,	
sdusts		rbit cus,ups	; Set UART not busy.	
aduata	jsrl	dtron	; Set DTR handshake appropriately.	
	ifbit		; Check if a UART transmitter interrupt will	
			; be occurring.	
	jmpl	sdend	; If so, then no further action is required.	
	ifbit	•	; Otherwise, if XON protocol is in effect,	
	jsrl jmpl	setuar sdend	; then check and perform flow control. ; Then exit to main program.	
	Jmpi	Sucha	, mon onic to main program.	
sdend:		4 . <b>)</b>		
	ld sbit	portah,lcvs lcvclk,portbh	; (DEBUG: Update LCV latch.)	
	rbit	lcvclk,portbh		
	sbit	gie,enir	; *** End Indivisible Sequence. ***	
	ret		; Return to main program loop.	
	.form	'Main: Send In	put Prime interrupt to CPU'	
			-	
sndprm	: rbit	aprime,alert.b	; Send INPUT PRIME interrupt to CPU. ; Clear ALERT bit.	
	jsrl	rdwait	; Check that UPI interface is ready.	
	J 5 1 1		; If not, loop until it is.	
	1đ	obuf,#vprime	; Load PRIME vector into OBUF for CPU.	
	ret		; Return to main program loop.	
				TL/DD/997

.form 'Main: Report a UART DSR change or END OF BREAK' sndust: jsrl rdwait ; Check that UPI interface is ready. ; If not, loop until it is. 10 obuf,**#vusta**t ; Load UART-STATUS vector into OBUF for CPU. isrl rdwait ; Check that UPI interface is ready. ; If not, loop until it is. ; \* INDIVISIBLE SEQUENCE \* rbit qie,enir rbit austat, alerth.b ; Clear ALERT bit. ; Load UART Status Byte into OBUF for CPU. 1 d obuf,ustat ; Clear END OF BREAK indication. rbit brkflg,ustat sbit ; \* END INDIVISIBLE SEQUENCE \* gie,enir ; Return to main loop. ret .form 'Main: Report a Data Error Condition to CPU' ; Send DATA-ERR interrupt to CPU. snderr: rbit aerr,alerth.b ; Clear ALERT bit. jsrl ; Check that UPI interface is ready. rdwait ; If not, wait until it is. 10 obuf,#verr ; Load DATA-ERR vector into OBUF for CPU. ; Check that UPI interface is ready. jsrl rdwait ; If not, wait until it is. ; Give CPU the offending character. 1 d obuf,errchr jsrl ; Check that UPI interface is ready. rdvait : If not, wait until it is. 1 d obuf, errfgs ; Give CPU the error flags. ; Return to main program loop. ret .form 'Main: Send UART Acknowledge interrupt to CPU' ; Send ACK-UART interrupt to CPU. snduak: rbit auack, alerth.b ; Clear ALERT bit. ; Check that UPI interface is ready. rdvait jsrl ; If not, loop until it is. obuf,#vuack ; Load ACK-UART vector into OBUF for CPU. 10 ; Return to main program loop. ret .form 'Main: Send Diagnostic Interrupt to CPU' sndiag: jsrl rdwait ; Wait for UPI interface ready. ; Load vector into OBUF for CPU. obuf,**#v**diag 1d jsrl rdwait ; Wait for UPI interface ready. ; \*\*\* Begin Indivisible Sequence \*\*\* rbit gie, enir obuf,dsevc ; Transfer Severity Code. 1d 1 d dsevc,#0 ; Clear it. 10 A,derrc ; Get Error Code. 10 derrc,#0 ; Clear it. ; Clear ALERT bit. rbit adiag,alerth.b sbit ; \*\*\* End Indivisible Sequence \*\*\* gie,enir TL/DD/9977-30

rdwait ; Wait for UPI interface ready. isrl A,obuf st ; Transfer Error Code. jsrl rdwait ; Wait for UPI interface ready. ; Remaining bytes will have meaning only for ; command errors. ld obuf,dbyte ; Transfer Byte Received. ; Wait for UPI interface ready. jsrl rdwait 14 obuf,dccmd ; Transfer Current Command. jsrl rdvait ; Wait for UPI interface ready. ; Transfer Command Count. 1d obuf,dqual ret ; Return to main program loop. .form 'UPI (I3) Interrupt: Data from CPU' .ipt 3,upiwr ; Declare upiwr as vector for Interrupt 3. upiwr: ; Write Strobe received from CPU. push A ; Save Context push psv 1đ upicsv.b,upic ; Save UPIC register image for LAO bit test. ifbit cmdemp,curcmd ; If expecting first byte of a command, jmpl firstc ; then go process it as such. ld A,ibuf ; If not, input it for entry into cpubuf. ifeq A,#x'A5 ; Check for RESET command. lcrst jp ifbit la0,upicsv.b ; Check for command argument written to proper ; address. lcord ; If so, go process as a normal argument. jp jsrl hangup ; If not, process as a FATAL error, generating ; !DIAG interrupt. lcrst: ifbit la0,upic ; Continue checking for a RESET command. jp lcord jmpl xreset ; If so, go reset the HPC. lcord: x A,[cpuad].b ; If not, place it in next available cpubuf ; entry. inc cpuad decsz numexp ; If not final byte of command, then return. jmpl upwret lastc: 1d A, curcmd ; Else, process current command. ifbit getcnt,A.b ; Check if extended collection is being made. ; If not, then: lastcl .ip sbit cmdemp, curcmd Set command slot available again. 10 cpuad,#cpubuf Reset CPU buffer pointer to beginning. ; lastcl: and A,#x'lF ; Mask off flag bits. shl ; Scale by two, and then Α .odd jidw ; jump based on command value. .ptv lcinit,lcselc,lcselu,illc illc,illc,illc ; (All these are one-byte commands.) .ptw .ptv lcscst,lcslcv,lcslcd,lcsled .ptw illc,lcsndu,illc,illc .ptw illc,illc TL/DD/9977-31

cinit:	ld rtevs,#:	c'01 ; Enable only Real-Time Clock interrupts,	but
ifed	•	; disable them again if	
rbit		; the command argument is zero.	
10		; Put argument into Real-Time	
	· •	; Clock interval.	
10	rtccnt,cpubuf.b	; Put argument into Real-Time	
	· •	; Clock count.	
sbit	tltie,tmmdl	; Enable Timer Tl interrupt, if not already	
		enabled.	
rbi	tlstp,tmmdl	; Start timer, if not already running.	
jsr	lcibuf	; Initialize buffer parameters.	
10	alert.w,#0	; Set no events pending.	
10		; BUSY will fall during ACK/ pulse.	
10		; Arbitrary fill for error character.	
10		; Clear error detail flags.	
10	swlast,#0	; Set up initial switch values.	
10	swisht,#0	; (Both current and last sent)	
		; Reset Centronics port: Busy	
incent:	ld cps,#x':	25 ; Initialize Centronics port status byte	
		; in memory. (Busy, and PRIME interrupt	
		; disabled; otherwise normal.)	
jsr.	l setcen	; Send to Centronics Control Latch.	
		; Reset UART port: Busy	
inuart:	and enui,#x	'FC ; Disable UART by clearing enables on	
		; UART-generated interrupts (except EXUI/,	
		; which is connected to INPUT PRIME/.)	
1d	ups,#x'03	; Flag UART as busy and not selected.	
10		; Clear out spurious characters.	
1d		; Clear out spurious error flags.	
jmp.	l upwret	; Return.	
lcibuf:		; Internal subroutine to initialize buffer status.	
	•	ed also from SELECT commands.	
14	numchr,#0	; Clear count of characters received.	
10	cadin,#botad	; Next character in from comm port goes to	
		; first byte of buffer.	
10	cadout,#Dotad	; Next port data character out (to CPU)	
		; comes from first byte of buffer.	
10	numout,#0	; No characters being sent to CPU.	
14		; No characters being sent to CPU.	
14	bstat,#0	; Set buffer ready to receive.	
and		; (DEBUG: Initialize LCV latch high bits.)	
1d	portah,lcvs		
sbit	· •		
rbi	t lcvclk,portbh	Datura	
ret		; Return.	
	; Proce	ss SELECT-CENT command.	
lcselc:	and enui,#x	'FC ; Disable UART by clearing enables on	
		т	L/DD/9977

UART-generated interrupts (except EXUI/, : which is connected to INPUT PRIME/.) ; Flag UART not selected. rbit usel,ups ifbit flemp, uflow ; If valid UART mode exists, lcsecl .ip isrl dtroff ; use it to set DTR to "not ready" state. lcsecl: 1 d ackmd,cpubuf.b ; Accept ACK/ mode from command buffer. ; Put "Buffer Pass" value into 10 pascnt,cpubuf+1.b ; the PASCNT slot. stpcnt,cpubuf+2.b ; Put "Host Stop" value into 10 the STPCNT slot. lcibuf ; Initialize buffer parameters. isrl ifbit uart,irpd ; Check to see if INPUT PRIME/ interrupt is primlp: still asserted. If so, wait here. jp primlp ; shit ; Set up STROBE detector to see leading edge. i4.ircd lđ irpd,#x'EF ; Clear any spurious interrupt triggered by polarity change. shit Enable interrupts on I4 (STROBE). i4 enir sbit uart,enir ; Enable INPUT PRIME/ interrupt (through UART vector). 1d ; Set Centronics interface byte not busy, CDS.#X'A9 selected, and all status bits normal. jsrl setcen ; Clears BUSY signal and generates ACK/ pulse according to current mode in ACKMD. jmapl upwret : Return. ; Process SELECT-UART command. A,divby.b ; Process UART baud selection. lcselu: 10 A,#x'0F ; Strip out old baud rate selector. and st A,cpubuf+7.b ; Save (in unused area of the command buffer), ; and start processing new value. cpubuf.b,#x'08 ; Check if out of range. ifat jsrl hangup 1 d A.#10 sc subc A, cpubuf.b ; Convert to DIVBY field format. swap ; Place value in correct field. Α ; OR with Microwire rate field. A,cpubuf+7.b or st A,divby.b ; Place back in DIVBY register. uframe,cpubuf+1.b ; Get requested frame format. 10 ; Discard unused bits. and uframe,#x'07 sbit b8or9,enu ; Set 9-bit mode for 8-bit data plus parity. ; If 7-bit plus parity, or 8-bit without parity, ifgt uframe,#1 b8or9,enu ; then change this setting to 8-bit mode. rbit rbit b2stp,enui ; Initialize to one Stop bit. uframe,#3 ifea ; Test for number of Stop bits requested, sbit b2stp,enui ; and set up UART hardware accordingly. ifqt uframe,#5 sbit b2stp,enui ; Set up handshaking mode. This also clears 10 A, cpubuf+2.b and A,#x'0F ; the FLEMP bit automatically. A,uflow st TI /DD/9977-33

10	pascnt,cpubuf+3.b	: Put "Buffer Pass" value into
	<b>F</b> ====, • <b>F</b> ====	; the PASCNT slot.
14	stpcnt,cpubuf+4.b	
		; the STPCNT slot.
jsrl	lcibuf :	Initialize buffer parameters.
5	,	
lđ	cps,#x'25 ;	Set up Port A to disable and de-select
10		Centronics port, and disable
		• •
		INPUT PRIME interrupt.
rbit		Clear the Centronics Line Mode bit.
jsrl		Send to Centronics latch and to Busy flag.
rbit		Disable Centronics STROBE interrupt.
1d		Clear any pending character before selection.
10		Clear any error indications before selection.
sbit		Enable receiver interrupt.
rbit		Disable transmitter interrupt.
1 d		Set UART port selected, not busy, and
	;	no characters being sent or waiting to be
	;	sent.
10	ustat,#x'01 ;	Set DSR ready(will trigger interrupt if not).
sbit		Enable UART interrupt.
······································		-
ifbit	dtrb0,uflow ;	Initialize DTR pin according to new mode.
jp	lcslul	······································
rbit	dtr,portbl	
jp	lcslu2	
lcslul:	sbit dtr,portb	1
lcslu2:	abit dti,poith	1
105142:		
jmpl	upwret ;	Return.
	· Process	SET-CENT-STS Command.
	, 1100000	
lcscst:	ld cps, cpubu	· · · · · ·
		provided by CPU.
jsrl		Perform ACK/ if new status calls for it.
jmpl	upwret	
	· Drocess	SET-CONTRAST Command.
	, 1100000	
lcslcv:	ld A,cpubuf.	
	;	supplied by CPU.
comp	-	(3-bit value is in complemented form.)
and		Use only lower three bits.
and	lcvs,#x'F8 ;	Clear field in memory image.
or	lcvs,A.b ;	Merge new field into image.
10		Place on Port A (input to latch).
sbit		Clock latch.
rbit	lcvclk,portbh	
jmpl	upwret	
0		
	; Process	SEND-LCD Command.
lanlad	ifhit actant	ward . Chook for first on second collection
lcslcd:	ifbit getcnt,cu	
jmpl	lcslcl	; phase.
		TL/DD/9977-34

ld ld	lcdbuf.w,cpubuf.	; command. w ; Copy CPU buffer to LCD string buffer.
	icabui.w,cpubui.	
10	1 3 h C . O	
	lcdbuf+2.w,cpubu	
14	lcdbuf+4.w,cpubu	
1đ	lcdbuf+6.w,cpubu	
1đ	lcdsct,lcdnum	; Move number of characters to string ; count byte
inc	lcdsct	; (incremented by one because of
		; extra interrupt occurring after ; last character has been sent).
	1	
1d	lcdsix,#lcdbuf	; Set string pointer to first byte.
10	lcdsfg,lcdfgs	; Move flag bits to string location.
1d	r6,#x'FFFF	; Set up R6 and T6 to trigger string
1d	t6,#0	; transfer.
sbit	t6tie,pwmdh	; Enable timer T6 interrupt.
rbit	t6stp,pwmdh	; Start timer to trigger (immediate)
IDIC	coscp,pwmun	; interrupt from timer T6.
jmpl	upwret	, Incorrego rom ormor ro
lcslcl:		; First phase: Prepare to collect up to 8
		; more bytes of command.
1 d	lcdfqs,cpubuf.b	; Get flag bits supplied by CPU.
10	lcdnum,cpubuf+1.	
14	numexp,lcdnum	; Request another collection of
	······································	data from the CPU (the string of
		; data for the panel).
14	cpuad,#cpubuf	: Reset CPU collection pointer to start
Iu	cpuau, #cpubui	; of command buffer.
rbit	getcnt,curcmd	; Declare that it will be the final ; collection.
jmpl	upwret	,
	; Proces	s SEND-LED Command.
	1.4 A anubud	b . Food IPD latch importants supplied by CDH
lcsled:	ld A,cpubuf	
comp	Α	; (Data goes to LED's in complemented form.)
st		; Place new value on Port A (input to latch).
sbit	ledclk,portbh	; Clock latch.
rbit	ledclk,portbh	
jmpl	upwret	
	; Proces	s SEND-UART Command.
lcsndu:		
1d	uschr,cpubuf.b ;	Queue this character,
sbit	schr, ups	; and request transmission at next ; transmitter interrupt.
ifbit	eti,enui	; Check to see if another character is
jmpl	upwret	; already being sent (transmitter interrupt
յահլ	aperoc	; enabled).
jsrl	setuar	; If not, then call flow control routine to
jmpl	upwret	; send it. ; Return.
	-	TL/DD/9977

'Processing of First Byte of Command (Code)' .form One-byte commands are processed in this section. : Longer commands are scheduled for collection of ; remaining bytes, and are processed in routines ; above. ; A,ibuf ; Get command from UPI port. firstc: 1 d ; Check for out-of-sequence condition ifbit la0,upicsv.b ; (argument instead of command). ; If so, process as a FATAL error (previous jsrl hangup ; command was too short). ; Processing of RESET command. ifeq A,#x'A5 ; Check for RESET command. xreset jр jp fcord ; This code is entered whenever a RESET ; command is received. xreset: 1 d obuf,**#v**diag ; Present dummy value for CPU, (in case a value was already in OBUF), rdwait and wait for it to be read by CPU. jsrl : ; Initialize registers. A,#0 1 d st A,upic.b st A, ibuf.w ; (Actually all of DIRA.) A.dirb.v st st A,bfun.w A, ircd.b st A, portp.w st ; Then, through RESET vector, st A,sp.w st A,psv.v ; jump to start of program. ret ; Here, process an ordinary command (not RESET). fcord: ; Use only least-significant 5 bits. and A,#x'1F ifqt A,#x'll ; Check for command out of range. jmpl illc ; Save as current command. st A, curcmd ; Scale by two, and then shl Α .odd jidv ; jump based on command value. .ptw fcinit, fcselc, fcselu, illc .ptw fcflsh, fccbsy, fccnby, fcifby .ptv fcscst, fcslcv, fcslcd, fcsled .ptw fcbeep,fcsndu,fcusts,illc illc, iilc .ptw fcinit: 1 d ; First byte of INITIALIZE command. numexp,#1 ; Expects 1 more byte (RTC interval). upwret ; Return. jmpl fcselc: ; First byte of SELECT-CENTRONICS command. 10 numexp,#3 TL/DD/9977-36

; Expects 3 more bytes (ACK-Mode, Pass-Count, ; Stop-Count). jmpl upwret : Return. ; First byte of SELECT-UART command. fcselu: 1 d numexp,#5 Expects 5 more bytes (baud, frame, handshake, Pass-Count, Stop-Count) ; Return. upwret jmpl ; Processing of one-byte FLUSH-BUF command. aflush, alert.b ; Set flush request bit in ALERT byte. fcflsh: sbit sbit cmdemp,curcmd ; Set command byte empty (end of command). jmpl upwret ; Processing of one-byte CPU-BUSY command. cpubsy, bstat ; Set CPU Busy bit in BSTAT byte. fccbsy: sbit sbit 6.1cvs ; (DEBUG: set also CPU Busy bit in LCV latch.) 1 d portah,lcvs sbit lcvclk,portbh lcvclk,portbh rbit ; Set command byte empty (end of command). sbit cmdemp, curcmd jmpl upwret ; Processing of one-byte CPU-NOT-BUSY command. cpubsy,bstat ; Reset CPU Busy bit in BSTAT byte. fccnby: rbit rbit 6,1cvs ;(DEBUG: reset also CPU Busy bit in LCV latch.) portah, lcvs 1d lcvclk,portbh sbit rbit lcvclk,portbh sbit cmdemp,curcmd ; Set command byte empty (end of command). j∎pl upwret fcifby: ; Processing of one-byte SET-IFC-BUSY command. ; This command (one byte) sets the interface busy immediately, to stop characters from the external ; system. cmdemp,curcmd ; Set command byte empty (end of command). sbit ifbit usel,ups ; Check if UART is selected. ; If so, go set up flow control. jmpl fcibyu enpr**n**,cps ; Check if Centronics port is selected. ifbit jmpl fcibyc ; If so, go set up Centronics BUSY status. ; Otherwise, error. Stop. jsrl hangup fcibyu: ; Set UART port busy. ; Set UART input port status busy. sbit cus,ups ; Set DTR handshake appropriately. dtroff isrl ifbit eti,enui ; Check if UART transmitter busy. If so, flow control will happen jp fcibyl automatically. If not, then if XON mode is selected, ifbit xonb.uflow setuar invoke flow control routine. jsrl fcibyl: upwret jmpl ; Set Centronics port busy. ifcbsy,bstat ; Set Interface Busy bit in BSTAT byte. fcibyc: sbit ; Set BUSY bit in Centronics Port Status byte. sbit cbusy,cps jsrl setcen Change Centronics port control latch accordingly. sbit cmdemp, curcmd ; Set command byte empty (end of command). jmpl upwret TL/DD/9977-37

; First byte of SET-CENT-STS command. ld numexp,#1 ; Set up to expect one more byte. fcscst: jmpl upwret ; First byte of SET-CONTRAST command. numexp,#1 ; Set up to expect one more byte. fcslcv: 1 d jmpl upwret ; First byte of SEND-LCD command. fcslcd: 1d numexp,#2 ; Set up to expect one more byte. sbit getcnt,curcmd ; Note extended collection mode in Current ; Command byte. upwret jmpl ; First byte of SEND-LED command. numexp,#1 ; Send to LED's: Set up to expect one more byte. fcsled: 10 jmpl upwret ; Process one-byte BEEP command. fcbeep: sbit cmdemp,curcmd ; No arguments; set CURCMD byte empty. sbit t7tfn,portph ; Enable beep tone to panel speaker. ; Enable Timer TO interrupt. sbit tOtie,tmmdl 1 d beepct,#19 ; Initialize duration count (approximately ; 1 second, in units of Timer TO overflows). jmpl upwret ; First byte of SEND-UART command. ld numexp,#1 ; Send to UART: Set up to expect one more byte. fcsndn: jmpl upwret ; Process one-byte TEST-UART command. sbit cmdemp,curcmd ; No arguments; set CURCMD byte empty. fcusts: sbit austat, alerth.b ; Force UART Status interrupt. jmpl upwret illc: jsrl hangup ; Process illegal command codes. ; Return from UPI Write interrupt. upwret: ; Restore Context pop psv pop Α reti .form 'Timer Interrupt Handler' 5,tmrint ; Declare entry point for Timer Interrupt. .ipt tmrint: push ; Save context. Α push B push psw ; ifbit tlpnd,tmmdl ; Poll for Timer Tl interrupt (Real-Time Clock). tlpoll: jmpl tlint ; If set, go service it. ifbit t6pnd,pwmdh t6poll: ; Poll for Timer T6 interrupt (LCD Panel Timing ; Interrupt). jmpl t6int TI /DD/9977-38

t0poll	: qt	ifbit t0pnd,tm t0pdq	<pre>mdl ; Poll for Timer T0 interrupt (Beep Duration). ; If set, check the Enable bit; T0 is not</pre>
	jp	tOnotp	; always enabled to interrupt when it runs.
tûnda.	ifbit	tOtie,tmmdl	; If enable is also set, then go service TO.
copag.	jmpl	t0int	, it chable is also set, then yo service to.
t0notp		corne	; (This label is deliberately here.)
noint:	jsrl	hangup	; Error: no legal timer interrupt pending.
	.form	'Timer Tl Interr	rupt Service Routine'
tlint:	sbit	tlack,tmmdl	; Acknowledge Tl interrupt.
	ifbit	rtcenb,rtevs	; Check if RTC interrupts are enabled.
	jp	tlintl	
	jmpl	kbdchk	; If not, then go check other events.
tlintl	:	decsz rtccnt	; Decrement interval value.
	jmpl	kbdchk	; If interval has not elapsed, then go check ; for other events.
	1 d	rtccnt,rtcivl	; Reload counter value for next interval.
	ifbit	artc,alert.b	; Check if CPU has received previous interrupt
	jp	tlrerr	; request; report error if not.
	sbit	artc,alert.b	; Set Real-Time Interrupt request to main
	jp	kbdchk	; program.
tlrerr	-	sbit 0,dsevc	; Signal NOTE severity.
	sbit	7,derrc	; Signal multiple-RTC error.
	sbit	adiag,alerth.b	; Request !DIAG interrupt from main program.
kbdchk	::		; Check keyboard switches.
	rbit	astts,portbh	; Enable pushbutton data to Port D.
	10	A,portd	; Sample pushbutton switches.
	sbit	astts,portbh	; Disable pushbutton data to Port D.
	xor	A,#x'FF	; Complement low-order 8 bits of A.
	x	A, <b>sw</b> last	; Exchange with last sample.
	ifeq	A,swlast	; Check if the data is stable (same as last
			; sample).
	JP	kbintl	
	jmpl	dsrchk	; If not, go check other events.
kbintl	:	ifeq A, <b>swls</b> nt	; Check if the data differs from the last
			; pattern sent to the CPU.
	jmpl	dsrchk	; If not, go check other events.
	st	A,swlsnt	; Place new pattern in "last sent" location.
	sbit	abutton,alerth.b	; Request "BUTTON-DATA" interrupt to CPU.
dsrchk	::		; Check for status of DSR signal if mode selected.
	ifbit	usel,ups	; Check if UART is selected.
	jp	dsr0	
	jmpl	tmochk	; If not, skip both DSR and BREAK checking.
dsr0:	ifbit	dsrb,uflow	; Check if DSR input should be checked.
	jp	dsrl	
	jmpl	brkchk	• • • • • • • • • • • • • • •
dsrl:	ld	A,#x'01	; Initialize Accumulator to check DSR.
	ifbit	dsr,porti	; Check current state of DSR pin.
	rbit st	0,A	; Clear LSB of A if DSR pin set.
		A, B	; Register B holds DSR state (1 = DSR Ready).
			; Check last DSR state given to CPU.
	ifbit	dsrflg,ustat	, Togglo ISB of A the got
	ifbit xor	A,#x'01	; Toggle LSB of A if set.
	ifbit xor ifbit	A,#x'01 0,A	; If LSB of A is still set, then must send
	ifbit xor	A,#x'01	

	jmpl	brkchk	; Else, go check BREAK status.	
dsr2:	rbit	dsrflg,ustat	; Report new state of DSR to CPU.	
	ifbit	0,B.b		
	sbit	dsrflg,ustat	- · · · · · · · · · · · · · · · · · · ·	
	sbit	austat,alerth.b	; Request main program to generate !UART-STATUS.	
	ifbit	0 R h	; Now, enable or disable UART receiver based on	
		0,B.b	, ,	
	jp	dsron	; new DSR state.	
dsroff		rbit eri,enu:		
_	jmpl	brkchk	; interrupts.	
dsron:		A, ups	; If DSR is now active, check to see whether	
	and	A,#x'60	; receiver may be re-enabled: must test	
	ifgt	A,#x'00	; for BREAK condition and Multiple Character	
	jmpl	brkchk	; Error condition, which disable the receiver	
	sbit	eri,enui	; until a SELECT-UART command. If not	
			; permanently disabled then re-enable it here.	
	1d	A,rbuf	; Also remove any garbage characters and error	
	10	A,enur	; indications seen while DSR was inactive.	
brkchk	:	ifbit brkmd,u	ps ; Check whether BREAK has been detected.	
	jp	brkmdl		
	jmpl	tmochk	; Go check for other events if not.	
brkmdl	:	ifbit txd,por	tbl ; Check UART data input pin.	
	jp	brkmd2	; If set, BREAK pulse is done.	
	jmpl	tmochk	; Otherwise, go check for other events.	
brkmd2		rbit brkmd,u	ps ; Clear BREAK mode in UART Port Status byt	e.
	sbit	brkflg,ustat	; Set END OF BREAK bit in UART status to CPU.	
	sbit		; Request main program to generate !UART-STATUS.	
			,	
tmochk	:	; *** I	nsert other RTC events here. ***	
	jmpl	tmrret	; Return from Timer Tl interrupt.	
	.form	'Timer T6 Inter	rupt Service Routine'	
		Dimon	me intervent ventions, conde abaractore from	
		•	T6 interrupt routine: sends characters from String Buffer to the panel.	
t6int:	sbit	t6stp,pwmdh	; Stop timer T6.	
	sbit	t6ack,pwmdh	; Acknowledge T6 interrupt.	
	DDIC	couon, praun	,	
	decsz	lcdsct	; Decrement LCD character count.	
	jmpl	t6nxtc	; If not done, go send another character.	
	01		, , , ,	
	sbit	alcdak,alert.b	; If done, request main program to send LCD	
		,	Acknowledge interrupt to CPU.	
	jmpl	tmrret		
t6nxtc	:	ld A,lcdsf		
t6nxtc	shr	A	; Shift right, LSB into carry.	
t6nxtc	shr st	A A,lcdsfg	; Shift right, LSB into carry. ; Store shifted value back.	
t6nxtc	shr st sbit	A	; Shift right, LSB into carry. ; Store shifted value back. ; Determine proper state for RS signal from	
t6nxtc	shr st sbit ifc	A A,lcdsfg	; Shift right, LSB into carry. ; Store shifted value back.	
t6nxtc	shr st sbit	A A,lcdsfg	; Shift right, LSB into carry. ; Store shifted value back. ; Determine proper state for RS signal from	
t6nxtc	shr st sbit ifc	A A,lcdsfg pnlrs,lcvs	; Shift right, LSB into carry. ; Store shifted value back. ; Determine proper state for RS signal from	
t6nxtc	shr st sbit ifc rbit	A A,lcdsfg pnlrs,lcvs pnlrs,lcvs	; Shift right, LSB into carry. ; Store shifted value back. ; Determine proper state for RS signal from ; current character's flag (= flag inverted).	
t6nxtc	shr st sbit ifc rbit ld	A A,lcdsfg pnlrs,lcvs pnlrs,lcvs portah,lcvs	; Shift right, LSB into carry. ; Store shifted value back. ; Determine proper state for RS signal from ; current character's flag (= flag inverted). ; Send new RS value to LCD Voltage (LCV) latch.	
t6nxtc	shr st sbit ifc rbit ld sbit rbit	A A,lcdsfg pnlrs,lcvs pnlrs,lcvs portah,lcvs lcvclk,portbh lcvclk,portbh	<pre>; Shift right, LSB into carry. ; Store shifted value back. ; Determine proper state for RS signal from ; current character's flag (= flag inverted). ; Send new RS value to LCD Voltage (LCV) latch. ; Clock the latch. RS signal is now valid.</pre>	
t6nxtc	shr st sbit ifc rbit ld sbit rbit ld	A A,lcdsfg pnlrs,lcvs pnlrs,lcvs portah,lcvs lcvclk,portbh lcvclk,portbh A,[lcdsix].b	<pre>; Shift right, LSB into carry. ; Store shifted value back. ; Determine proper state for RS signal from ; current character's flag (= flag inverted). ; Send new RS value to LCD Voltage (LCV) latch. ; Clock the latch. RS signal is now valid. ; Get next LCD character from string buffer.</pre>	
t6nxtc	shr st sbit ifc rbit ld sbit rbit ld inc	A A,lcdsfg pnlrs,lcvs portah,lcvs lcvclk,portbh lcvclk,portbh A,[lcdsix].b lcdsix	<pre>; Shift right, LSB into carry. ; Store shifted value back. ; Determine proper state for RS signal from ; current character's flag (= flag inverted). ; Send new RS value to LCD Voltage (LCV) latch. ; Clock the latch. RS signal is now valid. ; Get next LCD character from string buffer. ; Increment character pointer.</pre>	
t6nxtc	shr st sbit ifc rbit ld sbit rbit ld	A A,lcdsfg pnlrs,lcvs pnlrs,lcvs portah,lcvs lcvclk,portbh lcvclk,portbh A,[lcdsix].b	<pre>; Shift right, LSB into carry. ; Store shifted value back. ; Determine proper state for RS signal from ; current character's flag (= flag inverted). ; Send new RS value to LCD Voltage (LCV) latch. ; Clock the latch. RS signal is now valid. ; Get next LCD character from string buffer. ; Increment character pointer. ; Complement character, then</pre>	
t6nxtc	shr st sbit ifc rbit ld sbit rbit ld inc	A A,lcdsfg pnlrs,lcvs portah,lcvs lcvclk,portbh lcvclk,portbh A,[lcdsix].b lcdsix	<pre>; Shift right, LSB into carry. ; Store shifted value back. ; Determine proper state for RS signal from ; current character's flag (= flag inverted). ; Send new RS value to LCD Voltage (LCV) latch. ; Clock the latch. RS signal is now valid. ; Get next LCD character from string buffer. ; Increment character pointer. ; Complement character, then</pre>	TL/DD/99

; place it on Port A for LCD display. A,portah st rbit pnlclk,portbl ; Clock it into panel. pnlclk, portbl sbit ; Restore A to uncomplemented form for CORD Α ; test performed below. 10 t6,**#**148 ; Set up normal delay time in timer T6 ; (120 microseconds). ifqt A,#x'03 ; Check whether the longer delay ; (4.9 milliseconds) is necessary. t6nxt2 dt. This happens if RS=0 and the byte sent to ifnc the panel is a value of hex 03 or less. t6,**#**6022 ; If so, change timer to 4.9 milliseconds. 1 d t6nxt2: rbit t6stp,pwmdh ; Start Timer T6 to time out the character. ; Return from the interrupt. jmpl tmrret .form 'Timer TO Interrupt Service Routine' ; Count duration of beep tone. Restore beep signal tOint: ; to zero and re-enable switch sampling interrupt when done. t0ack,tmmdl ; Acknowledge interrupt from Timer TO. shit decsz beepct ; Check whether beep time has finished. ; No: return from interrupt. jmpl tmrret ; Yes: disable Timer TO interrupts and rbit tOtie,tmmdl continue. ; portph,#x'0F ; Disable speaker output. and jmpl tmrret ; Return from interrupt. ; Common return for timer interrupt service routines. ; Restore context. tmrret: psv pop pop В рор Α reti .form 'Centronics Port Interrupt Handler' ; Centronics Port Interrupt Handler ; ; (Pin I4 rising edge) ; Note that cadin is an 8-bit quantity; buffer must be ; contiguous within the basepage area. : : .ipt 4.cenint cenint: push psw ; Save context. push Α push В push ĸ ; Decide whether to process leading or trailing edge interrupt. ifbit i4,ircd ; Check polarity of detector. ; Leading edge (rising on I4 pin). cstrbl jmpl jmpl cstrbt ; Trailing edge (falling on I4 pin). cstrbl: ; STROBE/ leading edge service routine. TL/DD/9977-41

	ld sbit	K,#topad astts,portbh	; Reg. K gets buffer top address. ; Make sure pushbutton buffer is off.
	rbit	cdata,portbh	; Enable Centronics data to Port D.
		; Test v	whether there is room for another byte
		; in th	ne data buffer.
	ifbit	full,bstat	; If FULL bit set,
	jmpl	cenerr	; process this character as an error
			; (Buffer Overflow).
	ld	B,cadin	; Get current buffer input address.
	10	A,portd	; Get character.
	XS	A,[B+].b	; Store in table.
	jp	cen0	; If skip,
	14	B,#botad	; then wrap input pointer to beginning
cen0:	14	cadin,bl.b	; of buffer; else just increment it.
cenl:	inc	numchr	; Increment number of characters.
	ifgt	pascnt,numchr	; Check if buffer full enough to send.
	jmpl	cenlex	; No: end of service.
	sbit	pass,bstat	; Yes: indicate buffer ready to pass.
	sbit	4,lcvs	; (DEBUG: report status in LCD Contrast latch.)
	10	portah,lcvs	
	sbit	lcvclk,portbh	
	rbit	lcvclk,portbh	
	ifgt	stocot numchr	; Check if buffer too full for more
		bepone, namoni	; host characters.
	jmpl	cenlex	; No: end of service.
	sbit	cbusy,cps	; Yes: set Centronics port status busy.
	sbit	stop,bstat	; set Buffer Status as "STOPPED".
	sbit	5,1cvs	; (DEBUG: report status in LCD Contrast latch.)
	1 d	portah,lcvs	-
	sbit	lcvclk,portbh	
	rbit	lcvclk,portbh	
	ifeq	numchr,#bufsiz	; Check if buffer completely full.
	sbit	full,bstat	; Yes: set condition.
	jmpl	cenlex	; Update Centronics latch and guit.
	_		
cenerr		, hoet	; Error handler: invoked if BUSY flag fails to stop processor and the HPC's data buffer overflows
			result.
	sbit	cbusy,cps	; Set busy indication in Centronics Port
	DDIC	obuby, opp	: Status byte (to keep BUSY asserted to host
			; when ENCDATA/ signal is removed later).
			; This should not be necessary except in case
			; of an internal error in this program.
	sbit	7,1cvs	; (DEBUG: report error in LCD Contrast latch.)
	10	portah,lcvs	
	sbit	lcvclk,portbh	
	rbit	lcvclk,portbh	
	ifbit	aerr,alerth.b	; If an error has already been posted,
	jp	cenner	; handle as a multiple error.
	jmpl	cenler	; Else, report single error.
			TL/DD/997

bufovf,errfgs ; OR in the buffer overflow condition. sbit cenmer: ; Update error conditions byte to also report sbit errovf,errfqs an error overflow. rbit ; Disable STROBE interrupt until re-initialized i4.enir ; by CPU. jmpl cenlex ; Return from the interrupt. aerr,alerth.b ; Signal an error. cenler: sbit 1 d errfqs,#x'10 ; Report buffer overflow as reason. ; Place character in ERRCHR slot for report to 1 d errchr, portd CPU. ; 1d fshlim, numchr ; Establish limit on future flushes. ; Return from the interrupt. jmpl cenlex cenlex: ; Exit from Centronics STROBE/ leading edge. 1d ; Prepare to keep BUSY active when ENCDATA/ A, cps sbit cbusy,A.b ; is removed. st A, portah ; Send CPS byte (with BUSY set) to Centronics ; status latch. ; (Pulse latch strobe.) cenclk, portph sbit rbit cenclk, portph ; Remove Centronics data enable; loads BUSY sbit cdata, portbh ; signal with a "l". rbit i4,ircd ; Set I4 strobe pin to trigger on STROBE/ trailing edge. Check if strobe has already gone away. ifbit i4,porti If not, just return (no ACK/ pulse). jmpl cenend The "cstrbt" routine will be activated then whenever STROBE/ goes away, by means of the I4 interrupt. jmpl cstrbt If so, there is a very small possibility that the interrupt request may have been lost due to it changing while the polarity bit in IRCD was being changed above. Jump to trailing edge service routine directly from here. : cstrbt: ; Centronics STROBE/ trailing edge. ; Set up for leading edge detection again. sbit i4,ircd irpd,#x'EF ; Clear interrupt I4, in case the leading edge 10 ; routine came directly here. (No hardware clear of the request occurs in that case.) : ; Go update Centronics port, with ACK/ pulse jmpl cenupd ; if necessary. Return from interrupt. : ; With Centronics Port update. ; Update Centronics Control signals cenupd: jsrl setcen ; from CPS byte. ; Without Centronics Port update. ; Restore context from stack and return from cenend: K pop Centronics interrupt. В pop pop Α TL/DD/9977-43

	pop reti	psw	; Return from Centronics interrupt.	
·		ine SETCEN.		
,	-		control signals according to CPS byte.	
•	General	2	called for) according to current	
;	Trachog	Accumulator.	g mode (in ACKMD byte).	
;	11 asiles	ACCUMUIACOI.		
setcen:		rbit cdata,po	rtbh   ; Start with ENCDATA/ low, regardless ; of previous state.	
	ifbit	cbusy,cps	; Check if BUSY flag should stay set.	
	jmpl	noack	; If so, no ACK/ pulse.	
	14	A,ackmd	; Get ACK/ mode,	
	and	A, #x'03	; and extract the timing field.	
	jid	n, wx 00	; Branch based on ACK/ timing mode.	
	.pt	aab, aba, baa	, brunen bubbu en nek, erming mouer	
	· · ·	,,.		
aab:	10	portah,cps	; BUSY low after ACK/ pulse.	
	rbit	cack, portah	; ACK/ falling edge.	
		cenclk,portph	; Pulse CCTLCLK to load latch.	
	rbit			
		cack, portah	; ACK/ rising edge.	
		cenclk, portph	; Pulse CCTLCLK to load latch.	
		cenclk,portph	. Load BUSY flag	
	sbit ret	cdata,portbh	; Load BUSY flag.	
aba:	1 d	portah,cps	; BUSY low during ACK/ pulse.	
		cack,portah	; ACK/ falling edge.	
	sbit	cenclk,portph cenclk,portph	; Pulse CCTLCLK to load latch.	
	rbit	cenclk,portph		
	sbit	cdata,portbh cack,portah	; Load BUSY flag.	
			; ACK/ rising edge.	
	sbit	cenclk, portph	; Pulse CCTLCLK to load latch.	
	rbit ret	cenclk,portph		
baa:	10	portah,cps	; BUSY low before ACK/ pulse.	
	sbit		; Load BUSY flag.	
		cack,portah	; ACK/ falling edge.	
	sbit		; Pulse CCTLCLK to load latch.	
		cenclk,portph cack,portah	; ACK/ rising edge.	
	sbit sbit	cenclk, portph	; Pulse CCTLCLK to load latch.	
	rbit	cenclk,portph		
	ret	oonora, por opn		
noack:		portah,cps	; BUSY high: Set Centronics latch.	
	sbit rbit	cenclk, portph	; Pulse CCTLCLK to load latch.	
	sbit	cenclk,portph cdata,portbh	; Load Centronics BUSY signal (high).	
	ret	cuata, porton	; Load Centronics bost signal (nigh).	
	.form	'UART and Input	Prime Interrupt Handler'	
	.ipt	6,uarint	; UART Interrupt Vector	
		o,uai int	· -	
				TL/DD/9977

This interrupt can indicate any of three conditions: : A character has been sent, and the transmitter is again ready (label "uarout"). ; ; 2) A character has been received (label "uartin"). : 3) A Centronics INPUT PRIME event has been detected ; (label "uarprm"). ; uarint: push psw push Α push В push K push X ifbit ; Check if UART selected. usel,ups jmpl uarchr ; If so, go process a character interrupt. ; Check if PRIME interrupt enabled ifbit enprm, cps ; from Centronics port. If so, jmpl uarprm this means that the Centronics port is selected, and it must be a PRIME event. ; Else, there is an error. Stop. jsrl hangup uarchr: ; Check for Receiver interrupt. ifbit rbfl,enu ; Go process input character if so. jmpl uartin ifbit tbmt,enu ; Check for Transmitter interrupt. ; Go process output interrupt if so. jmpl uarout ; Else, there is an error. Stop. isrl hangup .form 'UART Output Routine' uarout: ; Here, the interrupt is because a character has just been sent and the transmitter buffer is now empty. ; ifbit icpu,ups ; Check if the CPU needs to be informed. jmpl uicpu jmpl unicpu uicpu: sbit auack,alerth.b ; Request main program to interrupt CPU for ; UART acknowledge. ; Reset "Interrupt CPU" status on UART. rbit icpu.ups jmpl unicpu ; Continue processing of interrupt. unicpu: ifbit xonb,uflow ; If XON mode selected, ; check UART handshake status and take any jsrl setuar appropriate action. ; Return. jmpl uarret 'UART Input Routine' .form uartin: ; UART data input routine. ; Get image of error flags and RBIT9. 10 A.enur ; Get character. 1d uinchr,rbuf st A, enrimg ; Save image of ENUR for further processing. ; Check for hardware-detected errors. and A,#x'CO ; Mask for error bits (Overrun/Framing). 10 X,uinchr ; Prepare for parity check. TL/DD/9977-45

	ld x	B,#evntbl A,uframe	; Initialize B to point to Even Parity table. ; Parity processing depends on selected
	^	A, ullume	; frame format, so branch to proper
	jid		; parity processing routine.
	.pt	uiod8,uiev8,uno	
	.pt	uiod7,uiev7,uio	17,u1ev7
			ssing for 8-bit characters with parity.
uiod8:		B,#oddtbl	; For odd processing, change parity table base.
uiev8:		A,uframe	; Recover cumulative errors in accumulator.
	ifbit	•	; Check for BREAK condition: if framing error,
	jp	ufer8	
ufer8:	jp ifat	u8nbrk winghr #0	; and data field is all zeroes,
		uinchr,#0 u8nbrk	; and data fleid is all zeloes,
	jp ifbit		; and 9th bit also zero,
	jp	u8nbrk	, and fen bit also zero,
	jp ifbit		; then check if this is the second
	jp	u82brk	; consecutive BREAK.
	sbit	onebrk, ups	; If not, then flag only the framing error,
	jp	u8dopr	; and do not report break status yet.
u82brk:		sbit brk,A.b	
	rbit	eri,enui	; disable UART receiver until re-selected.
	sbit	brkmd, ups	; Also show receiver disabled in UPS byte.
u8nbrk:		rbit onebrk,	ups
u8dopr:		ifbit X,[B].b	
	sbit	par,A.b	; bit of Accumulator if it would be incorrect ; without parity bit.
	ifbit	rbit9,enrimg	; Check parity bit for 8-bit character. Toggle
	xor	A,#x'20	; parity error indication if set.
uinpok:		ifeq A,#x'00	; Branch based on presence of error.
	jmpl	uingd	
	jmpl	uinerc	
			ssing for 7-bit characters with parity.
uiod7:		B,#oddtbl	; For odd processing, change parity table base.
uiev7:		A,uframe	; Recover cumulative errors in accumulator.
	ifbit	frm,A.b	; Check for BREAK condition: if framing error,
	jp	ufer7	
	jp	u7nbrk	and data field is all sources (incl. parity)
ufer7:			; and data field is all zeroes (incl. parity),
	jp ifbit	u7nbrk	
	jp	onebrk,ups u72brk	
	sbit	onebrk, ups	
	jp	u7dopr	
u72brk:		sbit brk,A.b	; then set Break bit in error image and
	rbit		; disable receiver.
	sbit	brkmd, ups	Also show receiver disabled in UPS byte.
u7nbrk:		rbit onebrk,	ups
u7dopr:		rbit 7,uinch	r ; Seven-bit data: clear parity bit in memory.
	ifbit	X,[B].b	; Perform bit-table lookup: l means error.
	jp	uipe7	
	jmpl	uinpok	<b>.</b>
uipe7:	sbit j∎pl	par,A.b uinerc	; Set parity error indication in A.
	· ··· r -		
			-bit character frames with no parity:
unopar:		x A,ufram	
			; (no parity check in these modes).
			TL/DD/9977


ifbit frm,A.b ; Check for BREAK condition: if framing error, uferr jp jp unbrk uferr: ifgt uinchr,#0 ; and data field is all zeroes (incl. parity), jmp unbrk onebrk,ups ; then BREAK condition: if previous character ifbit j∎p un2brk was not a BREAK, then just note this one. sbit onebrk, ups ; jp unobrk ; If it was, then set Break bit in error image un2brk: sbit brk,A.b ; and disable receiver. rbit eri,enui ; Also show receiver disabled in UPS byte. brkmd,ups sbit unbrk: rbit onebrk, ups unobrk: jmpl uinpok ; Here, a good character was received. Start buffer uingd: ; processing. ; Get character again. 10 A.uinchr ; Reg. K gets buffer top address. 1 d K,#topad ; Test whether there is room for another byte ; in the data buffer. ifbit full,bstat ; If FULL bit set, ; process this character as an error jmpl uinerf : (Buffer Overflow). ; Get current buffer input address. 10 B,cadin ; Store character in table. A,[B+].b XS ; If skip, jp uin0 B,#botad then wrap input pointer to beginning 10 ; uin0: 1d cadin,bl.b of buffer; else just increment it. : ; Increment number of characters. uinl: inc numchr ; Check if buffer full enough to send. ifqt pascnt, numchr No: end of service. jmpl uinex ; sbit pass,bstat Yes: indicate buffer ready to pass. : ; (DEBUG: report status in LCD Contrast latch.) sbit 4.lcvs 11 portah,lcvs sbit lcvclk,portbh lcvclk,portbh rbit ifqt stpcnt, numchr ; Check if buffer too full for more host characters. jmpl uinex No: end of service. sbit Yes: set UART input port status busy. cus,ups ; set Buffer Status as "STOPPED". shit stop.bstat ; jsrl dtroff set DTR handshake appropriately. ifbit eti,enui check if UART transmitter busy. ; .jp nin2 ifbit xonb,uflow if not, then if XON mode selected, ; jsrl setuar then invoke flow control routine. ; (otherwise it will happen on next : UART transmitter interrupt automatically). : uin2: shit 5.lcvs ; (DEBUG: report status in LCD Contrast latch.) 1 d portah,lcvs sbit lcvclk,portbh TI /DD/9977-47

rbit lcvclk, portbh numchr, #bufsiz ; Check if buffer completely full. ifeq sbit full,bstat ; Yes: set condition. impl uinex ; Character error handler. uinerc: ; If an error has already been posted, ifbit aerr, alerth.b uinmce handle as a multiple error. jp jmpl uinlce ; Else, report single error. sbit errovf,errfgs ; Update error conditions byte to also report uinmce: ; a lost error. errfgs,A.b ; OR in the errors from this character. or ; Yes: set UART input port status busy. sbit cus,ups check if UART transmitter busy. ifbit eti.enui : uinmc2 jp ifbit xonb,uflow if not, then if XON mode selected, then invoke flow control routine. setuar jsrl (otherwise it will happen on next UART transmitter interrupt automatically). uinmc2: jsrl dtroff ; Remove DTR handshake if flow mode requires it. ; Disable UART input interrupt until rbit eri,enui re-initialized by CPU. mcend, ups Also flag receiver disabled in UPS byte. sbit ; Return from the interrupt. jmpl uinex uinlce: ; Request CPU interrupt from main program. sbit aerr,alerth.b Report error flags from Accumulator. A,errfgs st lđ errchr,uinchr Report error character. 1 d fshlim, numchr ; Establish limit on future flushes. ; Return from the interrupt. uinex jmpl uinerf: ; FULL error handler: invoked if HPC's data buffer ; overflows. sbit 7.1cvs ; (DEBUG: report error in LCD Contrast latch.) portah,lcvs 10 sbit lcvclk,portbh rbit lcvclk,portbh ; If an error has already been posted, ifbit aerr,alerth.b uinmef handle as a multiple error. jp jmpl uinlef ; Else, report single error. uinmef: sbit bufovf,errfgs ; Signal buffer overflow as another error. ; Update error conditions byte to also report sbit errovf,errfgs a lost error. sbit cus,ups Set UART input port status busy. rbit (This is done to force flow control action.) luss,ups : eti.enui Check if UART transmitter busy. ifbit uinme2 jр ifbit xonb,uflow : If not, then if XON mode selected, then invoke flow control routine. jsrl setuar (otherwise it will happen on next UART transmitter interrupt automatically). uinme2: jsrl dtroff ; Remove DTR handshake if flow mode needs it. TL/DD/9977-48

; Disable UART input interrupt until rhit eri.enui ; re-initialized by CPU. sbit mcemd,ups ; Also flag receiver disabled in UPS byte. ; Return from the interrupt. uinex jmpl aerr,alerth.b ; Signal an error. uinlef: sbit ; Report buffer overflow as reason. errfqs,#x'10 14 ; Place character in ERRCHR slot for report to ld errchr,uinchr CPU. ; 10 fshlim, numchr ; Establish limit on future flushes. ; Set UART input port status busy. shit cus,ups luss,ups ; (This is done to force flow control action.) rbit eti,enui ; Check if UART transmitter busy. ifbit uinlf2 jp ifbit xonb,uflow ; If not, then if XON mode selected, ; then invoke flow control routine. setuar isrl (otherwise it will happen on next UART transmitter interrupt automatically). dtroff ; Remove DTR handshake if flow mode needs it. isrl uinlf2: ; Return from the interrupt. jmpl uinex ; Exit from UART input character processing. uinex: jmpl uarret ; Return. ; Parity Bit Lookup Table .byte X'96, X'69, X'69, X'96, X'69, X'96, X'96, X'96 evntbl: .byte X'69, X'96, X'96, X'69, X'96, X'69, X'69, X'96 .byte X'69, X'96, X'96, X'69, X'96, X'69, X'69, X'69 oddtbl: .byte X'96, X'69, X'69, X'96, X'69, X'96, X'96, X'96, X'69 .byte X'96, X'69, X'69, X'96, X'69, X'96, X'96, X'69 .byte X'69, X'96, X'96, X'69, X'96, X'69, X'69, X'69 ; ; A one in the table means incorrect parity for the mode, ; the mode being expressed as the base address (evntbl or oddtbl). 'Centronics INPUT PRIME' .form ; Centronics INPUT PRIME service. aprime, alert.b ; Set PRIME bit in Alert mailbox to Main prog. sbit uarprma: ; Set BUSY bit in Centronics status byte. sbit cbusy,cps setcen ; Go set up Centronics port itself. jsrl ; Disable interrupt until it goes away. uart,enir rbit jmpl uarret ; Return. X ; Common return from UART interrupt. uarret: pop рор ĸ В рор pop Α рор שצמ reti 'Subroutine to Wait for OBUF Empty' .form RDWAIT subroutine: waits until the CPU has read a byte from the ; UPI interface. rdwait: ifbit rdrdy,upic ; Check to see if OBUF register is full. TI /DD/9977-49

ret rdwait jp 'Write to Panel Subroutine' .form ; Write Panel subroutine. Used only at initialization or to report a ; ; fatal protocol error, since it performs ; the timing delay using timer T6 without interrupts. (Panel RS signal must be set up previously in the ; ; LCV latch by the calling routine.) ; Complement value for bus. wrpnl: comp А st A, portah Put value on panel bus. ; pnlclk,portbl ; Set Panel Clock low, rbit pnlclk,portbl ; then high again; sbit pulse width approx. 1.2 microsec. : ; Wait for another 4.9 milliseconds (twice). ; Twice 4.9 milliseconds. t6,#13000 10 rbit t6stp,pwmdh ; Start timer T6. wrplp: ifbit t6pnd,pwmdh ; Wait for PND to be set. jp wrpgo jp wrplp wrpgo: sbit t6stp,pwmdh ; Stop timer T6. ; Clear T6 PND bit. t6ack,pwmdh sbit ret ; Return from subroutine. 'Set up UART flow control/output' .form setuar: ; Subroutine SETUAR: checks status of UART output section, and initiates a transfer if needed. ; ; Check if UART handshake status needs update. ld A,ups and A,#x'03 shl Α .odd jidv usmat,usnmat,usnmat,usmat .ptw ; Here, UART status last sent does not match ; current status. Needs flow control action. usnmat: ifbit cus,ups ustop jmpl X,#xon ; Get XON (Control-Q) code. ugo: 10 ; Format it and send. jsrl uecsnd rbit luss,ups jmpl sturet : Return. ; Get XOFF (Control-S) code. ustop: ld X,#xoff jsrl uecsnd ; Format it and send. sbit luss.ups j∎pl sturet ; Return. ; No flow control needed. Check if CPU character is usmat: waiting to be sent. ifbit schr,ups jmpl uscpc TL/DD/9977-50

; Here, no characters pending to be sent. Turn off unopnd: ; transmitter interrupt and return. ; Turn off transmitter interrupts. rbit eti,enui jmpl sturet ; Return. ; Here, a character is waiting to be sent from CPU. uscpc: 1 d X,uschr ; Get character. uecsnd jsrl ; Format character for current frame and send. ; Remove character send request. rbit schr,ups ; Set CPU interrupt request on completion. sbit icpu,ups ; Return. jmpl sturet ; Return from subroutine. sturet: ret 'Format and transmit UART character' .form uecsnd: ; Subroutine to encode a character according to the currently-selected frame format and send it. ; Character is passed in Register X. ld B,#evntbl xbit9,enu rbit 1 d A,uframe ; Jump based on frame format. jid su8odd, su8evn, su8, su8 .pt su7odd, su7evn, su7odd, su7evn .pt B,#oddtbl su8odd: 1 d ifbit X,[B].b su8evn: sbit xbit9,enu tbuf,X.b 1 d sbit eti,enui ret B,#oddtbl su7odd: 1 d ifbit X,[B].b su7evn: X.b.#x'80 ; Toggle parity to ignore bad top bit. xor tbuf,X.b 1 d sbit eti,enui ret su8: 1 đ tbuf,X.b sbit eti,enui ret 'DTR Handshake Routines' .form ; Subroutine DTROFF - Sets printer not ready using DTR. ; Action taken depends on UFLOW mode. dtroff: ifbit dtrbl,uflow ; If DTR is in a permanent state, return. doff jp ret dtrb0,uflow doff: ifbit d2off jp dtr,portbl ; For low-active DTR mode. sbit ret d2off: rbit dtr,portbl ; For high-active DTR mode. ret ; Subroutine DTRON - Sets printer ready using DTR. dtron: ifbit dtrbl,uflow ; Action taken depends on UFLOW mode. ; If DTR is in a permanent state, return. dton jр TL/DD/9977-51



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.