Interfacing the DP8420A/21A/22A to the 68020

National Semiconductor Application Note 539 Joe Tate and Rusty Meier May 1989



nterfacing the DP8420A/21A/22A to the 68020

INTRODUCTION

This application note explains interfacing the DP8420A/21A/22A DRAM controller to the 68020 microprocessor. Three different designs are shown and explained. It is assumed that the reader is already familiar with the 68020 access cycles and the DP8420A/21A/22A modes of operation.


DESIGN #1 DESCRIPTION

Design #1 is a simple circuit to interface the 68020 to the DP8420A/21A/22A and up to 64 Mbytes of DRAM. The DP8420A/21A/22A is operated in Mode 1. An access cycle begins when the 68020 places a valid address on the address bus and asserts the address strobe (AS). Chip select (CS) is generated by a 74AS138 decoder. If a refresh or Port B access (DP8422A only) is not in progress, the DP8420A/21A/22A will assert the proper RAS depending on the bank select inputs (B0, B1). After guaranteeing the programmed value of row address hold time, the DP8420A/21A/22A will switch the DRAM address (Q0-8, 9, 10) to the column address and assert CAS. By this time, the 74AS245s have been enabled and the DRAMs place their data on the data bus. The DP8420A/21A/22A also asserts DTACK which is used to generate DSACK0,1 to the 68020

If a refresh had been in progress, the DP8420A/21A/22A would have delayed the 68020's access by inserting wait states into the access cycle until the refresh was complete and the programmed amount of precharge time was met. This circuit can run up to 16 MHz with one wait state. However, the timing parameters become close to the minimums for the DP8420A/21A/22A parameters. ADS asserted to CLK high (\$400b), $\overline{\rm CS}$ setup to $\overline{\rm ADS}$ asserted (\$401) and $\overline{\rm ADS}$ negated held from CLK (\$405). Problems can also occur if the loading on the clocks generated from the 74AS74 cause too much skew between CLK and $\overline{\rm CLK}$. The clock must be inverted to guarantee timing parameters. A solution to this problem is to invert the CLOCK to the 68020 with a 74AS04.

Since the 68020 address strobe can end late in the access, a problem with $\overline{\text{RAS}}$ precharge can occur in back-to-back accesses. In these accesses, the DP8420A/21A/22A will guarantee the precharge time by inserting wait states. To reduce this problem, memory interleaving should be used by tying the low order address bits to the bank selects.

Timing parameters are referenced to the numbers shown in the DP8420A/21A/22A data sheet. Numbered times starting with a "\$" refer to the DP8420A/21A/22A timing parameters. Numbered times starting with "#" refer to the Motorola 68020 data sheet. Equations have been given to allow the user to calculate timing based on his frequency and application. The clock has been chosen at a multiple of 2 MHz only to allow the user to hook the system clock to the PLL delay line clock (DELCLK). If you are running at a frequency that is not a multiple of 2 MHz, it is recommended that you use a clock which is a multiple of 2 MHz for DELCLK. If DELCLK is not a multiple of 2 MHz, \overline{ADS} to \overline{CAS} must be recalculated.




= 17 ns @ 16 MHz= $\frac{1}{2} \text{ Tcp12} - \text{TphI Max} - \text{TphI Max}$ = 41 ns - 9 ns - 5 ns


= 27 ns @ 12 MHz

AN-539

© 1995 National Semiconductor Corporation TL/F/9733

RRD-B30M115/Printed in U. S. A








Bits	Description	Value	
R0, R1	\overline{RAS} Low during REFRESH = 2T	R0 = 0	
	\overline{RAS} Precharge Time = 2T	R1 = 1	
R2, R3	DTACK Generation Modes	R2 = 0	
	for Non-Burst Accesses ($\frac{1}{2}$ T after RAS)	R3 = 1	
R4, R5	DTACK during Burst Mode	R4 = x	
		R5 = x	
R6	Add Wait States with WAITIN	R6 = x	
R7	DTACK Mode Selected	R7 = 1	
R8	Non-Interleaved Mode	R8 = 1	
R9	Staggered or All REFRESH	R9 = u	
C0, C1, C2	Divisor for DELCLK	C0 = s	
		C1 = s	
		C2 = s	
C3	+ 30 REFRESH	C3 = 0	
C4, C5, C6	RAS, CAS Configuration Mode	C4 = u	
	*Choose An All CAS Mode	C5 = u	
		C6 = u	
C7	Select 0 ns Column Address Setup	C7 = 1	
C8	Select 15 ns Row Address Hold	C8 = 1	
C9	CAS is Delayed to Next Rising	C9 = 1	
	CLOCK during Writes		
B0	The Row/Column Bank Latches	B0 = 1	
	Are in Fall Through Mode		
B1	Access Mode 1	Access Mode 1 B1 = 1	
ECAS0	\overline{CAS} not extended beyond \overline{RAS} $\overline{ECAS}0 = 0$		

 $\begin{array}{l} x \ = \ don't \ care \\ u \ = \ user \ defined \\ s \ = \ system \ dependent \end{array}$

s @ 16 MHz	s @ 12 MHz
C0 = 0	C0 = 0
C1 = 1	C1 = 0
C2 = 0	C2 = 1







 DESIGN #2 DESCRIPTION Design #2 is a modification of design #1. This design allows a DRAM array up to 64 Mbytes. However, driving an array with greater capacitance than specified in the data sheet requires derating the ADS to RAS and ADS to CAS times. Smaller DRAM arrays can derate times by interpolating times in the DP8420A/21A/22A data sheet timing parameters. This design differs from design #1 in that a latch was added to produce ADS and AREQ. This latch asserts ADS and AREQ at the beginning of the 68020 "S2" clock. This latch was added to increase the time from ADS asserted to CLK (\$400b), CS setup to ADS asserted (\$401) and ADS negated held from CLK high (\$405). The DP8420/21/22 is operated in Mode 1. An access cycle begins when the 68020 places a valid address on the address bus and asserts ADS. If the address is in the address space of the DRAM, the 74AS138 decoder asserts CS. During the next positive clock level, the latch is set which produces ADS and AREQ. If a refresh or Port B access is not in progress, the DP8420A/21A/22A will assert the proper RAS depending on programming and the bank select inputs (B0, B1). After guaranteeing the programmed value of row address hold time, the DP8420A/21A/22A will switch the DRAM address (Q0-8, 9, 10) to the column address and assert CAS. By this time the 74AS245s have been enabled and the DRAMs place their data on the data bus. The DP8420A/21A/22A also asserts DTACK which is used to generate DSACK0,1 to the 68020. When the 68020 negates AS, the latch is cleared and the access is terminated. If a refresh or Port B access had been in progress, the DP8420A/21A/22A would have delayed the 68020 access by inserting wait states into the access cycle until the refresh was complete and the programmed amount of precharge was met. This circuit can run up to 20 MHz with 2 wait states. It is suggested that the least significant address bits be tied to the bank select inputs (B0, B1). This will reduce the chance of having to	\$401: \overline{CS} Setup to \overline{ADS} Asserted = Clock Period + 74AS04 Minhl + 74AS02 Minhh + 74AS02 Minhh 68020 Clock to Address Max - 74AS138 Decoder Maxhl= Tcp20 + Tphl Min + Tphl Min + Tphl Min - #6 Max - Tphl Max = 50 ns + 1 ns + 1 ns + 1 ns - 25 ns - 9 ns= 19 ns @ 20 MHz= Tcp16 + Tphl Min + Tphl Min + Tphl Min - #6 Max - Tphl Max = 60 ns + 1 ns + 1 ns - 30 ns - 9 ns= 24 ns @ 16.667 MHz\$404 & \$407:Address Setup to \overline{ADS} Asserted = Clock Period + 74AS04 Minhl + 74AS02 Minhh + 74AS02 Minhh 68020 Clock to Address Max = Tcp20 + Tphl Min + Tph Min + Tphl Min - #6 Max = 50 ns + 1 ns + 1 ns - 40 ms - 25 ns= 28 ns @ 20 MHz= Tcp16 + Tphl Min + Tph Min + Tphl Min - #6 Max = 60 ns + 1 ns + 1 ns - 1 ns - 25 ns= 28 ns @ 20 MHz= Tcp16 + Tphl Min + Tph Min + Tphl Min - #6 Max = 60 ns + 1 ns + 1 ns + 1 ns - 30 ns= 33 ns @ 16.667 MHz\$405:ADS Negated Held from CLK High = 74AS04 Minhl + 74AS02 Minhl + 74AS02 Minhl = 1 ns + 1 ns + 1 ns= 3 ns @ 20 MHz= Tphl Min + Tphl Min + Tphl Min = 1 ns + 1 ns + 1 ns= 3 ns @ 20 MHz= Tphl Min + Tphl Min + Tphl Min = 1 ns + 1 ns + 1 ns= 3 ns @ 16.667 MHz#47A: $DSACK0, 1$ Setup Time = 1/2 Clock Period - Max 74AS74
DP8420A/21A/22A will assert the proper RAS depending on programming and the bank select inputs (B0, B1). After guaranteeing the programmed value of row address hold time, the DP8420A/21A/22A will switch the DRAM address (Q0-8, 9, 10) to the column address and assert CAS. By this time the 74AS245s have been enabled and the DRAMs place their data on the data bus. The DP8420A/21A/22A also asserts DTACK which is used to generate DSACK0,1	= Tcp20 + Tphl Min + Tplh Min + Tphl Min - #6 Max = 50 ns + 1 ns + 1 ns + 1 ns - 25 ns = 28 ns @ 20 MHz = Tcp16 + Tphl Min + Tplh Min + Tphl Min - #6 Max
cleared and the access is terminated. If a refresh or Port B access had been in progress, the DP8420A/21A/22A would have delayed the 68020 access by inserting wait states into the access cycle until the re- fresh was complete and the programmed amount of pre-	\$405: ADS Negated Held from CLK High = 74AS04 Minhl + 74AS02 Minlh + 74AS02 Minhl
wait states. It is suggested that the least significant address bits be tied to the bank select inputs (B0, B1). This will re- duce the chance of having to insert wait states to guarantee RAS precharge time. To keep the delays as specified in the data sheet, it is recommended that DELCLK is a multiple of	= 1 ns + 1 ns + 1 ns $= 3 ns @ 20 MHz$ $= Tphl Min + Tph Min + Tphl Min$ $= 1 ns + 1 ns + 1 ns$
DESIGN #2 TIMING AT 20 MHz AND 16.667 MHz	
= Tcp16 = 60 ns @ 16.667 MHz \$400b: ADS Asserted to CLK High = Clock Period - 74AS04 Maxhl - 74AS02 Maxhh - 74AS02 Maxhl = Tcp20 - TphI Max - Tph Max - TphI Max = 50 ns - 4 ns - 4.5 ns - 4.5 ns = 37 ns @ 20 MHz	= $\frac{1}{2}$ Clock Period - Max 74AS74 Delay - Max 74AS32 Delay $\frac{1}{2}$ Tcp20 - TphI Max - TphI Max = 25 ns - 9 ns - 5 ns = 11 ns @ 20 MHz = $\frac{1}{2}$ Tcp16 - TphI Max - TphI Max = 30 ns - 9 ns - 5 ns = 16 ns @ 16.667 MHz
= Tcp16 - TphI Max - Tplh Max - TphI Max = 60 ns - 4 ns - 4.5 ns - 4.5 ns = 47 ns @ 16.667 MHz	#47B: $\overrightarrow{DSACK0, 1}$ Hold Time = $\frac{1}{2}$ Clock Period + Min 74AS74 Delay + Min 74AS32 Delay = $\frac{1}{2}$ Tcp20 + Tphl Min + Tphl Min = 25 ns + 5 ns + 1 ns = 31 ns @ 20 MHz = 30 ns - 5 ns - 1 ns = 36 ns @ 16.667 MHz
8	3

RAS Low of tRAS	during REFRESH = Programmed Clocks - [(CLK High to Refresh RAS Asserted) - (CLK High to Refresh RAS Negated)] = Tcp20 + Tcp20 + Tcp20 + Tcp20 - \$55 = 200 ns -6 ns
	= 194 ns @ 20 MHz
	= Tcp16 + Tcp16 - \$55 = 120 ns - 6 ns
	= 114 ns @ 16.667 MHz
RAS Prech	arge Parameters
\$29b:	AREQ Negated Setup to CLK High = CLOCK Period - Max 74AS04 - Max 74AS02 - Max 74AS02 - Max 74AS02 = 50 ns - 5 ns - 4.5 ns - 4.5 ns - 4.5 ns
	= 31.5 ns @ 20 MHz
	= 60 ns $-$ 5 ns $-$ 4.5 ns $-$ 4.5 ns $-$ 4.5 ns
	= 41.5 ns @ 16.667 MHz
tRP	 Programmed Clocks - Max 74AS04 Max 74AS02 - Max 74AS02 Max 74AS02 [(AREQ to RAS Negated) - (CLK to RAS Asserted)] 3 Tcp20 - Tphl - Tphh - Tphh - Tplh - \$50 150 ns - 4 ns - 4.5 ns - 4.5 ns - 16 ns
	= 116.5 ns @ 20 MHz
	= 2 Tcp16 - Tphl - Tplh - Tphl - Tplh - \$50
	= 120 ns - 4 ns - 4.5 ns - 4.5 ns - 4.5 ns - \$50
	= 86.5 ns @ 16.667 MHz
*To gain more	e precharge @ 16.667 MHz program 3T precharge.
tRAC AND	tCAC TIMING FOR DRAMs
Timing is s	supplied for the system shown in Figure 4 (See

Timing is supplied for the system shown in *Figure 4 (See Figures 5, 6)*. Since systems and DRAM times vary, the user is encouraged to change the following equations to match his system requirements. Timing has been supplied for systems with 1, 2 or 3 wait states. If the DELCLK is not a multiple of 2 MHz, the timing for tRAH and tASC will change. Because tRAH and tASC will change, ADS to RAS and ADS to CAS will also vary and must be changed according to the equations given in the data sheet. The ADS to RAS and ADS to CAS will also have to be changed depending on the capacitance of the DRAM array.

1 Wait State tRAC = s2 + s3 + sw + sw + s4 - 74AS04 Maxhl - 74AS02 Maxlh - 74AS02 Maxhl - 74AS245 Delay Max - 68020 Data Setup Min - ADS Asserted to RAS Asserted = 1/2 Tcp20 + Tcp20 + Tcp20 - TphI Max - Tplh Max - Tphl Max - #27 Min - \$402 Max = 25 ns + 50 ns + 50 ns - 4 ns - 4.5 ns- 4.5 ns - 7 ns - 5 ns - 35 ns w/8420A-20 = 65 ns @ 20 MHz Heavy Load w/8420A-25 = 75 ns @ 20 MHz Light Load = 1/2 Tcp16 + Tcp16 + Tcp16 - TphI Max Tplh Max - Tphl Max -#27 Min - \$402 Max = 30 ns + 60 ns + 60 ns -4 ns - 4.5 ns - 4.5 ns - 7 ns - 5 ns - 35 ns = 85 ns @ 16.667 MHz w/8420A-20 Heavy Load w/8420A-25 = 95 ns @ 16.667 MHz Light Load 2 Wait States tRAC = s2 + sw + sw + sw + sw + s3 + s4- 74AS04 Maxhl - 74AS02 Maxlh - 74AS02 Maxhl - 74AS245 Delay Max 68020 Data Setup Min _ - $\overline{\text{ADS}}$ Asserted to $\overline{\text{RAS}}$ Asserted = 1/2 Tcp20 + Tcp20 + Tcp20 + Tcp20 - Tphi Max - Tpih Max - Tphi Max - #27 Min - \$402 Max = 25 ns + 50 ns + 50 ns + 50 ns - 4 ns - 4.5 ns - 4.5 ns - 7 ns - 5 ns - 35 ns w/8420 - 20 = 115 ns @ 20 MHz Heavy Load w/8420 - 25 = 125 ns @ 20 MHz Light Load $= \frac{1}{2}$ Tcp16 + Tcp16 + Tcp16 + Tcp16 TphI Max – Tplh Max – TphI Max
#27 Min – \$402 Max = 30 ns + 60 ns + 60 ns + 60 ns - 4 ns - 4.5 ns - 4.5 ns -7 ns - 5 ns - 35 ns= 150 ns @ 16.667 MHz w/8420 - 20 Heavy Load = 160 ns @ 16.667 MHz w/8420 - 25 Light Load

3 Wait States		2 Wait States
tRAC	$= s2 + sw + sw + sw + sw + sw + sw + s3 + s4 + sw - 74AS04 Maxhl - 74AS02 Max - 74AS02 Maxhl - 74AS245 Max Delay - 68020 Data Setup Min - ADS Asserted to RAS Asserted = \frac{1}{2} Tcp20 + Tcp20 + Tcp20 + Tcp20 + Tcp20 - Tph Max - 425 ns + 50 ns + 50 ns + 50 ns + 50 ns - 4.5 ns - 7 ns - 5 ns - 35 ns = 165 ns @ 20 MHz $	tCAC = $s2 + sw + sw + sw + sw + s3 + s4$ + 74AS04 Maxhl - 74AS04 Maxhl - 74AS02 Maxhl - 74AS245 Delay Max - 68020 Data Setup Min - ADS Asserted to CAS Asserted = $\frac{1}{2}$ tcp20 + Tcp20 + Tcp20 + Tcp20 - TphI Max - TphI Max - TphI Max - $\#27$ Min - $$403a$ Max = $25 \text{ ns} + 50 \text{ ns} + 50 \text{ ns}$ - $4 \text{ ns} - 4.5 \text{ ns} - 4.5 \text{ ns}$ - $7 \text{ ns} - 5 \text{ ns} - 94 \text{ ns}$ = $56 \text{ ns} @ 20 \text{ MHz}$ $w/8420 - 20$ Heavy Load = $85 \text{ ns} @ 20 \text{ MHz}$ $w/8420 - 25$ Light Load = $\frac{1}{2}$ Tcp16 + Tcp16 + Tcp16 + Tcp16
Ε	$= \frac{1}{2} \operatorname{Tcp16} + \operatorname{Tcp16} +$	- TphI Max - Tplh Max - TphI Max - #27 Min - \$403a Max = 30 ns + 60 ns + 60 ns + 60 ns - 4 ns - 4.5 ns - 4.5 ns - 7 ns - 5 ns - 94 ns = 91 ns @ 16.667 MHz W/8420 - 20 Heavy Load W/8420 - 25
[w/8420 - 25 = 220 ns @ 16.667 MHz Light Load	= 120 ns @ 16.667 MHz Light Load
1 Wait State		3 Wait States
tCAC	$= s2 + s3 + sw + sw + s4 - 74AS04 Maxhl - 74AS04 Maxhh - 74AS02 Maxhl - 74AS245 Delay Max - 68020 Data Setup Min - ADS Asserted to CAS Asserted = \frac{1}{2} \text{Tcp20} + \text{Tcp20} + \text{Tcp20} - \text{Tphl Max} - Tplh Max - Tphl Max - #27 Min - $403a Max = 25 ns + 50 ns + 50 ns - 4 ns - 4.5 ns - 4.5 ns - 7 ns - 5 ns - 94 ns = 6 ns @ 20 MHz = 35 ns @ 20 MHz = \frac{1}{2} \text{Tcp16} + \text{Tcp16} + \text{Tcp16} - \text{Tphl Max} - $	tCAC = $s2 + sw + sw + sw + sw + sw$ + $s3 + s4 + sw - 74AS04 Maxhl$ - $74AS02 Max - 74AS02 Maxhl$ - $74AS245 Max Delay - 68020$ Data Setup Min - \overline{ADS} Asserted to \overline{CAS} Asserted = $\frac{1}{2}$ Tcp20 + Tcp20 + Tcp20 + Tcp20 + Tcp20 - Tphl Max - Tplh Max - Tphl Max - $\#27$ Min - $\$403a$ Max = $25 \text{ ns} + 50 \text{ ns} + 50 \text{ ns} + 50 \text{ ns}$ - $50 \text{ ns} - 4 \text{ ns} - 4.5 \text{ ns} - 4.5 \text{ ns}$ - $7 \text{ ns} - 5 \text{ ns} - 94 \text{ ns}$ = $106 \text{ ns} @ 20 \text{ MHz}$ = $135 \text{ ns} @ 20 \text{ MHz}$ w/8420 - 25 Light Load = $\frac{1}{2}$ Tcp16 + Tcp16 + Tcp16 + Tcp16
	#27 Min - \$403a Max = 30 ns + 60 ns + 60 ns - 4 ns - 4.5 ns - 4.5 ns - 7 ns - 5 ns - 94 ns = 26 ns @ 16.667 MHz w/8420 - 20 Heavy Load w/8420 - 25 = 55 ns @ 16.667 MHz Light Load	+ Tcp16 - Tphl Max - Tplh Max - Tphl Max - #27 Min - \$403a Max = 30 ns + 60 ns + 60 ns + 60 ns - 60 ns - 4 ns - 4.5 ns - 4.5 ns - 7 ns - 5 ns - 94 ns = 151 ns @ 16.667 MHz w/8420 - 20 Heavy Load w/8420 - 25 = 180 ns @ 16.667 MHz Light Load

Г


Bits	Description	Value	
R0, R1	RAS Low during REFRESH RAS Precharge Time	R0 = s R1 = s	
R2, R3	DTACK Generation Modes for Non-Burst (1T after RAS)	R2 = 1 R3 = 0	
R4, R5	DTACK during Burst Mode	R4 = x R5 = x	
R6	Add Wait States with WAITIN	R6 = 0	
R7	DTACK Mode Selected	R7 = 1	
R8	Non-Interleaved Mode	R8 = 1	
R9	Staggered or All REFRESH	R9 = u	
C0, C1, C2	Divisor for DELCLK	C0 = s C1 = s C2 = s	
C3	+30 Fine Tune	C3 = s	
C4, C5, C6	RAS, CAS Configuration Mode *Choose an All CAS Mode	$\begin{array}{c} C4 = u\\ C5 = u\\ C6 = u \end{array}$	
C7	Select 0 ns Column Address Setup	C7 = 1	
C8	Select 15 ns Row Address Hold	C8 = 1	
C9	CAS is Delayed to Next Rising CLOCK Edge during Writes	C9 = 1	
B0	The Row/Column Bank Latches are in Fall Through Mode	B0 = 1	
B1	Access Mode 1	B1 = 1	
ECAS0	\overline{CAS} not extended beyond \overline{RAS} $\overline{ECAS}0 = 0$		


 $\mathbf{x} = \mathbf{don't} \ \mathbf{care}$


 $\mathsf{u} = \, \mathsf{user} \; \mathsf{defined}$

 $s\,=\,system\,\,dependent$

s @ 16.667 MHz		s @ 2	0 MHz
R0 = 0	C0 = 0	R0 = 1	C0 = 0
R1 = 1	C1 = 1	R1 = 1	C1 = 0
	C2 = 0		C2 = 0
	C3 = 0		C3 = 0







DESIGN #3 DESCRIPTION

Design #3 uses two 68020s sharing a common DRAM array. Port A's interface is the same as design #1.

The two processors share the same CLK. By using the same CLK, the request from Port B do not have to be synchronized to the system CLK.

In this design, an access begins from Port A when the 68020 asserts \overline{AS} . Assuming the DP8422 has granted access to Port A through GRANTB negated, \overline{AS} will assert RAS. After guaranteeing the programmed value of tRAH, the DP8422 will switch the Q outputs to the column address tASC before asserting \overline{CAS} . By this time the 74AS245s have been enabled and the DRAM places its data on the data bus. The cycle is terminated by the DP8422 asserting \overline{DTACK} . The 68020 will then sample the data from the data bus and negate \overline{AREQ} . \overline{AREQ} negated will cause \overline{RAS} to be negated.

If at any time during Port A's access Port B had requested an access by asserting \overline{AREQB} , Port B's 68020 would have been delayed by keeping \overline{ATACKB} negated. This would have inserted wait states into Port B's access. After Port A's access terminates, GRANTB is asserted to allow Port B's address through the mux. On the next rising CLOCK edge, \overline{RAS} will be asserted. Again, after guaranteeing the necessary address parameters, \overline{CAS} will be asserted.

Refresh will happen after the current access is completed and precharge time has been met. During this refresh, all accesses will be held off.


Since back-to-back accesses can cause precharge delays, it is recommended that the low order address bits be tied to the bank select inputs.


DESIGN #3 TIMING DESCRIPTION


Clock Period = Tcp16 = 65 ns @ 16 MHz = Tcp12 = 83 ns @ 12 MHz

Port A Timing


\$400b: ADS Asserted Setup to CLK High = Clock Period - 68020 Clock to AS Low Max = Tcp16 - #9 Max = 62.5 ns - 30 ns = 32.5 ns @ 16 MHz = Tcp12 - #9 Max = 83 ns - 40 ns = 43 ns @ 12 MHz \$401: CS Setup to ADS Asserted = 68020 $\overline{\text{AS}}$ Address to $\overline{\text{AS}}$ Max + 74AS244 Min - 74AS138 Decoder Max = #11 Max + Tphl Min + Tphl Max = 15 ns + 2 ns - 9 ns = 8 ns @ 16 MHz = #11 Max + Tphl Min + Tphl Max = 20 ns + 2 ns - 9 ns = 13 ns @ 12 MHz









Port A		Port B
1 Wait State		1 Wait State
tCAC [2 Wait States tCAC [= $s1 + s2 + sw + sw + s3 + s4$ - $68020 CLK to \overline{AS} Max - 74AS244$ Delay Max - 74AS245 Delay Max - $68020 Data Setup Min - \overline{ADS}$ Asserted to \overline{CAS} Asserted = Tcp16 + Tcp16 + Tcp16 - #9 Max - Tphl - Tphl - #27 Min - \$403a Max = $62.5 ns + 62.5 ns + 62.5 ns - 30 ns$ - $6.2 ns - 7 ns - 5 ns - 82 ns$ = $57 ns @ 16 MHz$ W/8420A-25 Heavy Load = Tcp12 + Tcp12 + Tcp12 = #9 Max - Tphl - Tphl - #27 Min - \$403a Max = $83.3 ns + 83.3 ns + 83.3 ns - 40 ns$ - $6.2 ns - 7 ns - 10 ns - 94 ns$ W/8420A-20 Heavy Load = $s1 + S2 + sw + sw + sw + sw + s3$ + $s4 - 68020 CLK to \overline{AS} Max$ - $74AS244 Delay Max - 74AS245$ Delay Max - $68020 Data Setup$ Min - \overline{ADS} Asserted to \overline{CAS} Asserted = Tcp16 + Tcp16 + Tcp16 + Tcp16 - $\#9 Max - Tphl - Tphl$ - $\#27 Min = $403a Max$ = $62.5 ns + 62.5 ns + 62.5 ns + 62.5 ns$ - $30 ns - 6.2 ns - 7 ns$ - $5 ns - 82 ns$ = $119 ns @ 16 MHz$ W/8420A-25 Heavy Load = Tcp12 + Tcp12 + Tcp12 + Tcp12 - $\#9 Max - Tphl - Tphl$ - $\#27 Min = $403a Max$ = $63.3 ns + 83.3 ns + 83.3 ns + 83.3 ns$ - $40 ns - 6.2 ns - 5 ns - 7 ns$ - $10 ns - 94 ns$ = $171 ns @ 12 MHz$	$ tCAC = s1 + s2 + sw + sw + s3 + s4 - 66020 CLK to \overline{AS} \text{ Max} - 74AS32 Delay Max - 74AS245 Delay Max - 68020 Data Setup Min - \overline{AREQB} \text{ Asserted} to \overline{CAS} \text{ Asserted} = Tcp16 + Tcp16 + Tcp16- #9 Max - Tphl - Tphl - Tphl - #27 Min - $118= 62.5 ns + 62.5 ns - 30 ns - 5 ns - 6.2 ns - 7 ns -5 ns - 88 ns= 46 ns @ 16 MHzw/8420A-25Heavy Load= Tcp12 + Tcp12 + Tcp12 + Tcp12 = 7 ns - 5 ns - 6.2 ns - 5 ns - 6.2 ns - 5 ns - 6.2 ns - 7 ns - 5 ns - 6.2 ns - 7 ns - 10 ns - 10 ns - 103 ns + 83.3 ns + 83.3 ns - 40 ns - 5 ns - 6.2 ns - 7 ns - 5 ns - 6.2 ns - 7 ns - 10 ns - 103 ns= 78 ns @ 12 MHzw/8420A-20Heavy LoadZ Wait StatestCAC = s1 + s2 + sw + sw + sw + sw + sw + sw + sw$








Interfacing the DP8420A/21A/22A to the 68020

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Lit. # 100539



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.