

# Advance Specifications and Applications Information

## FLOPPY DISK READ AMPLIFIER

The MC3470 is a monolithic READ Amplifier System for obtaining digital information from floppy disk storage. It is designed to accept the differential ac signal produced by the magnetic head and produce a digital output pulse that corresponds to each peak of the input signal. The gain stage amplifies the input waveform and applies it to an external filter network, enabling the active differentiator and time domain filter to produce the desired output.

- Combines All the Active Circuitry To Perform the Floppy Disk Read Amplifier Function in One Circuit
- Guaranteed Maximum Peak Shift of 5.0%

MC3470

## FLOPPY DISK READ AMPLIFIER SYSTEM

SILICON MONOLITHIC INTEGRATED CIRCUIT



(ITI 0

2

3

4

5

6

7

8

9

18 V<sub>CC2</sub>

Amplifier Outputs

Differentiato

Components

17

16

15 Active

14 Inputs

13

12

10

11 Vcc1

Data

Output



#### ABSOLUTE MAXIMUM RATINGS (Note 1) (TA = 25°C)

Rating	Symbol	Value	Unit	
Power Supply Voltage (Pin 11)	Vcc1	7.0	Vdc	
Power Supply Voltage (Pin 18)	V <sub>CC2</sub>	16	Vdc	
Input Voltage (Pins 1 and 2)	VI	-0.2 to +7.0	Vdc	
Output Voltage (Pin 10)	Vo	-0.2 to +7.0	Vdc	
Operating Ambient Temperature	TA	0 to +70	°C	
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C	
Operating Junction Temperature Plastic Package	Τj	150	°C	

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provices conditions for actual device operation.

#### RECOMMENDED OPERATING CONDITIONS

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	+4.75 to +5.25	Vdc	
Operating Ambient Temperature Range	Τ <sub>Α</sub>	0 to +70	°C	

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 0 to +70°C, V<sub>CC1</sub> = 4.75 to 5.25 V, V<sub>CC2</sub> = 10 to 14 V unless otherwise noted)

Characteristic	Figure	Symbol	Min	Тур	Max	Unit
GAIN AMPLIFIER SECTION						
Differential Voltage Gain (f = 200 kHz, V <sub>ID</sub> = 5.0 mV(RMS)	2	AVD	80	100	120	V/V
Input Bias Current	3	IIB	-	-10	-25	μA
Input Common Mode Range Linear Operation (5% max THD)		ViCM	-0.1	-	1.0	v
Differential Input Voltage Linear Operation (5% max THD)		viD	-	1	25	mVp-p
Output Voltage Swing Differential	2	v₀D	3.0	4.0	-	Vp-p
Output Source Current, Toggled		lo	-	8.0	-	mA
Output Sink Current, Pins 16 and 17	4	los	2,8	4.0	-	mA
Small Signal Input Resistance (T <sub>A</sub> = 25 <sup>o</sup> C)		r,	100	250		kΩ
Small Signal Output Resistance, Single-Ended (T <sub>A</sub> = 25 <sup>o</sup> C, V <sub>CC1</sub> = 5.0 V, V <sub>CC2</sub> = 12 V		ro		15	-	Ω
Bandwidth, $-3.0 \text{ dB} (v_{1D} = 2.0 \text{ mV}(\text{RMS}), T_A = 25^{\circ}\text{C}, V_{\text{CC1}} = 5.0 \text{ V}, V_{\text{CC2}} = 12 \text{ V})$	2	BW	5.0	-	-	MHz
Common Mode Rejection Ratio ( $T_A = 25^{\circ}C$ , f = 100 kHz, A <sub>VD</sub> = 40 dB, v <sub>in</sub> = 200 mVp-p, V <sub>CC1</sub> = 5.0 V, V <sub>CC2</sub> = 12 V)	5	CMRR	50	-	-	dB
V <sub>CC1</sub> Supply Rejection Ratio (T <sub>A</sub> = 25 <sup>o</sup> C, V <sub>CC2</sub> = 12 V, 4.75 < V <sub>CC1</sub> < 5.25 V, A <sub>VD</sub> = 40 dB)		-	50	-	-	dB
$V_{CC2}$ Supply Rejection Ratio (T <sub>A</sub> = 25 <sup>o</sup> C, V <sub>CC1</sub> = 5.0 V, 10 V < V <sub>CC2</sub> < 14 V, A <sub>VD</sub> = 40 dB)		-	60	-	-	dB
Differential Output Offset (T <sub>A</sub> = 25 <sup>o</sup> C, v <sub>iD</sub> = v <sub>in</sub> = 0 V)		VDO	-	-	0.4	v
Common Mode Output Offset ( $v_{ID} = V_{in} = 0 V$ , Differential and Common Mode)		v <sub>co</sub>		3.0	-	v
Differential Noise Voltage Referred to Input (BW = 10 Hz to 1.0 MHz, T <sub>A</sub> = 25 <sup>o</sup> C)	22	e <sub>n</sub>	-	15	-	μV(RMS)

	Figure	Symbol	Min	Тур	Max	Unit
ACTIVE DIFFERENTIATOR SECTION						
Differentiator Output Sink Current, Pins 12 and 13 (VOD = VCC1)	6	IOD	1.0	1.4	-	mA
Peak Shift (f = 250 kHz, $v_{1D}$ = 1.0 Vp-p, $i_{cap}$ = 500 $\mu$ A,	7,8	PS	-	-	5.0	%
where PS = $1/2 \frac{tPS1 - tPS2}{tPS1 + tPS2} \times 100\%$ ,						
V <sub>CC1</sub> = 5.0 V, V <sub>CC2</sub> = 12 V)						1
Differentiator Input Resistance, Differential		r <sub>i</sub> D	1	30		kΩ
Differentiator Output Resistance, Differential $(T_A = 25^{\circ}C)$		۲oD	-	40	-	Ω
DIGITAL SECTION						
Output Voltage High Logic Level, Pin 10 ( $V_{CC1}$ = 4.75 V, V <sub>CC2</sub> = 12 V, I <sub>OH</sub> = -0.4 mA)	9	∨он	2.7	-		V
Output Voltage Low Logic Level, Pin 10 (V <sub>CC1</sub> = 4.75 V, V <sub>CC2</sub> = 12 V, I <sub>OL</sub> = 8.0 mA)	10	VOL	-	-	0,5	v
Output Rise Time, Pin 10	11, 12	<sup>t</sup> TLH	-	-	20	ns
Output Fall Time, Pin 10	11, 12	<sup>t</sup> THL	-	-	25	ns
Timing Range Mono #1 (t <sub>1A</sub> and t <sub>1B</sub> )	13	t1A,B	500	-	4000	ns
Timing Accuracy Mono #1	12,13	E <sub>t1</sub>	85	-	115	%
$(R1 = 6.4 k\Omega, C1 = 200 pF)$						
Accurancy guaranteed for R1 in the range						
1.5 k $\Omega \leq R1 \leq 10$ k $\Omega$ and C1 in the range						
Note: To minimize current transients C1 should					1	
be kept as small as is convenient.						
Timing Range Mono #2	11, 12	t2	150	_	1000	ns
Timing Accuracy Mono #2	12, 13	E <sub>t2</sub>	85	-	115	%
(t2 = 200 ns = 0.625 R2C2)						
$(R2 = 1.6 k\Omega, C2 = 200 pF)$					ļ	
Accuracy guaranteed for 1.5 k $\Omega \le R2 \le 10 k\Omega$ ,						
100 pF ≤ C2 ≤ 800 pF						I

.

ELECTRICAL CHARACTERISTICS (continued) (T<sub>A</sub> = 0 to +70°C, V<sub>CC1</sub> = 4.75 to 5.25 V, V<sub>CC2</sub> = 10 to 14 V unless otherwise noted)

.

## MC3470 CIRCUIT SCHEMATIC



÷



FIGURE 1 – POWER SUPPLY CURRENTS, ICC1 AND ICC2



FIGURE 2 – VOLTAGE GAIN, BANDWIDTH, OUTPUT VOLTAGE SWING

FIGURE 3 - AMPLIFIER INPUT BIAS CURRENT, IJB



FIGURE 4 – AMPLIFIER OUTPUT SINK CURRENT, PINS 16 AND 17



.

•



FIGURE 5 - AMPLIFIER COMMON MODE

**REJECTION RATIO, CMRR** 

FIGURE 6 – DIFFERENTIATOR OUTPUT SINK CURRENT, PINS 12 AND 13



NOTE: Measurements may be made with vector voltmeter hp 8405A or equivalent at 1.0 MHz to guarantee 100 kHz performance.

FIGURE 7 – PEAK SHIFT, PS See Figure 8 for Output Waveform



FIGURE 8 – PEAK SHIFT, PS  $V_{in} = 1.0 V_{pp}$  f = 250 kHz Test schematic on Figure 7



.



#### FIGURE 9 -- DATA OUTPUT VOLTAGE HIGH, PIN 10

FIGURE 10 -- DATA OUTPUT VOLTAGE LOW, PIN 10

#### FIGURE 11 – DATA OUTPUT RISE TIME, t<sub>LH</sub> DATA OUTPUT FALL TIME, t<sub>THL</sub> TIMING ACCURACY MONO #2, E<sub>T2</sub>

 $V_{\mbox{in}}$  is same as shown on Figure 13, test schematic on Figure 12



FIGURE 12 – TIMING ACCURACY,  $\rm E_{t1}$  AND  $\rm E_{t2}$  DATA OUTPUT RISE AND FALL TIMES,  $\rm t_{TLH}$  AND  $\rm t_{THL}$ 

V<sub>in</sub> shown on Figure 13



•

.

Idc(N), NORMALIZED POWER SUPPLY CURRENT 96 86 001 701 971 971

0 10

20 30 40

50

T<sub>A</sub>, AMBIENT TEMPERATURE (°C)

60

70 80



ō

10 20 30

40 50

T<sub>A</sub>, AMBIENT TEMPERATURE (°C)

60

70 80















TA, AMBIENT TEMPERATURE (°C)

50

60 ,70 80

ō

10 20 30 40





#### APPLICATION INFORMATION

The MC3470 is designed to accept a differential ac input from the magnetic head of a floppy disk drive and produce a digital output pulse that corresponds to each peak of the ac input. The gain stage amplifies the input waveform and applies it to a filter network (Figure 23a),

FIGURE 23a – BLOCKING CAPACITORS USED TO ISOLATE THE DIFFERENTIATOR



enabling the active differentiator and time domain filter to produce the desired output.

#### **FILTER CONSIDERATIONS**

The filter is used to reduce any high frequency noise present on the desired signal. Its characteristics are dictated by the floppy disk system parameters as well as the coupling requirements of the MC3470. The filter design parameters are affected by the read head characteristics, maximum and minimum slew rates, system transient response, system delay distortion, filter center frequency, and other system parameters. This design criteria varies between manufacturers; consequently, the filter configuration also varies. The coupling requirements of the MC3470 are a result of the output structure of the gain stage and the input structure of the differentiator, and must be adhered to regardless of the filter configuration.

The differentiator has an internal biasing network on each input. Therefore, any dc voltage applied to these inputs will perturbate the bias level. Disturbing the bias level does not affect the waveform at the differentiator inputs, but it does cause peak shifting in the digital output (Pin 10). Since the output of the gain stage has an associated dc voltage level, it, as well as any biasing introduced in the filter, must be isolated from the differentiator via series blocking capacitors. The transient response is minimized if the blocking capacitors C and C' are placed before the filter as shown in Figure 23a. The charging and discharging of C and C' is controlled by the filter termination resistor instead of the high input impedance of the differentiator.

The filter design must also include the current-sinking capacity of the amplifier output. The current source in the output structure (see circuit schematic – pins 16 and 17) is guaranteed to sink a current of 2.8 mA. If the current requirement of the filter exceeds 2.8 mA, the current source will saturate, the output waveform will be distorted, and inaccurate peak detection will occur in the differentiator. Therefore, the total impedance of the

filter must be greater than Zmin as calculated from

$$Z_{\min} = \frac{(EpAVD)_{\max}}{2.8 \text{ mA}}$$

where  $\mathsf{E}_p$  is the peak differential input voltage to the MC3470.

#### TRANSIENT RESPONSE

The worst-case transient response of the read channel occurs when dc switching at the amplifier input causes its output to be toggled. The dc voltage changes are a consequence of diode switching that takes place when control is transferred from the write channel to the read channel.

If the diode network is balanced, the dc change is a common mode input voltage to the amplifier. The switching of an unbalanced diode network creates a differential input voltage and a corresponding amplified swing in the outputs. The output swing will charge the blocking capacitor resulting in peak shifting in the digital output until the transient has decayed. Eliminating the differential dc changes at the amplifier input by matching the diode network or by coupling the read head to the amplifier via FET switches, as shown in Figure 23b, will minimize the filter transient response.

FIGURE 23b – FET SWITCHES USED TO COUPLE THE R/W HEAD TO THE MC3470



Two of the advantages FET switches have over diode switching are:

- They isolate the read channel from dc voltage changes in the system; therefore, the transient response of the filter does not influence the system transient response.
- The low voltage drop across the FETs keeps the input signal below the amplifier's internal clamp voltage; whereas, the voltage dropped across a diode switching network adds a dc bias to the input signal which may exceed the clamp voltage.

#### AMPLIFIER GAIN

For some floppy systems, it may become necessary to either reduce the gain of the amplifier or reduce the signal at the input to avoid exceeding the output swing capability of the amplifier. The voltage gain of the amplifier can be reduced by putting a resistor in series with the capacitor between pins 3 and 4 (Figure 14). The relationship between the gain and the external resistor is given by

$$\frac{AVO}{AVB} = \frac{R_{ext}}{2(r_e + R_e)} + 1$$

where  $A_{VO} \stackrel{\Delta}{\rightarrow}$  voltage gain with the external resistor = 0,

 $AV_{R} \stackrel{\Delta}{=}$  voltage gain with the external resistor in,

 $R_{ext} \stackrel{\Delta}{=}$  the external resistor, and

 $r_e + R_e \stackrel{\Delta}{=}$  the resistance looking into pin 3 or pin 4.

Thus,

$$R_{ext} = 2\left(\frac{A_{VO}}{A_{VR}} - 1\right)(r_e + R_e)$$

A plot of  $(r_e + R_e)$  versus temperature is shown in Figure 21. Figure 20 shows the normalized voltage gain versus temperature with the external resistor equal to 500 ohms.

## ACTIVE DIFFERENTIATOR

The active differentiator in the MC3470 (simplified circuit shown in Figure 24), is implemented by coupling

#### **FIGURE 24 – ACTIVE DIFFERENTIATOR NETWORK**



the emitters of a differential amplifier with a capacitor resulting in a collector current that will be the derivative of the input voltage,

l = Cdv/dt

If the output voltage is taken across a resistor through which the collector current is flowing, the resulting voltage will be the derivative of the input voltage.

$$V_0 = 2Ri_c = 2RC \frac{dv_{in}(t)}{dt}$$

 $V_{\mbox{O}}$  is applied to a comparator which will provide zero

crossing detection of the current waveform. Since the capacitor shifts the current  $90^{\circ}$  from the input voltage, the comparator performs peak detection of the input voltage.

The following terms will be used in determining the value of C to be used in the differentiator:

- $E_p \stackrel{\Delta}{=} peak$  differential voltage applied to MC3470 amplifier input.
- E<sub>p</sub> sin ωt <sup>Δ</sup> voltage waveform applied to MC3470 amplifier input (for purposes of discussion, assume a sine wave).

AVD <sup>≜</sup> differential voltage gain of input amplifier.

- $v_{in}(t) \stackrel{\Delta}{=} differential voltage waveform applied to the differentiator inputs.$ 
  - = E<sub>p</sub>A<sub>VD</sub>sin ωt (Note: The filter is assumed to be lossless.)

 $i_{c}(t) \stackrel{\Delta}{=} current through capacitor CD.$ 

 $R_0 \stackrel{\Delta}{=}$  output resistance of Q1 (Q2) at pin 12 (13).

If  $v_{in}(t) = E_p A_{VD} \sin \omega t$ , then the current through the capacitor  $C_D$  is given by

 $i_{c}(t) = C_{D}A_{VD}E_{p}\omega\cos\omega t$ 

and 
$$V_O(t) = 2R_C C_D A_{VD} E_p \omega \cos \omega t$$
.

Accurate zero crossing detection of V<sub>O</sub>(t) [peak detection of v<sub>in</sub>(t)] occurs when the current waveform  $i_{c}(t)$  crosses through zero in a minimum amount of time. This condition is satisfied by maximizing current slew rate. For a given value of  $\omega$ , the maximum slew rate occurs for the maximum value of  $i_{c}$  or  $\cos\omega t = 1$ . Therefore.

$$i_c = C_D A_{VD} E_p \omega$$

The MC3470 current-sourcing capacity will determine the maximum value i<sub>c</sub>; therefore, C<sub>D</sub> must be chosen such that the maximum i<sub>c</sub> occurs at the maximum AVDE<sub>p</sub> $\omega$ product.

$$C_{D} = \frac{i_{c} max}{(A_{VD} E_{p} \omega)_{max}} = \frac{1 mA}{(120)(E_{p} \omega)_{max}}.$$

If the peak value specified for  $i_c$  is exceeded, the current source (I<sub>O</sub> in Figure 24) will saturate and distort the waveform at pins 12 and 13. Consequently, the differentiator will not accurately locate the peaks and peak shifting will occur in the digital output.

The effective output resistance R<sub>O</sub> of Q1 (Q2) will create a pole (as shown in Figure 25) at 1/2 R<sub>O</sub>C<sub>D</sub>. If this pole is ten times greater than the maximum operating frequency ( $\omega_{max}$ ), the phase shift approaches 84°. Locating the pole at a frequency much greater than 10  $\omega_{max}$  needlessly extends the noise bandwidth thus:

$$2R_{O} = \frac{1}{C_{D} 10 \,\omega_{max}}.$$

If RO is not large enough to satisfy this condition, a series



resistor can be added so that

$$R = 2R_O + R_D = \frac{1}{C_D 10 \,\omega_{max}}.$$

To further reduce the noise bandwidth, a second pole can be added (as shown in Figure 26) by putting an

#### FIGURE 26 - COMPLETE RESPONSE OF DIFFERENTIATOR



inductor in series with the resistor and the capacitor. The values of R and L are determined by choosing the center frequency ( $\omega_0$ ) and the damping ratio ( $\delta$ ) to meet the systems requirements where

$$\omega_{o} = \frac{1}{\sqrt{LC_{D}}}$$
$$\delta = \frac{RC_{D}}{2\sqrt{LC_{D}}}$$
$$\omega_{o} = 10 \ \omega_{max} = \frac{1}{\sqrt{LC_{D}}}$$

where CD is chosen for maximum i<sub>C</sub> as shown previously. Solving for L gives:

$$L = \frac{1}{100 C_{\rm D}(\omega_{\rm max})^2}$$

Using this value for L gives:

$$\delta = \frac{RC_D}{\frac{2}{10}\sqrt{\frac{C_D}{C_D(\omega_{max})^2}}}$$

Solving for R gives:

$$R = \frac{\delta}{5 C_D \omega_{max}}$$

The total resistance (R) is the effective output resistance (R<sub>O</sub>) plus the resistor added in the differentiator (R<sub>D</sub>). Values of  $\delta$  from 0.3 to 1 produce satisfactory results.

#### PEAK SHIFT CONSIDERATIONS

Peak shift, resulting from current imbalance in the differentiator, offset voltage in the comparator, etc., can be eliminated by nulling the current in the emitters of the differentiator with a potentiometer as shown in Figure 27.

#### FIGURE 27 -- PEAK SHIFT COMPENSATION



The potentiometer across the differentiator components is adjusted until a symmetrical digital output cycle is obtained at pin 10 for a sinusoidal input with the minimum anticipated  $E_{D}\omega$  product.

### **DESIGN EQUATIONS FOR ONE-SHOTS**

As shown in Figure 28, the MC3470 input waveform may have distortion at zero crossing, which can result in false triggering of the digital output. The time domain filter in the MC3470 can be used to eliminate the distortion by properly setting the period  $(t_1)$  of the one-shot timing elements on pins 6 and 7. The following equation will optimize immunity to this signal distortion at zero crossing of the read head signal.

The timing equation for the time domain filter's oneshot is:

where  $K_1 = 0.625$ ,  $T_0 = 200$  ns.

Actual time will be within  $\pm 15\%$  of t<sub>1</sub> due to variations in the MC3470.

If  $\Delta T$  is the maximum period of distortion (see Figure



FIGURE 28 - WAVEFORMS THROUGH THE READ CIRCUIT

28), then choose t<sub>1</sub> such that

$$\Delta T < t_1 > T - \frac{\Delta T}{2}$$

where  $T = \frac{1}{4 f(max)}$ .

The width of the digital output pulse  $t_2$  (pin 10) is determined by

 $t_2 = R_2 C_2 K_2$ 

where K<sub>2</sub> = 0.625.

Actual pulse width will be within  $\pm 15\%$  of t<sub>2</sub> due to variations in the MC3470.

To preserve the specified accuracy of the MC3470, R<sub>1</sub>, R<sub>2</sub>, C<sub>1</sub>, and C<sub>2</sub> should remain in the ranges shown in the Electrical Characteristics. Also, to minimize current transients, it is important to keep the values of C<sub>1</sub> and C<sub>2</sub> as small as is convenient. For t<sub>1</sub> = 1  $\mu$ s and t<sub>2</sub> = 200 ns, suggested good values for the capacitors are

> C<sub>1</sub> = 250 pF C<sub>2</sub> = 160 pF

## BOARD LAYOUT AND TESTING CONSIDERATIONS

An LSI package has many input/output pins in close proximity, some carrying high level signals and others low level signals. As carefully as the on-chip isolation of the devices connected to these pins is implemented by the manufacturer, the coupling of signals or noise between external wires is under the control of the end-user who designs the integrated circuit into a piece of equipment. The designer should be familiar with the following layout procedures which will optimize the performance of the device. See Figure 29.

1. Build all circuits on printed circuit boards (including breadboards). Transmission line theory for flat conductors in a plane quite convincingly proves that coupling is far less than for round conductors in three dimensions.

2. Use a ground plane under the IC and over as much of the printed circuit board surface as possible without exceeding practical limits.

3. Avoid signal runs under the IC. Also avoid parallel runs of 1 inch or greater on the opposite or same side of board.

4. Use monolithic ceramic 0.1  $\mu$ F capacitors for decoupling power supply transients: one from V<sub>CC1</sub> to ground and one from V<sub>CC2</sub> to ground for each IC package. Keep lead lengths to 1/4 inch or less and place in close proximity to the IC.

5. Keep all signal runs as short as possible.

When evaluating the device for phase jitter and frequency response, a special test jig should be designed to reduce ground loops and coupling caused by instrumentation. Instrumentation test setups must be calibrated 4

at each test frequency and differential equipment utilized where required. A valid evaluation of the performance of any read amplifier chain requires considerable care and thought.

11



FIGURE 29 – POWER AND GROUND DISTRIBUTION FOR MC3470 PRINTED CIRCUIT BOARD LAYOUT

NOTE: Dotted lines outline ground plane on back side of printed circuit board.