AN-771 Application Note

M CESS MEMORY EXPANSIO

is MEK/D2 Microcomputer Module provides or an of \$12 bytes of On-Board static RAM. P.O. Box 2944, Johannesburg 2000 3rd Floor, Vogas House 123 Pritchard Street/Corner Mool Street Johannesburg Tel. No. 20-2855

ADVANCED SEMICONDUCTOR DEVICES (PTY) LTD

MEK6800D2 MICROCOMPUTER KIT SYSTEM EXPANSION TECHNIQUES

with the basic MER/D2 system. This ids for all schematics and diagrams in

De KAMs require up to 100 ns of data hold b deselect. The 10 ns data hold specified D0 MPU is insufficient to meet this requirea bus enable (DEE) stretch network shown d if this type of RAM is utilized in the Oif on array. The Memory Control Handshake s control and timing signals between logic MF-Board memory systems and the MPU pate transceivers, with a control logic putred to buffer bidirectional data to the mory array as shown. The block labled Decoder represents logic for converting lidress decode signals to Memory-Block is. These activitate either the On-Board or sy within the appropriate addressing range seletence instruction.

ows a network which exploits the propaganon-inverting CMOS buffers to generate a 2 for processor and peripheral data hus network delays the falling edge of DBES 125 ns with respect to DBE. This meets time requirement of most static RAMs. r C₁ may be added for fine adjustments to before variations in accordance with the

ntrol Handshake Logic is shown in Figure teles E17A and E17B provide signals to dynamic memory refresh or slow-memory with respect to MPU

Insuperior ancientings totacinetime.

Prepared By Wayne Harrington

Microprocessor Applications/Systems Engineering

The bus architecture of the MEK6800D2 Kit Microcomputer provides straightforward design options for memory or I/O port expansion. This note outlines techniques for interfacing an 8K or 16K memory array with the kit. A technique is also outlined whereby a data terminalbased ROM monitor such as MINIBUG may co-reside with the basic kit ROM JBUG Monitor. The resulting twomonitor system allows the user to switch between either the JBUG I/O port or the MINIBUG I/O port for moving data to and from RAM.

> between various storage media, directly a proven subroutines in either ROM from user and manually selecting either monitor as de exploit the most useful commands of each dari vare or system development phase. These modiprovent the MEK/D2 into a powerful software

BUG, MIKEUG, and MINISUG

MOTOROLA Semiconductor Products Inc.

MEK6800D2 MICROCOMPUTER KIT SYSTEM EXPANSION TECHNIQUES

INTRODUCTION

The Motorola MEK6800D2 kit microcomputer system (hereafter referred to as MEK/D2) is a complete computer requiring only a +5 V power supply to begin microprocessor evaluation. It features a hexadecimal keyboard for data and command entry and sevensegment LED array for data display. In addition, the MEK/D2 provides an audio cassette I/O data transfer capability. Figure 1 presents a functional block diagram of the basic system. The intent of this note is to describe some useful system expansion techniques which exploit the architecture of MEK/D2 computer. This note is intended to supplement the information provided in the MEK/D2 manual and is divided into sections which discuss memory expansion, data I/O port expansion and expanded system application considerations.

Off-board memory expansion involves only minor changes in addressing and control logic plus certain elementary control-handshake logic to support both dynamic memory arrays and provide MPU control for slow memory arrays.

The inclusion of an I/O port to add data terminal communication in addition to the keyboard module function is accomplished by inserting control logic which converts MEK/D2 into a dual-monitor microcomputer system. This modification allows the basic MEK/D2 JBUG monitor ROM and its ACIA to coreside with a MINIBUG ROM/ACIA combination. The JBUG-ROM/ACIA pair support keyboard and audio cassette data I/O transfer while MINIBUG, along with its ACIA, supports RS-232 or current loop-configured data terminals. Each ROM/ACIA pair may be manually initialized or software-accessed from the user program.

The capability to select, initialize, or address locations in either monitor ROM at will provides useful system application benefits. These include moving data between various storage media, directly addressing proven subroutines in either ROM from user program and manually selecting either monitor as desired to exploit the most useful commands of each during a software or system development phase. These modifications convert the MEK/D2 into a powerful software development tool.

RANDOM ACCESS MEMORY EXPANSION

Functional Design

The basic MEK/D2 Microcomputer Module provides for a maximum of 512 bytes of On-Board static RAM. Expansion for additional memory is accomplished by providing address and data bus buffers as well as some Off-Board control logic.

Figure 2 presents a functional block diagram summary of the supplemental logic necessary to support Off-Board memory expansion. Shaded blocks represent logic available with the basic MEK/D2 system. This convention holds for all schematics and diagrams in this note.

Certain static RAMs require up to 100 ns of data hold following chip deselect. The 10 ns data hold specified for the MC6800 MPU is insufficient to meet this requirement. The data bus enable (DBE) stretch network shown must be added if this type of RAM is utilized in the Off-Board expansion array. The Memory Control Handshake Logic provides control and timing signals between logic resident on Off-Board memory systems and the MPU clock module. Data transceivers, with a control logic block, are required to buffer bidirectional data to the Off-Board memory array as shown. The block labled "Array Select Decoder" represents logic for converting high-order address decode signals to Memory-Block enabling signals. These activitate either the On-Board or Off-Board array within the appropriate addressing range of a memory reference instruction.

Logic Design

Figure 3 shows a network which exploits the propagation delay of non-inverting CMOS buffers to generate a "stretched" $\phi 2$ for processor and peripheral data bus enable. This network delays the falling edge of DBES approximately 125 ns with respect to DBE. This meets the data hold time requirement of most static RAMs. Trim capacitor C_t may be added for fine adjustments to account for device variations in accordance with the equation shown.

Memory Control Handshake Logic is shown in Figure 4. Clocked latches E17A and E17B provide signals to control either dynamic memory refresh or slow-memory access on a synchronous basis with respect to MPU timing.

JBUG, MIKBUG, and MINIBUG are trademarks of Motorola Inc.

Circuit diagrams external to Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information in this Application Note has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.




FIGURE 1 – MEK6800D2 Block Diagram




FIGURE 3 – DBE Stretch Network for Memories with Non-Zero Data Hold Time Requirement

Dynamic memory cells store data in the form of electronic charge on the capacitance inherent in MOS transistor junctions. This charge must be periodically "refreshed." This is accomplished in most dynamic memories by performing a "dummy" read or write operation on each cell. In the case of the 8K Dynamic RAM Module (MEX6815-3), complete memory refresh is accomplished by a modified internal read operation on each of 32 columns once every 64 μ s. (memory

system organization is 128 rows X 32 columns). The columns are accessed by an address multiplexer which is pulsed by the Refresh Grant (RG) handshake signal once every $64 \ \mu s$.

The power-up reset network, composed of E9 and E4D, sets latch E17A on power-up to insure a proper initialization of the refresh-handshake logic. E9 also automatically initializes the MPU system on power-up by pulsing E6/12.




FIGURE 4 – Memory Control Handshake Logic

Figure 5 presents an example of refresh-handshake timing between latch E17A and logic on a dynamic memory system. The latch is clocked by AND-gate output C_A. The first low-to-high transistion of C_A (pulse 1) following time-out of the refresh-period one-shot (8602) samples the logical zero state appearing at the D input of E17A. This state and its complement are transferred by the rising edge of C_A to the Q and Q outputs of E17A as the signals Hold 1 and Refresh Grant (RG), respectively. The resultant falling edge of RG retriggers the 8602 to start a new timing cycle as shown in the diagram. This action returns the Request Refresh (RR) signal to logical one. This is sampled by the low-to-high transition of C_A , which returns Hold 1 high. The resulting Hold 1 signal applied to the H1 input of the MPU clock module is correctly phased to meet H1 set-up and release time requirements and "freezes" the MPU clock in the phase relation shown. The resulting RG pulse automatically increments the refresh address counter for the next refresh cycle.




Figure 6 presents a typical example of slow memory control with handshake-timing between latch E17B and memory control logic on a slow memory board. Slow memory control signals are required to account for memories (or peripherals) whose access times are in the range of 540 to 4500 ns. The control signals provide proper slow memory data acquisition by freezing the MPU clock. This effectively allows the MPU to "wait" for memory data to return and still meet the maximum MPU bus memory access time specification of 540 ns. The access time upper limit of 4500 ns is determined by the maximum allowable clock phase 2 high time of 4500 ns. High times in excess of this value will introduce data loss within the MPU dynamic registers. These registers use the MPU clock for refresh, just as with memory cells in dynamic RAM. The sequence of events for a slow memory access are described in the waveform timing diagram. The array decoder output, AS, goes high following the low-to-high transition of ϕ^2 for a memory reference within the addressing range of the array. The high-state of AS (or Slo Mem Acc) applied to the asynchronous-set input of latch E17B releases the hold-set condition on the latch and allows it to be clocked by the first CB pulse. This forces Hold 2 (Q) low, which freezes the MPU clock in the phase relation shown. Hold 2 is returned high with the low-to-high

transition of the next C_B pulse, since latch E17B is connected as a toggle flip-flop. Since Hold 2 is returned to logic 1, the clock is allowed to resume as shown, and the cycle is complete. The resulting freeze of the clock cycle with ϕ 2 high and ϕ 1 low adds a 1-clock-cycle delay to the normal access time available. This scheme may be extended with additional counters and logic in place of the toggle flip-flop to hold the clock a multiple-number of MEM Clk cycles for very slow memories. The total hold time must not exceed the 4500 ns maximum limit.

A key integrated circuit for generating system bus chip-select or enabling signals in the MEK/D2 is the high-order address decoder U11 - a 2-line to 4-line decoder/demultiplexer. This logic element decodes the three-most-significant bits, A15-A13, of the address bus in accordance with the following truth table.

A15	A14	A13	Bus Enable Ter	mj Comments
0	0	0	RAM = 0	Enables 512 byte array On-Board RAM
0	0	1	$\frac{1}{2/3} = 0$	Enables 8K range of user stack
0	1	0	$\frac{2/3}{4/5} = 0$	Fnables 8K range of user stack
0	1	1	PROM 1 = 0	Enables user PROM located at 6000*16
1	0	0	1/0 = 0	Enables ACIA located at 800816
1	0	1	$\frac{1/0}{\text{STACK}} = 0$	Enables 128 byte RAM used by JBUG monitor
1	1	0	PROM Ø = 0	
1	1	1	ROM = 0	
* Der	notes	Base	16 (hexadecin	nal) number




FIGURE 6 – Slow Memory Handshake Logic and Waveforms

This scheme divides the 64K addressing range of the MPU into eight 8K blocks. The 512 byte static RAM array is placed in the bottom 8K range, the next two 8K blocks are reserved for expansion RAM, the fourth contains a user PROM, etc.

Figure 7 presents the Bus Peripheral Allocation Map for the basic MEK/D2 system. Exact address boundaries of the bus peripherals described in the decoder truth table are defined in this map. The decoder output terms which enable the first three 8K blocks of memory, beginning with address zero, are RAM, 2/3 and 4/5. Inspection of the map shows that within the first addressable 8K block, only 512 bytes are dedicated to static RAM. This produces a memory addressing "gap" in the range 0200 to 1FFF as far as continuous addressing within the first 8K block is concerned. This problem may be solved by additional decoding of the three RAM select signals above so as to place an 8K expansion RAM in the first 8K addressing block, or a 16K expansion RAM within the first two 8K addressing blocks. The 512

timing between latch E1	Address Ranges
JBUG ROM	E000-E3FF
User PROM	C000-C3 F F
JBUG Stack/RAM	A000-A07F
Keyboard Module PIA	8020-8023
Keyboard Module ACIA	8008-8009
User PIA	8004-8007
User PROM	6000-7FFF
User RAM	4000-5FFF
User RAM	2000-3FFF
User Static RAM	0000-01FF






FIGURE 8 – Addressing for 8.5K Memory Configuration

byte static array is then placed in either the second or third block, respectively, "on top" of the expansion RAM. Figures 8 and 9 show the additional decode required to form either an 8.5K or 16.5K memory configuration. Control and Timing signals necessary to support these arrays are also shown.

Data flow direction to Off-Board memory is determined by the decode/control logic shown in Figure 10. This logic asserts DBRE (Data Bus Receive Enable) for any MPU read cycle involving Off-Board memory. This enabling scheme should be used with any additional Off-Board memory, whether static or dynamic.

Recent developments in semiconductor dynamic RAM system design have provided compact, costeffective arrays such as the MMS68100 and MMS68103 produced by Motorola Memory Systems. These are available in 4K x 8, 8K x 8, or 16K x 8 size. The most notable feature of these memories is that the usual refresh-handshake logic, such as shown in Figure 4, is not required since refresh is processed by memory board logic during MPU phase 1.

I/O DATA PORT EXPANSION/MODIFICATION

Dual Monitor System – Functional Description

The basic MEK/D2 system with keyboard data entry and seven-segment light-emitting-diode display may be expanded to include a co-resident data terminal I/O capability which may be evoked manually or from user program. The software necessary to support data terminal operations is provided in firmware using a MINIBUG ROM. This ROM monitor co-resides with the JBUG monitor ROM supplied with the basic MEK/D2. ROM access and initialization is controlled by the logic shown in functional block diagram form in Figure 11. With this scheme, peripheral chip-select signals derived from the high-order address decoder (U11) are steered to the desired ROM-ACIA pair as a function of the state of the Chip Select Control signal, CSC, CSC is generated from either the manual ROM select switch (SR) or by user-program command from the PIA. Control from user program automatically overrides the manual input but does not initiate an MPU reset cycle as does a manual




FIGURE 9 - Addressing for 16.5K Memory Configuration

select from S_R . With S_R in position J (for JBUG enable), the ROM and I/O chip-select signals (ROM and I/O are steered, respectively, only to the JBUG ROM or ACIA, while the MINIBUG ROM and ACIA are held deselected. The converse actions occur for S_R at position M (for MINIBUG enable). Each toggle of S_R generates an MPU Reset pulse via the State Change Detect Logic. This has the effect of automatically initializing each monitor ROM when manually selected. Nine standard data terminal baud rates may be derived from existing MEK/D2 logic and are used to provide transmit and receive clocks for the MINIBUG ACIA.

Logic Design

Logic realizations of the system functions depicted in Figure 11 are presented in Figures 12, 14, 15, 16 and 17.

Figure 12 shows the Chip Select Steering Logic, MPU Cycle-Sync Logic and State Change Detect Logic. Chipselect steering is accomplished by the network composed of gates E5 and E1C. The clocked-latch network (E3A – E3B) which generates the chip-select steering control signal, provides two design benefits. First, monitor switching occurs only after MPU reset is asserted and prior to a ϕ 2 cycle, thus assuring that data will not be erroneously written or read as a result of a manual monitor select. In addition, latch E3A, under the control of the PIA, provides an asynchronous-override to the manual select switch control. This feature allows direct access to subroutines in either ROM or addresses in either ACIA from the user program. A subroutine to accomplish this access is described in a following section.




FIGURE 10 – Data Bus Expansion Control Logic




FIGURE 11 - Dual-Monitor Switching Logic Block Diagram




FIGURE 12 – Dual-Monitor Switching Logic

Figure 13 shows the chip-select timing for a manual command conversion from JBUG to MINIBUG via toggle switch S_R . Exclusive-OR gates E6 in Figure 12 form the state-change detection circuit which generates a 4 ms reset pulse for automatic MPU initialization whenever the monitor select switch is thrown in either direction. Note that provision for direct push-button reset of the MPU is also retained via E6D to pin 6 of U22.

Figure 14 shows address, data and control signal interconnection to the MINIBUG ROM and its ACIA. Note that even though these peripherals reside at the same bus address as the JBUG pair, the two pairs are never simultaneously selected due to the complementary control nature of the chip select steering logic.

Figures 15 and 16 show circuitry necessary for interfacing with data terminals using either RS-232 or current-loop I/O configuration. Data terminal baudrate clocks may be taken from the existing MC14040 binary counter (U17) outputs as shown in Figure 17. An MC1455 connected as an astable multivibrator (E13) is utilized to generate a baud-rate clock consistent with current-loop TTYs.

Software Control Considerations

Software access to addresses in either Monitor ROM or ACIA is gained through a subroutine which controls the output states of PB0 and PB1 of the user PIA. The four possible states of PB0 – PB1 produce the following control functions with respect to latch E3A, Figure 12:

PB1	PB0	Monitor Control Function
0	0	Illegal state
0	1	Enable MINIBUG ROM/ACIA user addressing
S1 8	0	Enable JBUG ROM/ACIA user addressing
1	1	Addressing controlled by Monitor Select Switch, SR

The 1-1 state is automatically entered upon system power-up or manual reset, since following the power-up reset pulse the PIA Data-Direction-Registers are programmed as inputs (all registers cleared). PB0 – PB1 appear as high-impedance inputs and both terms are held at logic 1 by the 10 k Ω pullup resistors.




FIGURE 13 – Monitor Chip-Select Timing – Manual Select Select MINIBUG, Deselect JBUG




FIGURE 15 – Terminal Interface Logic RS-232 Channel




FIGURE 17 – Baud Rate Logic




FIGURE 18 - Terminal Interface Logic for MIKBUG

Data Terminal-Only Configurations

A configuration which employs data-terminal communication interface only may be easily implemented by inserting MINIBUG or MIKBUG Monitor ROMs into the JBUG ROM socket (U8). Foil path modifications and additional logic necessary to support these ROMs are as follows:

Modifications for MINIBUG

- 1. Cut foil path at U17, pin 13.
- 2. Connect pins 3 and 4 of U23 (ACIA for Audio Cassette).
- 3. Add terminal I/O interface logic as shown by Figures 15 or 16 and Figure 17. Connect U17 output to pin 3 or 4 of U23 as shown. U17/3 need not be cut (as shown in Figure 17) if 300 baud operation is desired.

Modifications for MIKBUG

- 1. Add terminal I/O interface logic to the user PIA (U20) as described by the schematic of Figure 18.
- 2. Cut foil paths at U8/10 and U8/11 and connect per Figure 18.

The I/O logic and discrete components described in these figures may be mounted in the wire-wrap area provided on the microcomputer module board.

SYSTEM APPLICATION CONSIDERATIONS

A subroutine which controls the monitor-selection latch (E3, Figure 12) through the PIA is presented in Figure 19. User program access to subroutines in ROM or addresses in ACIA is accomplished by first calling the monitor access subroutine (MONACC) shown in Figure 19 and then executing a memory reference instruction to the ROM or ACIA address desired. As an example, the subroutine calling sequence:

MAKE ALL PB'S DUTPUTS

LDAA # \$ 41 Form ASCII "A" LDAB # \$ 01 Get subroutine constant JSR MONACC Enable MINIBUG ROM/ PI ACIA addressing JSR \$ E108 Output ASCII char to terminal

= PIA I/D.DIRECTION REG-B SIDE

EMARLE ID ACCESS

causes the character "A" to be printed on a terminal as a result of MINIBUG monitor access from the subroutine MONACC. In this example, the hex address E108 is the start vector of the MINIBUG II subroutine OUTCH which outputs one ASCII character to a terminal. The following is a list of useful data-moving subroutines contained in MINIBUG II and III along with their starting addresses, entry and exit conditions:

MINIBUG ROUTINES

() – Addresses in MINIBUG II

Addresses in MINIBUG III

BADDR (\$E0D9) (\$E0F8)* - Build a 16-bit hexadecimal address from four digits entered from the keyboard.

Entry requirements: none

- Exit: X-register contains the 16-bit address. The A & B registers are destroyed.
- BYTE (\$E0E7) (\$E106) Input two hex characters from the keyboard and form a 1-byte number. Entry requirements: none
- Exit: A-register contains the 8-bit number. B-register is destroyed.
- OUTHL (EOFA) (E118) Output left digit of hex number to console.

Entry requirements: A-register contains hex number. Exit: A-register is destroyed.

OUTHR (EOFE) $\langle E11C \rangle$ – Output right digit of hex number to console.

Entry requirements: A-register contains hex number. Exit: A-register is destroyed.

- OUTCH (\$E108) (\$E126) Output one ASCII character to terminal.
 - Entry requirements: A-register contains ASCII character to output.

Exit: No change

INCHP (\$E115) (\$133) – Input one character, with parity, from terminal to A-register. Entry requirements: None

INCH (\$E11F) (\$E133) – Input one character from terminal to A-register and set parity bit = 0. If character is a delete (\$7F) it is ignored. Location \$A00C should be equal to zero if the character should be echoed (MINIBUG II only). Entry requirements: none

Exit: A-register contains character without parity.

- PDATA1 (\$E130) (\$E14B) Print at terminal the ASCII data string pointed to by X-register. Data string must contain an ASCII EOT (\$04) as a terminator.
 - Entry requirements: X-register contains the address of the 1st byte of the data string. The data string is terminated with a \$04 character.
 - Exit: A-register is destroyed. X-register contains address of \$04 character.
- OUT2H (\$E173) (\$E18D) Output two hex characters, pointed to by X-register to the terminal.
 - Entry requirements: X-register contains the address of the characters to be output.
 - Exit: A-register is destroyed. X-register is incremented.
- * \$ is Motorola Resident Assembler syntax for a hexadecimal number.

17

Exit: A-register contains character input.

OUT2HA (\$E175) (\$E10F) – Output two hex character in A-register to the terminal.

Entry requirements: A-register contains the characters to output.

- Exit: A-register is destroyed. X-register is incremented.
- OUT4HS (\$E17C) (\$E196) Output four hex characters (2 bytes) plus a space to the terminal.
 - Entry requirements: X-register contains address of first byte.
 - Exit: A-register is destroyed. X-register contains address of second byte.
- OUT2HS (\$E17E) (\$E198) Output two hex characters (1 byte) and a space to the terminal.
 - Entry requirements: X-register contains address of byte to output.
 - Exit: A-register is destroyed. X-register is incremented.

OUTS (\$E180) (\$E19A) – Output a space.

Entry requirements: none

Exit: A-register destroyed.

The ability to gain access to two co-residing monitor ROMs via manual or software commands combined with keyboard, audio cassette, or data terminal I/O capability provides opportunity for moving program data between various storage media. It is possible, for instance, to create and assemble a program under the control of MINIBUG II or III using an RS-232-compatible digital cassette terminal. The resulting object code is loaded to MEK/D2 RAM using the MINIBUG "L" command. The Monitor Control Switch may now be used to initialize the JBUG Monitor in order to move the object code in RAM to an audio cassette tape with a JBUG "P" command.

			the second s
(1)(C) - Output right digit of hea			2. Cut foil paths at U8/10 and U8/11 and per Pigure 18.
		MENDOO	text straffe i said
00001	NAM	MONACC	The I/O logic and discrete components desc
00002	OPT	II a N	
00003	 SUBROUTINE 	E TO CONTROL	L ROM ACCESS PIA
00004	+ FROM USER	PROGRAM. RI	OM ACCESS CONSTANT
00005			ON SUBROUTINE
00006	+ ENTRY AS F	FOLLOWS :	SYSTEM APPLICATION CONSIDERATIONS
00007	♦ \$01 = E	NABLE MINI	BUG ROM/ACIA ACCESS
00008			ROM/ACIA ACCESS
00009			LE SWITCH ACCESS
00010 8006	IDDDB EQU		or addresses in ACIA is accomplished by first ca
00011 8007	CRB EQU		monitor access subroutine (MONACC) shown it
00012 0000 36	MONACC PSH F		
00013 0001 4F	CLR F		19 and then executing a memory reference ins
00014 0002 B7 8007	STA C	CRB	ENABLE DDB ACCESS
00015 0005 43			ENHALE DDB HUCESS
00016 0006 B7 8006			MAKE ALL PB'S DUTPUTS
00017 0009 86 04			MAKE ALL PE S DUIPUIS
00017 0009 86 04 00018 000B B7 8007			ENABLE ID ACCESS
00019 000E 86 03			DDE SET ES S. D. INDUTS
00020 0010 B7 8006			
00021 0013 F7 8006			WRITE ACCESS WORD TO E3
00022 0016 32	PILL P	1	ACIA addressing
00023 0017 39	RIS		18R 5 E108 Output ASCII duar.tc
00024	• $DDB = F$	PIA DATA DI	RECTION REGISTER-B SIDE
00025	CRB = F	PIA CTRL RE	GISTER-B SIDE
00026	IDDDB =	= PIA I/O,D	IRECTION REG-B SIDE
00027			
IDDDB 8006 00 102 a dbi			
CRB 8007			causes the character "A" to be printed on a ter-
MONACC 0000			a result of MINIBUG monitor access from the
(SIN Character than her characters			tine MONACC. In this example, the hax address
TOTAL ERRORS 00000			the start vector of the MINIBUG II subtoutine
ts: X-register contains the address			which outputs one ASCII character to a termi-
			following is a list of useful data-moving subrouth
it destroyed. X-register is incre			tained in MINIBUC II and III along with their

FIGURE 19 - ROM Access Subroutine

* \$ is Motorola Resident Assembler syntax for a hexadecimal number.

18

Figure 20 presents a tabular comparison of command sets for JBUG, MINIBUG and MIKBUG monitors. Any two pairs of these monitors may be used to configure the MEK/D2 computer to maximum advantage to suit the application through use of the dual monitor access logic described in Figure 12. A comparison of the commands of Figure 20 reveals that an excellent combination might be a MINIBUG II/MINIBUG III configuration. This would provide capability for memory test, punching and loading of binary tapes as well as access to the powerful software edit functions of Trace and Breakpoint insertion.

TINCM HOUGHT ZINITUC	SUBPI	AURINIM.	CHR	augi. +			200
Monitor Function	JBUG	MINIBUG I	I MIN	IBUG III	MIKBUG	Notes	
Display Internal Registers	R	R	19031	R	R	1	5000
Load RAM from Tape	+ 10	CATHLASS		a Linda - Sa	L		
Dump RAM to Tape (Punch)	Р	P P		Р	Р	2	
Memory Examine/Change	М	м		M	м	3	
Go to Entered Address and Execute	G	G		G	G	4	
Set Terminal Baud Rate	131_31	S		S	_	S	
Test Memory	MH390	w		1-21 +	-	6	
Punch Binary Tape from RAM	3001	Y		* LDDP	-	7	
Load Binary Tape to RAM	D 4D	Z		TH00 +	_	7	
Abort Program Execution (Escape)	E	IV 32 YE		tena -	_		
Trace One Instruction	N	ACT TIG TH		N			
Set a Breakpoint	v	VOID THE		V	_	8	
Reset a Breakpoint	V	10103001		U	_		
Continue Execute from Breakpoint	E,G	지크 크러 .		с			
Delete All Breakpoints	v	T HTLW 7		D	_	8	
Print Addresses of All Breakpoints	_			в	_		
Trace N Instructions		1082 -		TOUDI	80.04		
	9	10 8.8	0.03	1CDDR	80.06		5500
		NOTES					
1. Order of Display: JBUG (PC,X,A,B,C					0.000		
 Before executing, load beginning and For JBUG: Enter address, type M for displayed after typing last address c printed. For JBUG: Enter starting address, t 	ending add r contents haracter. F ype G.Fo	For MINIBU or MIKBUG:	n locatio JG: Ente Enter M Type G, f	ns A002 to A r M followed , space, addr	005. I by address. Co ess. Address an address. Execut	d data ar	9500 8500
after type of last character. For MIKE			n A048/	A049, type G	10 50		
after type of last character. For MIKE 5. For 110 Baud: Type S1. For 300 Bau	d: Type S3	B 98.03					
after type of last character. For MIKE 5. For 110 Baud: Type S1. For 300 Bau 6. Performs six memory tests: walking a 7. Data is in binary (not ASCII) format. 8. For JBUG: Type address where bre moval of all breakpoints executed by except eight breakpoints may be ente	d: Type S3 ddress, wri Requires a akpoint is y typing V red.	3. te/read all one terminal with desired, follow not preceded	s, all zero DC2, D0 wed by V by addre	os, AA, 55 an C4 character 7. A total of ass. For MIN	d "Walking Bit, recognition. five may be en IBUG III: Same	tered. Re e as JBUC	
after type of last character. For MIKE 5. For 110 Baud: Type S1. For 300 Bau 6. Performs six memory tests: walking a 7. Data is in binary (not ASCII) format. 8. For JBUG: Type address where bre moval of all breakpoints executed by except eight breakpoints may be ente 9. IRQ vector must be stored at A000//	d: Type S3 ddress, wri Requires a akpoint is y typing V red.	3. te/read all one terminal with desired, follow not preceded	s, all zero DC2, D0 wed by V by addre	os, AA, 55 an C4 character 7. A total of ass. For MIN	d "Walking Bit. recognition. five may be en IBUG III: Samo Ill monitors.	" tered. Re e as JBUC	
after type of last character. For MIKE 5. For 110 Baud: Type S1. For 300 Bau 6. Performs six memory tests: walking a 7. Data is in binary (not ASCII) format. 8. For JBUG: Type address where bre moval of all breakpoints executed by except eight breakpoints may be ente	d: Type S3 ddress, wri Requires a akpoint is v typing V red. A001, NMI	3. te/read all one terminal with desired, follow not preceded must be store	s, all zero DC2, DC wed by V by addre d at A00	os, AA, 55 an C4 character 7. A total of ass. For MIN	d "Walking Bit. recognition. five may be en IBUG III: Samu II monitors.	" tered. Re e as JBUC	
after type of last character. For MIKE 5. For 110 Baud: Type S1. For 300 Bau 6. Performs six memory tests: walking a 7. Data is in binary (not ASCII) format. 8. For JBUG: Type address where bre moval of all breakpoints executed by except eight breakpoints may be ente 9. IRQ vector must be stored at A000//	d: Type S3 ddress, wri Requires a akpoint is v typing V red. A001, NMI	3. te/read all one terminal with desired, follow not preceded	s, all zero DC2, D0 wed by V by addre	os, AA, 55 an C4 character 7. A total of ass. For MIN	d "Walking Bit. recognition. five may be en IBUG III: Samo Ill monitors.	" tered. Re e as JBUC	
after type of last character. For MIKE 5. For 110 Baud: Type S1. For 300 Bau 6. Performs six memory tests: walking a 7. Data is in binary (not ASCII) format. 8. For JBUG: Type address where bre moval of all breakpoints executed by except eight breakpoints may be ente 9. IRQ vector must be stored at A000//	d: Type S3 ddress, wri Requires a akpoint is v typing V red. A001, NMI	3. te/read all one terminal with desired, follow not preceded must be store	s, all zero DC2, DC wed by V by addre d at A00	os, AA, 55 an C4 character 7. A total of ass. For MIN	d "Walking Bit. recognition. five may be en IBUG III: Samu II monitors.	" tered. Re e as JBUC	
after type of last character. For MIKE 5. For 110 Baud: Type S1. For 300 Bau 6. Performs six memory tests: walking a 7. Data is in binary (not ASCII) format. 8. For JBUG: Type address where bre moval of all breakpoints executed by except eight breakpoints may be ente 9. IRQ vector must be stored at A000//	d: Type S3 ddress, wri Requires a akpoint is v typing V red. A001, NMI	3. te/read all one terminal with desired, follow not preceded must be store	s, all zero DC2, DC wed by V by addre d at A00	os, AA, 55 an C4 character 7. A total of ass. For MIN	d "Walking Bit. recognition. five may be en IBUG III: Samu II monitors.	" tered. Re e as JBUC	
after type of last character. For MIKE 5. For 110 Baud: Type S1. For 300 Bau 6. Performs six memory tests: walking a 7. Data is in binary (not ASCII) format. 8. For JBUG: Type address where bre moval of all breakpoints executed by except eight breakpoints may be ente 9. IRQ vector must be stored at A000//	d: Type S3 ddress, wri Requires a akpoint is akpoint is v typing V red. A001, NM1	B. te/read all one terminal with desired, follow not preceded must be store	s, all zero DC2, DC wed by V by addre d at A00	os, AA, 55 an C4 character 7. A total of ass. For MIN	d "Walking Bit. recognition. five may be en IBUG III: Sam II monitors.	" tered. Re e as JBUC	

Figure 21 presents a brief test program for evaluating user-program access to monitor subroutines through the monitor switching logic. The program should be executed from JBUG, i.e. with the monitor select switch in the J-poisition. Upon execution, MINIBUG addressing is enabled and a string of control characters are transmitted to the terminal. Following this, any character typed at the terminal is echoed to the terminal. When the character "ESC" is typed, the program jumps from the echo loop, JBUG addressing is software enabled and program control passes from the user program to the JBUG monitor. This action may be checked by viewing the dash "prompt" in the keyboard LED display immediately after typing the "ESC" character on the terminal keyboard.

The W command of MINIBUG II may be used to test all memory in the expanded system. Figure 20 describes the use of this command. tion might be a MINIBUG II/MINIBUG III configura tion. This would provide capability for memory text punching and loading of binnty tapes as well as access to the powerful software edit functions of Trace and Break point insertion.

00001					NAM		TEST1	
20000					OPT		0,5	
00003				+				
00004								LUATE SOFTWARE ACCESS TO
00005_								BROUTINES THROUGH MONITOR
00006				 SWITH 				RMINAL IS 300 BAUD, RS-232
00007								DOES MINIBUG ADDRESS
00008								+ 4LF'S AT TERMINAL,
00009								RACTER ECHO MODE. EACH
00010								THE TERMINAL IS ECHOED
00011								FERMINAL. WHEN AN "ESC"
00012								AM JUMPS OUT OF THE ECHO
00013								JG MONITOR ADDRESSING.
00014) THE JBUG MONITOR. THIS
00015				+ ACTI	ON MP	AV 1	BE VIEWEI	D BY DBSERVING THE JBUG
00016				 "PROI 				Y THE MEK/D2 KEYBOARD
00017								FOLLOWING TYPE OF THE
00018								AL. THE PROGRAM IS INITIATED
00019				+ FROM	JBU(5 W.	ITH THE '	"G" COMMAND.
00020				• 8				
00021		800)4	IDDDA	EQU		\$8004	
00022		800)6	IDDDB	EQU		\$8006	
00023		800)5	CRA	EQU		\$8005	
00024		800)7	CRB	EQU		\$8007	
00025		800)8	ACIAC	EQU		\$8008	
00026		800	9.800	ACIAD	EQU		\$8009	
00027	4000				DRG		\$4000	
00028	4000	CE	41FF		LDX		#\$41FF	
00029	4003	01			NOP			
00030	4004	0F			SEI			
00031	4005	C6	01		LDA	B	*\$01	GET MINIBUG ENABLE CONSTANT
00032	4007	BD	403A		JSR		MONACC	ENABLE MINIBUG ADDRESSING
00033	400A	86	03		LDA	A	*\$03	
00034	400C	B7	8008		STA	A	ACIAC	CLEAR ACIA
00035	400F	86	09		LDA	A	#\$09	7BITS, EVN PRTY, 1 STOP, /16
00036	4011	B7	8008		STA	A	ACIAC	CONFIGURE ACIA
00037	4014	86	OD		LDA	A	*\$0D	
00038	4016	5F			CLR	в		
00039	4017	BD	E108		JSR		\$E108	XMIT CR
00040	401A	86	0A		LDA	A	#\$0A	
00041	4010	BD	E108	K1	JSR		\$E108	XMIT LF
00042	401F	50			INC	B	- Comparison	
00043	4020	C1	04		CMP	B	*\$04	4 LF'S ?

FIGURE 21 – Test Program

UMMARY OF MODIFICATIONS

A summary of foil-path modifications which account for both memory expansion and inclusion of multiplemonitor logic is tabulated in Figure 22.

Figure 23 presents a tabular aurimitry of additional power supply capability required to support the expansion logic and memory. Data from this table may be used to estimate requirements for a specific system configuration.


00044	4022	26	F8		BN	E	К1		END L	JOP
00045	4024	BD	E115	K2	JS	R	\$E	115	BRING	IN TERMINAL CHAR
										ASCII CHARACTER
00047	4027	81	1 B		CM	PA		61B	IS IT	AN "ESC" ?
0048	4029	27	05							S LEAVE ECHD LOOP
			E108		SL.	R	- SE	108	ECHD (CHAR TO TERMINAL
			F4		BR	A	Ka	na al	GD LDD	JK FOR NEXT CHAR
					ID	AB	0 415	INTEA SO	GET .I	BUG ENABLE CONSTANT
	4032				P.ICT	n 1943				
0.053	4033	01			ND	P ^{CT}				
0.054	4034	RD	403A		21	D eves	ME	INACC	ENABLE	E JBUG ADDRESSING
00055	4007	75	FOOD		100	0	a.c.	1000	ILIMP:	TO DUC INIT VECTOR
00055		(E	E08D		Jn	Erven.	-DC	LOOD STREET	JUMP	TO JBUG INIT VECTOR
00056				*	SUDDO		15 4			
00057				***	SUBKU	NTO	IE .		C ODM	STONT ON CHITCH
0059										STANT ON ENTRY
					1=m1n	1 BOG	1936	JS=JEOP	\$03=mi	ANUAL SWITCH
	4020	24		+ MENO		u o				
10061	4030	JD.		nunn	CL PS					
			8007			RA			ENODI	E DDB ACCESS
								(16	EMMBLI	E DDB ALLESS
	403F					MA			MOVE	OLL DR/S BUTBUTS
10065	4040	Br	8006		21	нн	11	IDDR		ALL PB'S DUTPUTS
10066	4043	86	04		Dens LD	нн	** 3	604	noienso	
								B		E ID ACCESS
					LD	AA	49.9	\$03	1	
			8006		ST	A A	IC	IDDB	PRE-SI	ET E3 S,R INPUTS
	404D				ST	AB	IC	IDDB	WRITE	ACCESS WRD TO ES
	4050				FU	Сп				
	4051	39			RT					
0073					EN	D				
	8004									
ODDB	8000	5								
RA	800	5								
RB	800	7								
	8008	8								
	800									
	401									
(2	402	4								
	403	0								
3										
	C 403									
	C 403									
	C 403		4,6							
IDNAC			6,6 9		8.8 19.0					
IDNAC	C 403I ERROI				0.01					
MONACI			00000		19.0 AYS					
MONACI		RS	00000		te.o AVS Case Sung					
MONACI		RS	00000		19.0 AYS Cose Sung +12 V					
MONACI		RS	00000 1 And and 1 And and 1 And and 1 And and 1 And and 1 An		10.0 AVS Gase Sugg +12 V					
MONACI		RS	4, 6 000000 IAmi ann VST-		19.0 AVS Cose Sung +12 V 300					
MONACI		RS	00000 1 And and 1 And and 1 And and 1 And and 1 And and 1 An		10.0 AVS Gase Sugg +12 V					

FIGURE 21 (Continued) - Test Program

MEK/D2 Expansion

SUMMARY OF MODIFICATIONS

A summary of foil-path modifications which account for both memory expansion and inclusion of multiplemonitor logic is tabulated in Figure 22. Figure 23 presents a tabular summary of additional power supply capability required to support the expansion logic and memory. Data from this table may be used to estimate requirements for a specific system configuration.



2TURTUD 2189	MAKE ALL	EXPANSIO	ON LOGIC					
223000 0	Expansion Device	Туре		case Supply ints (mA)	/	Reference Figure	1043 B	
	E1	74LS04	8 8 A	6.6		4, 8, 12	8 8804	
E3 STR ENPUTS	E2	MC8T97		98.0		12	1 84.91	
	E3	74LS74		8.0		12		
ECESS WRD TO B	E4	74LS00		4.4		3, 4, 12	R04D F	
	E5	74LS32		9.8		12	0.0801	
	E6	MC14507	C	.008		12	1051.3	
	E7	74LS133		1.1	30.04	10		
	E9	MC1455		6.0		4	8004	
	E11	MC6830	1	30.0		14	8006	
	E12	MC6850	1	05.0	1.000	14, 15, 16	8005	
	E13	MC1455		6.0		17	5008	
	E14	MC1488	25 (+12 V	/), 15 (-12	V)	15	A CALLER STREET	
	E15	MC1489		26.0		15, 16	8008	
	E16	MC8T96		89.0	1	16	6008	
	E17	74LS74		8.0	21	4	4010	
	E18	4N33	10.7 (+5 \	/), 80 (+12	V)	16	4024	
	E19	4N33	20.0	(+12 V)		16	4030	
	E20	4N33	10.7 (+5 \	/), 20 (+12	V)	16		
	E21	MC14503	C	0.004		3		
	E22	74LS08		8.8		4,6		
	E23	74LS86		10.0	1. 1. 1.	9		
	E21 E22 E23	MC14503 74LS08 74LS86	c	0.004 8.8 10.0	· ∨)	3 4, 6	4 03A RRDRS	
	E.	XPANSION MEN					1	
	1 - 1			Case Supp				
Architecture	1	Motorola Part		+12 V	-5 V	-12 V		
2k x 8	Static	MEX6812-1	1000	-	-	-		
8k x 8	Dynamic	MEX6815-1	860	300	-	-		
16k × 8	Dynamic	MMS68100*	1200	333	4	-		

*Not board-geometry compatible with EXORciser.

Dynamic

16k x 8

FIGURE 23 – DC Power Supply Requirements for MEK/D2 Expansion

1200

333

1.7

MMS68103

CONCLUSION

The technquues discussed in this note add the following capability to the basic MEK/D2 kit microcomputer ${}$

- * Power-up auto-reset
- * Switch-selectable monitor operation
- * RS-232 or current-loop data terminal operation at all standard baud-rates
- * RAM expansion to 16.5K bytes
- * ROM-resident subroutine acquisition by user program
- * Operation with JBUG, MINIBUG II and III or MINIBUG ROM monitors

CONCLUSION

The technoliues discussed in this note add the following capability to the basic MEK/D2 kit microcompater

- * Power-up auto-meet
- * Switch-selectable monitor operation
- RS-232 or current-loop data terminal operation at all standard baud-rates
 - * RAM expansion to 16.5K bytes
- ROM-resident subroutine auquisition by user program
- Operation with IBUG, MINIBUG II and III or MINIBUG ROM monitors

MOTOROLA Semiconductor Products Inc.