An MC68340 to M88000 MBUS Bus Translator

By Dave McCartney
Highend Applications Group
Motorola Ltd, East Kilbride

INTRODUCTION

In a high performance processor system built around the M88000 family it makes sense to off-load many of the common I/O tasks to a dedicated I/O processor. This I/O processor is likely to be from a different family and therefore will use a different bus structure from that of the main processor system. Therefore some form of interface is required between the main processor bus system and the bus system of the I/O processor. This application note describes a circuit that can act as an interface between an M88000 type MBUS and the bus system of an I/O processor system based on the MC68340 which has an M88000 type asynchronous bus.

FUNCTIONAL DESCRIPTION

The function of this interface circuit is to translate all of the signal lines from the I/O processor to the type of signals required for an M88000 MBUS structure. The application is constructed from several PALs and standard TTL packages. The main section consists of a state machine built from a registered PAL. This is used to control the operation of the translator and allows for differing processor speeds and memory architectures. A block diagram of the full translator is shown in Figure 1. External connections via two 96 way DIN connectors are shown in Figure 1a. The translator consists of four main functional blocks as follows:

1. ARBITER — This block monitors the I/O processor's bus cycles until it detects a valid bus cycle from the I/O processor which indicates an access to memory on the MBUS. It then implements the standard MBUS bus arbitration protocol to gain control of the MBUS and signals the controller block once bus tenure has been obtained.

2. CONTROLLER — This block generates the seven bits of control information required by MBUS along with the parity bit for these control signals. In addition this block also generates the handshake signals to the I/O processor to terminate its bus cycles. It also generates some internal control signals for other parts of the bus translator.

3. MUX — This takes as input the 32-bit address bus and 16-bit data bus of the I/O processor and multiplexes them on to the 32-bit multiplexed address and data lines of the 88000 MBUS. The 16-bit data bus from the I/O processor is duplicated to produce a 32-bit data bus for the MBUS system.

4. PARITY CHECKER — This block generates the four parity bits during the address phase of all MBUS cycles and during the data phase of MBUS write cycles. In addition, this block checks for any parity errors during the data phase of all MBUS read cycles.
Figure 1a. External connections via two 96-way DIN connectors
CIRCUIT DESCRIPTION

ARBITER — This is implemented in a 18P8 PAL (U1) as shown in Figure 2. The PAL equations are given in the appendix (see BTM_ARBITER) and describe in detail the operation of this block.

CONTROLLER — This is implemented using two PALs (U2) and (U3) as shown in Figure 3. The 16R6 PAL implements a simple state machine to generate two control signals, AOUT and DOUT, plus the handshake signals to the I/O processor. The state diagram is shown in Figure 4. The 16L8 PAL generates the seven MBUS control signals and the parity bit for these signals. It uses the AOUT and DOUT control signals to signify which phase is currently being run on the MBUS. The PAL equations are given in the appendix (see BTM_CONTROLLER and BTM_HANDSHAKE) and describe the detailed operation.

MUX — This block contains buffers and latches on the address and data buses of the I/O processor which allow them to be multiplexed onto one 32-bit bus on the MBUS, as shown in Figure 5. The buffers U5, U6, U7 and U21 are used to buffer the I/O processor’s 32-bit address bus to the MBUS address and data lines. The output enable of these buffers is controlled by the AOUT control signal produced by the Controller block. The latched buffers U8, U9, U10 and U11 are used to buffer the 16-bit data bus from the I/O processor and multiplex it onto the MBUS address and data lines. Since the I/O processor’s data bus is only 16 bits wide it is duplicated to produce a 32-bit bus on the MBUS side of the translator. During I/O processor read cycles the data on the MBUS side is valid only during rising MBUS clock edges. The latching capabilities of the 74FCT652 devices are used to sample the data on the clock edge and supply the appropriate 16 bits to the I/O processor. The PAL (U4) takes as input the internal DOUT signal produced by the Controller sub-block and uses this with the I/O processor’s read/write signal to derive control signals for the latches and output enables for the data buffers. The PAL equations are given in the appendix (see MUX_CONTROLLER). This PAL also produces a latch enable signal which is fed to the Parity Checker sub-block.

PARITY CHECKER — This optional sub-block performs the function of generating the four MBUS parity bits during all address phases and during data phases of MBUS write cycles. These parity bits are then driven out on the parity lines defined by MBUS. During the data phase of an MBUS read transaction this block samples the parity bits from the MBUS slave and again generates parity based on the data from the slave. It then compares the generated parity with the sampled values from the slave and signals any error to the Controller sub-block. The circuit diagram of this block is shown in Figure 6. To minimise the number of parity generator devices used in the design all the parity generation is done only on the multiplexed MBUS address and data lines. U12, U13, U14 and U15 are transparent latches which are used to sample the data during MBUS read cycle data phases. The outputs of these latches are fed into U16, U17, U18 and U19 parity generator devices to produce the four parity bits. These bits are then buffered through one half of U21 to the MBUS parity lines. The PAL (U20) generates the output enable signal for the U21 buffer to turn it on only during address phases and the data phases of MBUS write cycles. The latch (U22) is used to sample the four parity bits during an MBUS read and then feed these to the PAL. The comparison between the generated parity and the sampled parity is performed in the PAL and an error signal called P_Error is generated for any comparison that fails. This is used in the Controller sub-block to force an early termination of the bus transaction. The PAL equations for U20 are given in the appendix (see PARITY_CHECKER). In any systems where parity is not considered to be an important feature this Parity Checker sub-block can be omitted from the design and the P_Error input to the Controller sub-block would then be pulled high (to its negated state).
COMPONENTS LIST

<table>
<thead>
<tr>
<th>U1</th>
<th>PAL18P8</th>
<th>U12</th>
<th>74F373</th>
</tr>
</thead>
<tbody>
<tr>
<td>U2</td>
<td>PAL16L8</td>
<td>U13</td>
<td>74F373</td>
</tr>
<tr>
<td>U3</td>
<td>PAL16L6</td>
<td>U14</td>
<td>74F373</td>
</tr>
<tr>
<td>U4</td>
<td>PAL16L8</td>
<td>U15</td>
<td>74F373</td>
</tr>
<tr>
<td>U5</td>
<td>74F827</td>
<td>U16</td>
<td>74F280</td>
</tr>
<tr>
<td>U6</td>
<td>74F827</td>
<td>U17</td>
<td>74F280</td>
</tr>
<tr>
<td>U7</td>
<td>74F827</td>
<td>U18</td>
<td>74F280</td>
</tr>
<tr>
<td>U8</td>
<td>74FCT652</td>
<td>U19</td>
<td>74F280</td>
</tr>
<tr>
<td>U9</td>
<td>74FCT652</td>
<td>U20</td>
<td>PAL16L8</td>
</tr>
<tr>
<td>U10</td>
<td>74FCT652</td>
<td>U21</td>
<td>74F244</td>
</tr>
<tr>
<td>U11</td>
<td>74FCT652</td>
<td>U22</td>
<td>74F373</td>
</tr>
</tbody>
</table>

Figure 2. Schematic of ARBITER block
Figure 3. Schematic of CONTROLLER block

Figure 4. State diagram of CONTROLLER block
Figure 5. Schematic of MUX block
Figure 6. Schematic of PARITY CHECKER block.
This appendix contains the full source listings of the PAL equations used in this design. These source listings are shown in PALASM syntax as defined by AMD.

**U1 - 18P8B - BTM_ARBITER**

<table>
<thead>
<tr>
<th>PIN DEFINITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIN 1</td>
</tr>
<tr>
<td>PIN 8</td>
</tr>
<tr>
<td>PIN 9</td>
</tr>
<tr>
<td>PIN 11</td>
</tr>
<tr>
<td>PIN 12</td>
</tr>
<tr>
<td>PIN 13</td>
</tr>
<tr>
<td>PIN 14</td>
</tr>
<tr>
<td>PIN 15</td>
</tr>
<tr>
<td>PIN 16</td>
</tr>
<tr>
<td>PIN 17</td>
</tr>
<tr>
<td>PIN 18</td>
</tr>
</tbody>
</table>

; Internal Bus Tenure signal /TEN is used to enable main controller sub-block when the MBUS has gained control of the MBUS. Internal Transaction Complete signal /COM is generated by the controller sub-block to terminate a bus tenure.

; Boolean Equations

**EQUATIONS**

BB.TRST = VCC
BR=A31*/FC1*FC0*AS*/RETRY*/TEN*/COM*/BA*/BERR*/RST ; Generate Bus Request

BA.TRST = VCC
BA=BG*/BB*/RST+BA*/COM*/RETRY*/RST+BA*BLCK*/RETRY*/RST ; Generate Bus Acknowledge

TEN.TRST = VCC
TEN=BA*/COM*/RETRY*/RST ; Generate bus tenure once bus is obtained

**SIMULATION**
This PAL generates the 7-bit MBUS Control bus and the Parity bit for this control bus. It generates the control bus signals for three distinct phases, namely IDLE, ADDRESS and DATA. The tristate control for all the PAL outputs is connected to the internal Bus Tenure signal TEN generated by the Arbiter sub-block. The PAL output phase is determined by the state of two internal signals AOUT and DOUT which are generated by the BTM Handshake PAL.

PIN DEFINITIONS

<table>
<thead>
<tr>
<th>PIN</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>/AOUT</td>
</tr>
<tr>
<td>2</td>
<td>A0</td>
</tr>
<tr>
<td>3</td>
<td>A1</td>
</tr>
<tr>
<td>4</td>
<td>SIZE0</td>
</tr>
<tr>
<td>5</td>
<td>SIZE1</td>
</tr>
<tr>
<td>6</td>
<td>R_W</td>
</tr>
<tr>
<td>7</td>
<td>/DOUT</td>
</tr>
<tr>
<td>8</td>
<td>/RESET</td>
</tr>
<tr>
<td>9</td>
<td>/AS</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>/TEN</td>
</tr>
<tr>
<td>12</td>
<td>CP</td>
</tr>
<tr>
<td>13</td>
<td>C6</td>
</tr>
<tr>
<td>14</td>
<td>C5</td>
</tr>
<tr>
<td>15</td>
<td>C4</td>
</tr>
<tr>
<td>16</td>
<td>C3</td>
</tr>
<tr>
<td>17</td>
<td>C2</td>
</tr>
<tr>
<td>18</td>
<td>C1</td>
</tr>
<tr>
<td>19</td>
<td>C0</td>
</tr>
</tbody>
</table>

The internal signals AOUT and DOUT are generated by the BTM Handshake PAL and the internal TEN signal comes from the BTM Arbiter PAL.

Boolean Equations

EQUATIONS

C0.TRST = TEN  ; Enable output during MBUS Tenure
C0 = AOUT*DOUT*RESET  ; Only assert during Address Phase
C1.TRST = TEN  ; Enable output during MBUS Tenure
C1 = AOUT*DOUT*RESET  ; Shows LDT during Data Phase
C2.TRST = TEN  ; Enable output during MBUS Tenure
C2 = AOUT*DOUT*RESET  ; Assert as Read during Idle Phase
+AOUT*DOUT*R_W*RESET  ; Assert during Address Phase for Reads
+AOUT*DOUT*R_W*RESET  ; Assert during Data Phase for Reads
C3.TRST = TEN  ; Enable output during MBUS Tenure
C3 = AOUT*DOUT*AS*RESET*/A0*/A1*SIZE0*/SIZE1  ; Byte transfer Data Phase
+AOUT*DOUT*AS*RESET*/A0*/A1*SIZE0*/SIZE1  ; Word transfer Data Phase
+AOUT*DOUT*AS*RESET*/A0*/A1*SIZE0*/SIZE1  ; 3 Byte transfer Data Phase
+AOUT*DOUT*AS*RESET*/A0*/A1*SIZE0*/SIZE1  ; Long Word transfer Data Phase
C4.TRST = TEN 
C4 = /AOUT*DOUT*AS*/RESET*A0*/A1*SIZ0*/SIZ1 
+ /AOUT*DOUT*AS*/RESET*A0*/A1*SIZ0*/SIZ1 
+ /AOUT*DOUT*AS*/RESET*A0*/A1*SIZ0*/SIZ1 
+ /AOUT*DOUT*AS*/RESET*/A1*/SIZ0*/SIZ1

C5.TRST = TEN 
C5 = AOUT*/DOUT*AS*/RESET 
+ /AOUT*DOUT*AS*/RESET*A0*/A1*SIZ0*/SIZ1 
+ /AOUT*DOUT*AS*/RESET*A0*/A1*SIZ0*/SIZ1 
+ /AOUT*DOUT*AS*/RESET*/A0*/A1*SIZ0*/SIZ1

C6.TRST = TEN 
C6 = /AOUT*DOUT*AS*/RESET*A0*/A1*SIZ0*/SIZ1 
+ /AOUT*DOUT*AS*/RESET*A0*/A1*SIZ0*/SIZ1 
+ /AOUT*DOUT*AS*/RESET*/A0*/A1*SIZ0*/SIZ1

CP.TRST = TEN 
/CP = AOUT*/DOUT*/R.W 
+ /AOUT*DOUT*/R.W*SIZ0*/SIZ1 
+ /AOUT*DOUT*/R.W*SIZ0*/SIZ1 
+ /AOUT*DOUT*/R.W*SIZ0*/SIZ1

; Enable output during MBUS Tenure 
; Byte transfer Data Phase 
; Word transfer Data Phase 
; 3 Byte transfer Data Phase 
; Long Word transfer Data Phase

SIMULATION
This PAL generates the handshake signals to the IOP to terminate the IOP bus cycles. These include DSACK1 (16-bit port size), BERR and HALT.

It also generates the AOUT and DOUT signals to signify what state the MBUS is in and it generates a transaction complete COM signal which is used by the Arbiter to terminate bus tenure. The PAL operates as a state machine which is clocked by the main MBUS system clock and implements 3 distinct phases for MBUS:

- **IDLE PHASE**: AOUT negated and DOUT negated
- **ADDRESS PHASE**: AOUT asserted and DOUT negated
- **DATA PHASE**: AOUT negated and DOUT asserted

On gaining MBUS tenure the state machine shows an idle phase until the first rising clock edge when it moves into address phase. It will stay in this phase until an O.K. status is seen on the MBUS system status lines.

The machine then moves into Data phase and again waits for an O.K. before returning to Idle phase where it waits until MBUS tenure is relinquished.

**PIN DEFINITIONS**

- **PINS 1 2 3 4 5 6 7 8 9 10**
  - CLOCK /SS3 /SS2 /SS1 /SS0 /PE /RESET /AS /TEN GND
- **PINS 11 12 13 14 15 16 17 18 19 20**
  - /OE COM /HALT /AOUT /DOUT /BERR NC /DSACK1C /DSACK1 VCC

**PIN 1** = CLOCK = MBUS system clock
**PIN 2** = /SS3 = MBUS System Status line 3 (Error)
**PIN 3** = /SS2 = MBUS System Status line 2 (Retry)
**PIN 4** = /SS1 = MBUS System Status line 1 (Wait)
**PIN 5** = /SS0 = MBUS System Status line 0 (EOD)
**PIN 6** = /PE = Internal Parity Error Signal
**PIN 7** = /RESET = MBUS Reset Signal
**PIN 8** = /DS = Address Stroke from the IOP
**PIN 9** = /TEN = Bus Tenure Internal Signal
**PIN 10** = /OE = Active low output enable control
**PIN 11** = /COM = Internal Transaction Complete Signal
**PIN 12** = /HALT = HALT handshake to the IOP
**PIN 13** = /AOUT = Internal Signal showing Address phase
**PIN 14** = /DOUT = Internal Signal showing Data phase
**PIN 15** = /BERR = BERR handshake to the IOP
**PIN 16** = /DSACK1C = clocked version of DSACK1 to IOP
**PIN 17** = /DSACK1 = DSACK1 handshake to IOP (uses pin 18)

The internal PE signal is generated by the parity checker block and the internal bus tenure signal TEN is generated by the Arbiter block. The transaction complete signal COM is an output which is used by the Arbiter to terminate the MBUS tenure. The AOUT and DOUT signals are used to produce MBUS control signals C(6:0) and are used by the multiplexer block to control the information placed on the MBUS AD(31:0) lines.

For a normal bus cycle this PAL will generate a normal DSACK handshake to the IOP. A cycle which results in an error on the MBUS system status lines gives a BERR handshake to the IOP. A retry cycle forces a retry handshake by the assertion of HALT and BERR to the IOP, and MBUS tenure is terminated early. A detected Parity error during the data phase of an MBUS read cycle results in a Late Bus Error Handshake to the IOP following the normal DSACK termination.
Boolean Equations

EQUATIONS

HALT:= SS2*AS*/RESET ; Assert if RETRY is valid
+HALT*AS*/RESET ; HOLD till AS negates

DOUT:= AOUT*/DOUT*AS*/RESET*SEN
*/SS1*/SS2*/SS3*/P*E
+DOUT*AS*SS1*/RESET*SEN
; Change to Data Phase if
; no error detected
; Hold if WAIT detected

AOUT:= /AOUT*/DOUT*AS*/RESET*SEN*DSACK1
*/SS1*/SS2*/SS3*/P*E
+AOUT*AS*SS1*/RESET*SEN
; Enter Address Phase
; if no error detected
; Hold if WAIT detected

COM = /AS*/RESET*SEN
+SS3*/RESET*SEN
+SS2*/RESET*SEN
; Assert when IOE AS negates to terminate tenure
; Assert if ERROR asserted to terminate tenure
; Assert if RETRY asserted to terminate tenure

BERR := SS3*AS*/RESET*SEN
+SS2*AS*/RESET
+PE*AS*DSACK1*/RESET*SEN
+BERR*AS*/RESET
; Assert if ERROR detected
; Assert if RETRY detected
; Assert if Parity Error detected
; Hold till AS negates

DSACK1 = DSACK1C*AS*/BERR
; Assert DSACK after clock edge
; Negate when AS negates
; for BERR asserts

DSACK1C := /AOUT*DOUT*AS*/RESET*SEN
*/SS3*/SS2*/SS1
+DSACK1*AS*/RESET*SEN
; Assert at end of Data Phase
; if no errors or wait asserted
; Hold till AS negates

SIMULATION
This PAL generates the control signals required to operate 74FCT652 bus transceivers during the data phase of every MBUS cycle when the module has been granted MBUS tenure. These control signals consist of output enables for data flow in either direction, a signal which selects either real time or stored data and a signal which controls the data latches inside the 75FCT652 devices. In addition a second latch control signal is generated which is used by the Parity Checker block to hold data coming from an MBUS slave.

PIN DEFINITIONS

PINS 1 2 3 4 5 6 7 8 9 10
A1 /DOUT R_W CLK /DS NC NC NC NC NC

PINS 11 12 13 14 15 16 17 18 19 20
NC NC /GBA0 /GBA1 GAB SBA /LATCH CBA NC VCC

PIN 1 = A1 = Address line A1 from the IOP IOP_H A(1)
PIN 2 = /DOUT = Internal Signal Showing Data phase
PIN 3 = R_W = Read/Write line from the IOP IOP_H_RW
PIN 4 = CLK = MBUS System Clock MB_CLK
PIN 5 = /DS = Data Strobe from the IOP IOP_H_DS_N
PIN 11 = /GBA0 = Transceiver Enable B to A direction
PIN 12 = /GBA1 = Transceiver Enable B to A direction
PIN 13 = GAB = Transceiver Enable A to B direction
PIN 14 = SBA = Real time or Stored data Select for B to A
PIN 15 = /LATCH = Latch signal used by Parity Checker
PIN 16 = CBA = Use to latch data into internal latches

All of the above internal signals generated by the PAL are fed directly to the appropriate control inputs on the 74FCT652 devices.

Boolean Equations

EQUATIONS

GBA0.TRST = VCC ;Output always enabled
GBA0 = DOUT*R_W*A1*/GBA1*/GAB+GBA0+DS ;Hold till DS negates

GBA1.TRST = VCC ;Output always enabled
GBA1 = DOUT*R_W*/A1*/GBA0*/GAB+GAB+DS ;Hold till DS negates

GAB.TRST = VCC ;Output always enabled
GAB = DOUT*R_W*/GBA0*/GBA1 ;Assert for writes

/CBA = DOUT*R_W*/CLK ;Negate during read and low clock

SBA.TRST = VCC ;Output always enabled
/SBA = DOUT*R_W*/CLK ;Real time during read and low clock

LATCH.TRST = VCC ;Output always enabled
/LATCH = DOUT*R_W*/CLK +LATCH*CBA+DS ;Hold till DS negates

SIMULATION
This PAL is used to compare the four parity bits from the parity
generators with the four bits read from an MBUS slave and generates
a parity error if they do not agree. This check is only done on
the data phase of read cycles.

PIN DEFINITION

PIN 1 = /TEN = Bus Tenure Internal Signal
PIN 2 = /WAIT = MBUS System Status line 1 MB_SS_N(1)
PIN 3 = R_W = Read/Write line from the IOP IOP_H_RW
PIN 4 = GP3 = Generated parity bit 3
PIN 5 = GP2 = Generated parity bit 2
PIN 6 = GP1 = Generated parity bit 1
PIN 7 = GP0 = Generated parity bit 0
PIN 8 = LATCH = Internal latch control signal
PIN 9 = /DOUT = Internal signal showing address phase
PIN 11 = /OC = Output Control Signal for parity bits
PIN 13 = /PE = Internal Parity Error Signal
PIN 15 = LP0 = Latched read parity bit 0
PIN 16 = LP1 = Latched read parity bit 1
PIN 17 = LP2 = Latched read parity bit 2
PIN 18 = LP3 = Latched read parity bit 3

The internal output control signal OC is used to control a four-bit
tri-state buffer which allows the generated parity bits to be driven
out on the ADP bus during the data phase of write cycles. The internal
LATCH control signal is the signal used to latch the data and parity bits
during read cycles and is used by the PAL to enable the parity checking.
For a fault during parity checking the PAL generates the active low
Parity Error signal (PE) which is detected by the controller block and
a bus error is returned to the IOP.

Boolean Equations

EQUATIONS

OC.TRST = VCC  ;Output always enabled
OC = TEN*R_W  ;Valid for all write cycles
+TEN*R_W*OUT*/DOUT  ;or address phase of reads

PE.TRST = VCC  ;Output always enabled
PE = GP0*/LP0*R_W*/WAIT*/OC*/LATCH  ;Is GP0=LP0 during read
+GP1*/LP1*R_W*/WAIT*/OC*/LATCH  ;or GP1=LP1
+GP2*/LP2*R_W*/WAIT*/OC*/LATCH  ;or GP2=LP2
+GP3*/LP3*R_W*/WAIT*/OC*/LATCH  ;or GP3=LP3

SIMULATION