# MOSTEK 1980 <br> INDUSTRIAL PRODUCTS DATA BOOK 



INDUSTRIAL PRODUCTS DATA BOOK

Copyright © 1980 Mostek Corporation (All rights reserved)

## Trade Marks Registered ${ }^{\circledR}$

Mostek reserves the right to make changes in specifications at any time and without notice. The information furnished by Mostek in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Mostek for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Mostek.

The "PRELIMINARY" designation on a Mostek data sheet indicates that the product is not characterized. The specifications are subject to change, are based on design goals or preliminary part evaluation, and are not guaranteed. Mostek Corporation or an authorized sales representative should be consulted for current information before using this product. No responsibility is assumed by Mostek for its use; nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights, or trademarks of Mostek. Mostek reserves the right to make changes in specifications at any time and without notice.


4) Counter/Display Decoders


## TABLE OF CONTENTS

I - Table of Contents
Functional Index ..... I-i
Numerical Index ..... I-ii
II - General Information
Order Information ..... II-i
Package Description ..... II-iii
Introduction to Mostek ..... II-vii
U.S. and Canadian Sales Offices ..... II-ix
U.S. and Canadian Representatives ..... II-x
U.S. and Canadian Distributors ..... II-xi
International Marketing Offices ..... II-xiii
III - Frequency Generator
MK50240/1/2 Top Octave Frequency Generator ..... III-1
IV - Digital Alarm Clock
*MK50250 Series MOS Digital Alarm Clock ..... IV-1
V - Counter/Display Decoders
MK50395/6/7 Six Decade Counter/Display Decoder ..... V-1
MK50395/6/7 Application Note ..... V-7
MK50398/9 Six Decade Counter/Display Decoder ..... V-23
MK5002/5/7 Four-Digit Counter/Display Decoder ..... V-29
MK5002/7 Application Note ..... V-33
VI - Counter/Time Base Circuit
MK5009 Counter Time-Base Circuit ..... VI-1
MK5009 Application Note ..... VI-5
VII - A/D Converter/Analog Multiplexer
MK50808 Eight-Bit A/D Converter/8-Channel Analog Multiplexer ..... VII-1
MK50816 Eight-Bit A/D Converter/16-Channel/Analog Multiplexer ..... VII-9
*Not Recommended for New Design

## NUMERICAL INDEX

MK5002/5/7 Four-Digit Counter/Display Decoder ..... V-29
MK5002/7 Application Note ..... V-33
MK5009 Counter Time-Base Circuit ..... VI-1
MK5009 Counter Time-Base Circuit Application Note ..... VI-5
MK50240/1/2 Top Octave Frequency Generator ..... III-1
*MK50250 Series MOS Digital Alarm Clock ..... IV-1
MK50395/6/7 Six Decade Counter/Display Decoder ..... V-1
MK50395/6/7 Application Note ..... V-7
MK50398/9 Six Decade Counter/Display Decoder ..... V-23
MK50808 Eight-Bit A/D Converter/8-Channel Analog Multiplexer ..... VII-1
MK50816 Eight-Bit A/D Converter/16-Channel/Analog Multiplexer ..... VII-9
*Not Recommended For New Design


Prequency Cencrator


## ORDERING INFORMATION

Factory orders for parts described in this book should include a four-part number as explained below:
Example:


1. Dash Number
2. Package
3. Device Number
4. Mostek Prefix
5. Dash Number

One or two numerical characters defining specific device performance characteristic.
2. Package

P - Gold side-brazed ceramic DIP
J - CER-DIP
N - Epoxy DIP (Plastic)
K - Tin side-brazed ceramic DIP
T - Ceramic DIP with transparent lid
E - Ceramic leadless chip carrier
3. Device Number

1XXX or 1XXXX - Shift Register, ROM
$2 X X X$ or $2 X X X X$ - ROM, EPROM
3XXX or 3 XXXX - ROM, EPROM
38XX - Microcomputer Components
$4 X X X$ or $4 X X X X$ - RAM
$5 \times X X$ or $5 \times X X X$ - Counters, Telecommunication and Industrial
7XXX or 7XXXX - Microcomputer Systems
4. Mostek Prefix

MK-Standard Prefix
MKB-100\% 883B screening, with final electrical test at low, room and high-rated temperatures.

# MOSTEK. <br> INDUSTRIAL PRODUCTS Package Descriptions 

## Ceramic Dual-In-Line Package (P)

 16 Pin

## Ceramic Dual-In-Line Package (P)

24 Pin


Ceramic Dual-In-Line Package (P)
28 Pin


## Ceramic Dual-In-Line Package (P)

40 Pin

(ivf $\frac{1}{9}$




## TECHNOLOGY

From the beginning, Mostek has been recognized as an innovator. In 1970, Mostek developed the MK4006 1K dynamic RAM and the world's first single-chip calculator circuit, the MK6010. These technical breakthroughs proved the benefits of ionimplantation and cost-effectiveness of MOS. Now, Mostek represents one of the industry's most productive bases of MOS/LSI technology. Each innovation in memories, microcomputers and telecommunications - adds to that technological capability.

## QUALITY

The worth of a Mostek product is measured by its quality. How well it's designed, manufactured and tested. How well it works in your system.

In design, production and testing, our goal is meeting the spec every time. This goal requires a strict discipline, both from the company and from the individual. This discipline, coupled with a very personal pride, has driven Mostek to build in quality at every level, until every product we take to the market is as well-engineered as can be found in the industry.

## PRODUCTION CAPABILITY

Mostek's commitment to increasing
production capability has made us the world's largest manufacturer of dynamic RAMs. In 1979 we shipped 25 million 4K and 16 K dynamic RAMs. We built our first telecommunication tone dialer in 1974; since then, we've shipped over 5 million telecom circuits. The MK3870 single-chip microprocessor is also a large volume product with over two million in application around the world. To meet the demand for our products, production capability must be constantly increased. To accomplish this, Mostek has been in a constant process of expanding and refining our production capabilities.

## THE PRODUCTS

## Telecommunications and Industrial Products

Mostek has made a solid commitment to telecommunications with a new generation of products, such as Integrated Pulse Dialers, Tone Dialers, CODECs, monolithic filters, tone receivers, $A / D$ converters and counter time-base circuits.

Since 1974 over five million telecom circuits have been shipped, making Mostek the leading supplier of tone/pulse dialers and CODECs.

## Memory Products

Through innovations in both circuit

design, wafer processing and production, Mostek has become the industry's leading supplier of memory products.
An example of Mostek leadership is our new BYTEWYDE ${ }^{\text {™ }}$ family of static RAMs, ROMs, and EPROMs. All provide high performance, N words $\times 8$-bit organization and common pin configurations to allow easy system upgrades in density and performance. Another important product area is fast static RAMs. With major advances in technology, Mostek static RAMs now feature access times as low as 55 nanoseconds. With high density ROMs and PROMs, static RAMs, dynamic RAMs and pseudostatic RAMs, Mostek now offers one of industry's broadest and most versatile memory families.

## Microcomputer Components

Mostek's microcomputer components are designed for a wide range of applications.
Our Z80 family is the highest performance 8 -bit microcomputer available today. The MK3870 family is one of the industry's most popular 8-bit single-chip microcomputers, offering upgrade options in ROM, RAM, and $I / O$, all in the same socket. The MK3874 EPROM version supports and prototypes the entire family.

## Microcomputer Systems

Supporting the entire component product
line is the powerful MATRIX ${ }^{\top M}$ microcomputer development system, a Z80based, dual floppy-disk system that is used to develop and debug software and hardware for all Mostek microcomputers.

A software operating system, FLP-80DOS, speeds and eases the design cycle with powerful commands. BASIC, FORTRAN, and PASCAL are also available for use on the MATRIX.

Mostek's MD Series ${ }^{\text {TM }}$ features both standalone microcomputer boards and expandable microcomputer boards. The expandable boards are modularized by function, reducing system cost because the designer buys only the specific functional modules his system requires. All MDX boards are STD-Z80 BUS compatible.

The STD-Z80 BUS is a multi-sourced motherboard interconnect system designed to handle any MDX card in any card slot.

## Memory Systems

Taking full advantage of our leadership in memory components technology, Mostek Memory Systems offers a broad line of products, all with the performance and reliability to match our industry-standard circuits. Mostek Memory Systems offers add-in memory boards for popular DEC and Data General minicomputers.

Mostek also offers special purpose and custom memory boards for special applications.

## J.S. AND CANADIAN SALES OFFICES



こORPORATE HEADQUARTERS

## Mostek Corporation

1215 W. Crosby Rd
? O. Box 169
Zarroliton, Texas 75006

## IEGIONAL OFFICES

## Eastern U.S./Canada

Vostek
34 W. Putnam, 2nd Floo
Ireenwich, Conn. 06830 WX $710-579$-292

## Vortheast U.S.

Vostek
!9 Cummings Park, Suite \#426
Noburn, Mass. 01801
WX 710 -348

Mid-Atlantic U.S.
Mostek
East Gate Business Center
125 Gaither Drive, Suite D Mt. Laurel, New Jersey 08054 609/235-4112 TWX 710-897-0723
Southeast U.S.
Southea
Mostek
Exchange Bank Bidg.
1111 N. Westshore Blivd
Suite 414
Tampa, Florida 33607
Tampa, Florida
$813 / 876-1304$
TWX 810-876-4611
Central U.S.
Mostek
701 E. Irving Park Road
Suite 206
Roselle, III. 60172
312/529-3993
TWX 910-291-1207

North Central U.S.
Mostek
3125 Blue Circle Drive, Suite A
Minnetonka, Mn. 55343
612/935-4020
TWX 910-576-2802
South Central U.S.
Mostek
228 Byers Road
Miamisburg. Ohio 45342
513/866-3405
TWX 810-473-2976
Michigan
Michigan
Mostek
Mostek Pavillion Eas
29200 Vassar, Suite 520
Livonia, Mich. 48152
$313 / 478-1470$
TWX 810-242-2978

Southwest U.S.
Mostek
100 McEwen Road
Suite 237
Dallas, Texas 75234
214/386-9141
TWX 910-860-5437
Northern California
Norther Mostek
2025 Gate
San Jose, Calif. 95110
408/287-5081.
TWX 910-338-7338
Southern California
Souther
Mostek
17870 Skypark Circle
Suite 107
Irvine, Calif. 92714
714/549-0397
TWX 910-505-2513

Rocky Mountains
Mostek
8686 N.
8686 N. Central Ave.
Suite 126
Phoenix, Ariz. 85020
Phoenix, Ariz.
$602 / 997-7573$
TWX 910-957-4581
Northwest
Mostek
1107 North East 45th Street
Seattle, Wa. 98105
206/632-0245
TWX 910-444-4030

## U.S. AND CANADIAN REPRESENTATIVES

| ALABAMA <br> Beacon Elect. Assoc., Inc. 11309 S. Memorial Pkwy. <br> Suite G <br> Huntsville, AL 35803 <br> 205/881-5031 <br> TWX 810-726-2136 |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
| ARIZONA |  |
|  |  |
| 7336 E . Shoeman Lane |  |
|  |  |
| $\begin{aligned} & \text { Scottsdale, AZ } 85251 \\ & 602 / 994.4587 \end{aligned}$ |  |
| TWX 910-950-1283 |  |
| ARKANSAS <br> Beacon Elect. Assoc., Inc. P.O. Box 5382, Brady Station |  |
|  |  |
|  |  |
| Little Rock, AK 72215 <br> 501/224-5449 |  |
|  |  |
| TWX 910-722-7310 |  |
| CALIFORNIA |  |
| Harvey King, Inc.8124 Miramar Roa |  |
|  |  |
| San Diego, CA 92126$714 / 566-5252$ |  |
|  |  |
| TWX 910-335-1231 |  |
|  |  |
|  |  |
| Waugaman Associates 4800 Van Gordon |  |
| Wheat Ridge, CO 80033 |  |
|  |  |
| TWX 910-938-0750 |  |
| CONNECTICUT <br> New England Technical Sales |  |
|  |  |
| 240 Pomeroy Ave.Meriden, CTO6450 |  |
|  |  |
| $\begin{aligned} & \text { Meriden, CTO6450 } \\ & \text { 203/237-8827 } \end{aligned}$ |  |
| FLORIDA |  |
| Beacon Elect. Assoc., Inc.6842 N.W. 20th Ave. |  |
|  |  |
| Ft. Lauderdale, FL. 33309$305 / 971-7320$ |  |
|  |  |
| TWX 510-955-9834 |  |
| Beacon Elect. Assoc., Inc. |  |
| 235 Maitland Ave. <br> P. O. Box 1278 |  |
|  |  |
| Maitland, FL 32751 |  |
| 305/647.3498 |  |
| TWX 810-853-5038 |  |
|  |  |
| 316 Laurie |  |
| Melbourne, FL 32935$305 / 259.0648$ |  |
|  |  |
| $\begin{aligned} & 305 / 259-0648 \\ & \mathrm{TW} 510-950-7251 \end{aligned}$ |  |
|  |  |
| Beacon Elect. Assoc., Inc. 2280 U.S. Hwy 19 North |  |
| Suite 163 |  |
|  |  |
| Clearwater, FL 33515$813 / 725-4714$ |  |
|  | TWX 810-866-9739 |



| MARYLAND <br> Arbotek Associates 3600 St. Johns Lane Ellicott City. MD 21043 301/461-1323 TWX 710-862-1874 | OREGON <br> Northwest Marketing Assoc. <br> 9999 S.W. Wilshire St. <br> Suite 124 <br> Portland OR 97225 <br> 503/297-2581 <br> TELEX 36-0465 (AMAPORT PTL) | UTAH <br> Waugaman Associates 2520 S. State Street \#224 <br> Salt Lake City. UT 84115 801/467-4263 <br> TWX 910-925-4026 |
| :---: | :---: | :---: |
| MASSACHUSETTS <br> New England Technical Sales* <br> 135 Cambridge Street <br> Burlington, MA 01803 <br> 617/272-0434 <br> TWX 710-332-0435 | PENNSYLVANIA- <br> CMS Marketing <br> 121A Lorraine Avenue <br> P.O. Box 300 <br> Oreland, PA 19075 <br> 215/885-5106 | WASHINGTON <br> Northwest Marketing Assoc. <br> 12835 Bellevue-Redmond Rd. <br> Suite 203E <br> Bellevue. WA 98005 <br> 206/455-5846 |
| MICHIGAN <br> APJ Associates, Inc. 9880 E. Grand River Ave. Brighton, MI 48116 313/229-6550 TWX 810-242-1510 | TWX 510-665-0161 <br> TENNESSEE <br> Beacon Elect. Assoc., Inc. <br> 103 Sequeyan Dr. <br> Suite \#2 <br> Johnson City. TN 37681 | TWX 910-443-2445 <br> WISCONSIN <br> Carlson Electronic Sales Northbrook Executive Ctr. 10701 West North Ave. Suite 209 |
| MINNESOTA <br> Cahill, Schmitz \& Cahill, Inc. 315 N. Pierce | $\begin{aligned} & 615 / 282-2421 \\ & \mathrm{TW} \times 810-575-8555 \end{aligned}$ | Milwaukee, WI 53226 <br> 414/476-2790 <br> TWX 910-222-1819 |
| St. Paul, MN 55104 612/646-7217 <br> TWX 910-563-3737 | Rich Electronic Marketing 1128 Tusculum Blvd. Suite D <br> Greenville, TN 37743 | CANADA <br> Cantec Representatives Inc.* 1573 Laperriere Ave. |
| MISSOURI <br> Rush \& West Associates 481 Melanie Meadows Lane Ballwin, MO 63011 | TWX 810-576-4597 <br> TEXAS | Ottawa, Ontario <br> Canada K12 7T3 <br> 613/725-3704 <br> TWX 610-562-8967 |
| $314 / 394-7271$ <br> NEW JERSEY <br> Tritek Sales, Inc. <br> $21 E$ Euclid Ave. | Southern States Marketing, Inc. 14330 Midway Road, Suite 226 Dallas, Texas 75234 214/387-2489 TWX 910-860-5732 | Cantec Representatives Inc. 83 Galaxy Blvd., Unit 1A (Rexdale) <br> Toronto, Canada M9W 5X6 416/675-2460 |
| $\begin{aligned} & 609 / 429-1551 \\ & 215 / 627-0149 \text { (Philadelphia Line) } \\ & \text { TWX } 710.896-0881 \end{aligned}$ | Southern States Marketing, Inc. 9730 Town Park Drive, Suite 104 Houston, Texas 77036 713/988-0991 <br> TWX 910-881-1630 | TWX 610-492-2655 |
| NEW MEXICO <br> Waugaman Associates 9004 Menaul N.E. Suite 7 <br> P. O. Box 14894 Albuquerque. NM 87112 505/294-1437 |  |  |
| NORTH CAROLINA Beacon Elect. Assoc., Inc. 1207 West Bessemer Ave. Suite 112 <br> Greensboro, NC 27408 919/275-9997 <br> TWX 510-925-1119 |  |  |
| Beacon Elect. Assoc., Inc. 3901 Barrett Dr. 3rd Floor Raleigh, NC 27611 919/787-0330 |  |  |
| NEW YORK <br> ERA (Engrg. Rep. Assoc.) <br> One DuPont Street <br> Plainview, NY 11803 <br> 516/349-1190 <br> TWX 510-221-1849 |  |  |
| Precision Sales Corp. 5 Arbustus Ln., MR-97 Binghamton, NY 13901 607/648-3686 |  |  |
| Precision Sales Corp.* <br> 1 Commerce Blvd. <br> Liverpool. NY 13088 <br> 315/451-3480 <br> TWX 710-545-0250 |  |  |
| Precision Sales Corp. 3594 Monroe Avenue Rochester. NY 14534 716/381-2820 |  |  |
| OHIO <br> Rich Electronic Marketing 7221 Taytorsville Road Dayton, Ohio 45424 513/237-9422 TWX 810-459-1767 |  |  |
| Rich Electronic Marketing 141 E. Aurora Road Northfield, Ohio 44067 216/468-0583 TWX 810-427-9210 |  |  |

## U.S. AND CANADIAN DISTRIBUTORS



## U.S. AND CANADIAN DISTRIBUTORS



| UTAH | CANADA |
| :---: | :---: |
| Bell Industries | Prelco Electronics |
| 3639 W. 2150 South | 2767 Thames Gate Drive |
| Salt Lake City, UT 84120 | Mississauga, Ontario |
| 801/972-6969 | Torunto L4T 1G5 |
| TWX 910/925-5686 | 416/678-0401 |
| Kierulff Electronics | TWX 610/492-8974 |
| 3695 W. 1987 South St. | Preico Electronics |
| Salt Lake City, UT 84104 | 480 Port Royal St. W. |
| 801/973-6913 | Montreal 357 P.Q. H3L 2B9 514/389-8051 |
| WASHINGTON | TWX 610/421-3616 |
| Kierulff Electronics | Prelco Electronics |
| 1005 Andover Park East | 1770 Woodward Drive |
| Tukwila, WA 98188 | Ottowa, Ontario K2C OP8 |
| 206/575-4420 | 613/226-3491 |
| TWX 910/444-2034 | Telex 05-34301 |
| Wyle Distribution Group | R.A.E. Industrial |
| 1750 132nd Avenue N.E. | 3455 Gardner Court |
| Bellevue, Washington 98005 | Burnaby, B.C. V5G $4 \mathrm{J7}$ |
| 206/453-8300 | 604/291-8866 |
| TWX 910/443-2526 | TWX 610/929-3065 |
|  | Zentronics |
| WISCONSIN | 141 Catherine Street |
| Arrow Electronics | Ottawa, Ontario |
| 434 Rawson Avenue | K2P 103 |
| Oak Creek, W1 53154 | 613/238-6411 |
| 414/764-6600 | Telex 05-33636 |
| TWX 910/262-1193 | Zentronics |
| Kierulff Electronics | 1355 Meyerside Drive |
| 2212 E . Moreland Blvd. | Mississauga, Ontario |
| Waukesha, W 53186 | (Toronto) L5T 1C9 |
| 414/784-8160 | 416/676-9000 |
| TWX 910/262-3653 | Telex 06-983657 |
|  | Zentronics <br> 5010 Rue Pare Montreal, Quebec M4P 1P3 <br> 514/735-5361 <br> Telex 05-827535 |
|  | Zentronics 590 Berry Street St. James, Manitoba (Winnipeg) R2H OR4 204/775-8661 |
|  | Zentronics |
|  | 480A Dutton Drive |
|  | Waterloo, Ontario |
|  | N21 4C6 |
|  | 519/884-5700 |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## INTERNATIONAL MARKETING OFFICES

| EUROPEAN HEAD OFFICE | GERMANY | Mostek GmbH | JAPAN | UNITED KINGDOM |
| :---: | :---: | :---: | :---: | :---: |
| Mostek Internationa! | Mostek GmbH | Zaunkoenlgstrasse 18 | Sanyo Bldg 3F | Mostek U.K. Lid. |
| 150 Chaussee de la Hulpe | Talstrasse 172 | D. 8021 Ottobrunn | 1-2.7 Kita-Aoyama | Masons House. |
| B-1170 Brussels | 7024 Filderstadt 1 | (49) 896091017.19 | Minato-Ku. Tokyo 107 | 1-3 Valley Drive. |
| Belgium | (Bernhausen) | Telex-841 5216516 MKMU D | (81) 34047261 | Kingsbury Road. |
| (32) 26606924 | (49) 711701045 |  | -Telex 78123686 J23686 MOSJAOY | London, NW9 |
| Telex-84662011 MKBRU B | Telex - 8417255792 MKD | Italy |  | (44) 12049322 |
|  |  | Mostek Italia S.P.A. | SWEDEN | Telex - 85125940 MOSTEK G |
| FRANCE | Mostek GmbH | Via G. da Procida, 10 | Mostek Scandinavia AB |  |
| Mostek France S.A.R.L. | Friedlandstrasse 1 | 1-20149 Milano | Magnusvagen 1 |  |
| 30. Rue de Morvan | 2085 Quickborn/Hamburg | (39) 23185337 or | S. 17531 Jarfalla |  |
| Silic 505 | (49) 40 41062077/2078 | 3492696 | (46) 758-343-38 |  |
| 94623 Rungis Cedex | Telex-841 1213685 MKHA D | Telex - 843333601 MOSTEK I | Telex-854 12997 MOSTEK S |  |
| (33) 16873414 |  |  |  |  |

## INTERNATIONAL SALES REPRESENTATIVES/DISTRIBUTORS

## ARGENTINA

Rayo Electronics S.R.L.
Belgrano 990. Pisos 6y2
1092 Buenos Aires
(38)-1779, 37-9
Telex-122153

## AUSTRALIA

Amtron Tyree Piy.Lid.
176 Botany Stree
Waterloo. N.S.W. 2017
(61) $69 \cdot 89.666$

## austala

ransistor-Vertriebs GmbH
Auhofstrasse 41 A
A- 1130 Vienna
(43) 222.829.45.12

BRASIL
Cosele. Ltd
Rua da Consolacao. 867
Conj. 31
1301 Sao Paulo
55) 11-257.35.35/258.43.25

Telex - 1130869

## BELGIUN <br> Sotronic

14. Rue Pere de Deken

B-1040 Brussels
Telex-25141
DENMARK
Semicap APS
Gammel Kongevej 184.5
DK-1850 Copenhagen
45) 1-22.15.10

Telex-15987
FINLAND
S.W. Instruments

KF 00550 H
55005 73.02.65 55
358)-0.73.82.65

Telex - 122411

| FRANCE <br> E.P. <br> 4. Rue Barthelemy <br> F-92120 Montrouge <br> (33) 1-735.33.20 <br> Telex - 204534 |  |
| :---: | :---: |
| SCAIB |  |
| 80. Rue d'Arcuil |  |
|  | LIC 137 |
| F-94150 Rungis Cedex (33) 1-687.23.12 |  |
| Telex-204674 |  |
| GERMANY <br> Neve Enatechnik GmbH |  |
|  |  |
| Schillerstrasse 14 |  |
| D. 2085 Quickborn |  |
|  |  |
| Telex-213.590 |  |
| Dr Dohrenberg ${ }^{\text {Bayreuther Strasse } 3}$ |  |
| Bayreuther Strasse 3 |  |
|  | D. 1 Berlin 30 |
| (49) 30-213.80.43 |  |
| Telex - 184860 |  |
| Raffel-Electronic Gmb |  |
| Lochnerstrasse 1 |  |
| D. 4030 Ratingen |  |
| (49) 2102-280.24 |  |
| Telex - 8585180 |  |
| Siegfried Ecker |  |
| Konigsberger Strasse 2 |  |
| D.6120 Michelstadt49) $6061-2233$ |  |
|  |  |
| Telex-4191630 |  |
| Matronic GmbH |  |
| Lichtenberger Weg 3 |  |
| D-7400 Tubingen <br> (49) 7071-24.43.31 |  |
|  |  |
| Telex - 726.28.79 |  |
| Dema-Electronic Gmb |  |
| Blutenstrasse 21 |  |
| D.8 Munchen 40 |  |
| (49) 89-288018 |  |
|  | Telex - 28345 |

## HONG KONG

Cet Limited
1402 Tung Wah Mansion 199-203 Hennessy Road Wanchai. Hong Kong (5).72.93.76

Telex-85148

## ISRAEL

Telsys Limited
54 Jabotinsky Road
Ramat-Gan 52462
(972) 73.98 .65
72.23 .62
relex-32392
italy
Comprel S.r.L.
Viale Romagna, 1
1-20092 Ciniselio Balsamo
(39) 2-928.08.09/928.03.45

Telex-332484

## JAPAN

Systems Marketing. Inc
4th Floor, Shindo Bldg.
3-12-5 Uchikanda.
Chiyoda-Ku.
Tokyo. 100
(81) 3-254.27.51

Telex-25761
Teijin Advanced Products Corp
1-1 Uchisaiwai-Cho
2-Chome Chiyoda-Ku
Tokyo. 100
(81) 3-506.46.73

Telex-23548

## KOREA

Vine Overseas Trading Corp
Room 303-Tae Sung Bldg.
199-1 Jangsa-Dong
Jongro-Ku
Seoul
(26)-1663, 25-9875
telex-24154

TH. NETHERLANDS
Nijkerk Elektronika BV
Drentestraat 7
1083 HK Amsterdam
(020.) 428. 933

Telex-11625
NEW ZEALAND
E.C.S. Div. of Airspares
P.O. Box 1048

Airport Palmerston North (77). 047

Telex-3766
NORWAY
Hefro Tekniska A/S
Postboks 6596
Rodelkka
Oslo 5
(47) 2-38.02.86

Telex-16205
SOUTH AFRICA
Radiakom
P.O. Box 56310

Pinegowrie
2123.

Transvaal
789-1400
Telex - 8-0838 SA
SWEDEN
Interelko AB
Strandbergsg. 47
S. 11251 Stockholm
(46)8-13.21.60

## SPAIN

Comelta S.A.
Comelta S.A.
Cia Electronica Tecnicas Aplicadas YUGOSLAVIA
Consejo de Ciento, 204 Chemcolor
Entlo 3A.
Barcelona 11
(34) $3-254.66 .07 / 08$
(34) 3-254.66.07
Tetex-51934

SWITZERLAND
Memotec AG
CH-4932 Lotzwil
(41) 63-28.11.2
Telex-68636
Tele 686

TAIWAN
Dynamar Taiwan Limited
P.O. Box 67.445

2nd Floor. No. 14, Lane 164
Sung-Chiang Road
Taipei
5418251
Telex - 11064
UNITED KINGDOM
Celdis Limited
37-39 Loverock Road
Reading
Reading
Berks RG 31 ED
(44) 734-58.51.71

Telex - 848370
Distronic Limited
50-51 Burnt Mill
Elizabeth Way
Harlow
Essex CM 202 HU
(44) $279 \cdot 32.497 / 39.701$
Telex - 81387

Telex-81387
A.M. Lock Co., Ltd.

Neville Street.
Chadderton.
Oldham. Lancashire
(44) 61 -652.04.31

Telex-66997t
Pronto Electronic Systems Ltd
645 High Road.
Seven Kings.
iford.
Essex IG 38 RA
(44) 1-599.30.4

Chemcolor
nozemma Zastupstva
Proleterskih brigada 37-a
41001 Zagreb
(41)-513.911
Telex- 21236


Dightal Alamm Clock


## TOP OCTAVEFREQUENCY GENERATOR <br> MK50240/1/2

## FEATURES

## - Single Power Supply

$\square$ Broad Supply-Voltage Operating Range
$\square$ Low Power Dissipation
$\square$ High Output-Drive Capability
■ MK 50240-50\% Output Duty Cycle MK 50241 - 30\% Output Duty Cycle MK 50242-50\% Output Duty Cycle

## DESCRIPTION

The MK 50240 is one of a family of ion-implanted, P channel MOS synchronous frequency dividers.

Each output frequency is related to the others by a multiple $12 \sqrt{2}$ providing a full octave plus one note on the equal-tempered scale.

Low threshold-voltage enhancement-mode, as well as depletion-mode devices, are fabricated on the same chip allowing the MK 50240 family to operate from a single, wide-tolerance supply. Depletion-mode technology also allows the entire circuit to operate on less than 600 mW of power. The circuits are packaged in 16-pin dual-in-line packages.

RFI emanation and feed-through is minimized by placing the input clock between the VDD and Vss pins. Internally, the layout of the chip isolates the output buffer circuitry from the divisor circuit clock lines. Also, the output buffers limit the minimum rise-time under no load conditions to reduce the RF harmonic content of each output signal.

## PIN CONNECTIONS



III-1

## ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V SS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to -20 V
Operating Temperature (Ambient) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$
Storage Temperature (Ambient) $-40^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$

RECOMMENDED OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leqslant \mathrm{T} A \leqslant 50^{\circ} \mathrm{C}\right.$ )

| PARAMETER | MIN | TYP | MAX | UNITS | FIGURE |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $V_{\text {sS }}$ | Supply Voltage | 0 |  | 0 | $V$ |  |
| $V_{\text {DD }}$ | Supply Voltage | -11.0 | -15.0 | -16.0 |  |  |

## ELECTRICAL CHARACTERISTICS

$10^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 50^{\circ} \mathrm{C}$; $\mathrm{V}_{S S}=0, \mathrm{~V}_{\mathrm{DD}}=-11$ to -16 V unless otherwise specified)

| PARAMETER | MIN | TYP | MAX | UNITS | FIGURE |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Clock, Low | 0 |  | -1.0 | V | FIG. 1 |
| $\mathrm{~V}_{\text {IH }}$ | Input Clock, High | $\mathrm{V}_{\mathrm{DD}}+1.0$ |  | $\mathrm{~V}_{\mathrm{DD}}$ | V |  |
| $\mathrm{f}_{\mathrm{I}}$ | Input Clock Frequency | 100 | 2000.240 | 2500 | kHz |  |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | $\begin{array}{l}\text { Input Clock } \\ \text { Rise \& Fall Times } \\ \text { 10\% to 90\% @ }\end{array} 2.5 \mathrm{MHz}$ |  |  |  |  |  |$]$

INPUT CLOCK WAVEFORM


Figure 1

OUTPUT SIGNAL D. C. LOADING


Figure 2


Figure 3


# MOSTEK 

## FEATURES

$\square$ Single-Voltage Power Supply
$\square$ Intensity Control

- Simple Time Setting
$\square$ 4-or 6-Digit Display
$\square$ AM/PM and Activity Indicator
$\square$ Selectable Input Frequency and Output Mode
MK 50250 - $12 \mathrm{hr} / 60 \mathrm{~Hz}$ or $24 \mathrm{hr} / 50 \mathrm{~Hz}$
MK $50253-12 \mathrm{hr} / 50 \mathrm{~Hz}$ or $24 \mathrm{hr} / 50 \mathrm{~Hz}$ MK 50254-12 hr/60Hz or $24 \mathrm{hr} / 60 \mathrm{~Hz}$


## DESCRIPTION

The MK50250 is a versatile MOS/LSI clock circuit manufactured by Mostek using its depletion-mode, ion implantation process and P-channel technology. The circuit can be used to construct a digital alarm clock with the addition of only a simple power supply, display, and standard interfacing components. (See Typical Circuit Configuration). The circuit is compatible with 4- or 6digit seven-segment multiplexed displays. An AM/PM and circuit activity signal is generated by the chip. The alarm operates in a 24 -hour mode, which allows the alarm to be disabled and immediately reenabled to activate 24 hours later. The snooze inhibits an activated alarm for 10 minutes.


PIN CONNECTIONS


FUNCTIONAL DIAGRAM


NOT RECOMMENDED FOR NEW DESIGN

## ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE

Voltage on any pin relative to VSS +0.3 to -18.0 V

Output-Voltage Breakdown on any output relative to $\mathrm{V}_{\text {Ss }} \ldots \ldots .$.
Operating Free-Air Temperature Range. .$^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$
Storage Temperature Range $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$

RECOMMENDED OPERATING CONDITIONS $\left(0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 55^{\circ} \mathrm{C}\right)$

| PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage $V_{D D}$ <br> Relative to $V_{S s}$ | -18.0 | -9.0 | volts | 9 |
| Input Logic Levels <br> " 1 "' Logic Level <br> " 0 " Logic Level | $V_{\text {ss }}-0.3$ | $V_{\text {ss }}+0.3$ | volts <br> volts | 1,2 |

ELECTRICAL CHARACTERISTICS ( $9 \mathrm{~V} \leqslant \mathrm{~V}_{\text {Ss }}-\mathrm{V}_{D D} \leqslant 18 \mathrm{~V}, 0{ }^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 55^{\circ} \mathrm{C}$ )

| PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: |
| Output Current $\begin{aligned} & S_{A}-S_{1 "} G_{0} D_{6}-D_{1}, A M / P M \\ & \text { " } 0 \text { " Logic Lovic Level } \end{aligned}$ | 0.5 |  | mA | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ |
| Alarm Output Current "1" Logic Level <br> " 0 " Logic Level | $\begin{array}{r} 0.5 \\ -5.0 \end{array}$ |  | $m_{\mu A}^{m A}$ | 3 5 |
| Supply Current, I DD |  | 10 | mA | 8 |
| Input Current <br> Tens Min Set, Hours Set <br> Hours/Hz Select <br> Alarm Enable,Snooze <br> $50 / 60 \mathrm{~Hz}$ Input, Display Enable | $\begin{array}{r} 50 \\ 5 \\ 5 \\ -15 \end{array}$ | $\begin{array}{r} 1000 \\ 100 \\ 100 \\ -200 \end{array}$ | $\mu A$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | 6 7 |

Notes: 1. $50 / 60 \mathrm{~Hz}$ Input has 3 volts of hysteresis for noise protection
2. "Display Mode" and "Intensity" are three-state inputs which will self-seek third state if left open. will self-seek third state if left open.
3. Output voltage equal to $\mathrm{V}_{\mathrm{SS}} \mathbf{- 2 . 0}$ volts.
4. Open-drain output.
5. Output voltage equal to VDD +4.0 volts.
6. For power-up clear, capacitance to Vss must not exceed 20pF 7. Pull-up device provided on $50 / 60 \mathrm{~Hz}$ input.
8. Outputs open.
9. Pins 16 and 20 may be tied to $V_{S S}$ or left floating.

The MK 50250 requires a single power supply with a voltage range from $9 \mathrm{~V} \leqslant \mathrm{~V}_{\text {ss }}-\mathrm{V}_{\text {Do }} \leqslant 18$.


A Three-State Input is one of the features which MOSTEK has employed on the MK 50250 to reduce system expense and simplify operation for the consumer. By switching Display Mode to one of three possible states the mode of operation is as follows:

| Display Mode Input | Mode |
| :---: | :--- |
| $V_{\text {ss }}$ | Alarm Set |
| Open | Real Time |
| $V_{\text {oD }}$ | Count Inhibit |

When in the Alarm Set mode, the alarm time is displayed and may be altered using the time set procedure (see setting). In the Real Time mode, the real time is displayed and may also be altered using the same procedure. Count inhibit halts the counting of the clock. The display shows the halted time and may be altered by the time set procedure.
The display outputs of the MK 50250 require the use of seven-segment displays which can be multiplexed. The scanning oscillator is completely internal and requires no external components. As can be seen in the timing diagram, each digit is on $14.29 \%$ of the time required to scan all 6 possible digits when the intensity mode switch is on bright.


NOTES:
. Display scans digit 1 (unit secs) to digit 6 (tens hr.)
2. Segment polarity is programmable.

The Intensity Control Input provides the following degrees of display intensity:

| Intensity Control_Input | Mode | Duty Cycle |
| :---: | :---: | :---: |
| $\mathrm{V}_{\text {ss }}$ | Bright | $14.29 \%$ |
| Open | Medium | $7.20 \%$ |
| $\mathrm{~V}_{\text {DD }}$ | Dim | $2.60 \%$ |

The intensity can be controlled either manually or automatically (see "Automatic Intensity Control" diagram).
The display can be blanked by connecting the Display Enable input to Vod. Leaving this pin open allows internal pull-up to Vss which enables the display. This feature allows the display to be time shared with other information.

When power is initially applied, both real time and alarm time will be at 12:00:00 midnight in the 12 hr . mode and 00:00:00 in the 24 hr . mode. Time keeping begins when Hrs. Set and Tens Min. set are simultaneously taken to Vss. The units minutes digit can be advanced at a 2 Hz rate by connecting both the Hours Set pin and the Tens Minute Set pin to Vss. This also resets seconds to zero. The Tens Minute digit will advance at a 2 Hz rate when the Tens Minute Set pin is connected to Vss. The hours digit will be advanced by connecting the Hr . Set pin to Vss. The carry from one digit to the next more significant digit does not occur so setting should be performed from the least significant digit to the most significant. Both pins have internal pull-down resistors and can either be left open or tied to VoD when not being used.

The chip can be used with either a 4- or 6-digit display. If digits $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$ are not used to display seconds and tens of seconds, the user is unable to tell if the circuit is active until the minutes digit changes. In order to more quickly determine clock activity, a colon or other indicator can be flashed at a 1 Hz rate by connecting D1 to Vss. D2 can then be used to drive the colon or activity indicator. The D2 output used in this mode occurs during D4 and D5 time so that the decimal point for digits $D_{4}$ and $D_{5}$ can be used as a colon.
OPTIONAL ACTIVITY INDICATOR AND TIMING


The AM/PM output operates with an $85 \%$ duty cycle at full intensity and conducts to $\mathrm{V}_{\text {Ss }}$ for PM indication.

If a "brown out" occurs, the AM/PM indicator will flash at a 1 Hz rate to signify an incorrect display time. This low power indication continues until proper power is restored and the clock is reset.
The Hours $/ \mathrm{Hz}$ Select input is provided with an internal pulldown resistor to VDD. The options available are as follows:

| Part | Hours/Hz | Mode |
| :---: | :---: | :---: |
| 50250 | $\begin{gathered} \overline{\text { Open or V }}_{\text {VD }} \\ V_{S S} \end{gathered}$ | $\begin{aligned} & 60 \overline{\mathrm{~Hz}-12} \mathrm{Hrs.} . \\ & 50 \mathrm{~Hz}-24 \mathrm{Hrs} \end{aligned}$ |
| 50253 | Open or V ${ }_{\text {DD }}$ | $50 \mathrm{~Hz}-12 \mathrm{Hrs}$. |
|  | VSS | $50 \mathrm{~Hz}-24 \mathrm{Hrs}$. |
| 50254 | Open or VDD | 60 Hz - 12 Hrs . |
|  | VSS | 60 Hz - 24 Hrs. |

The Alarm Enable pin enables the alarm when connected to Vss. If it is left open, it will disable the alarm due to an internal pull-down resistor to VDD. When alarm occurs it may be disabled and immediately re-enabled and will activate 24 hours later at the alarm time. The output tone will be in the range of $400-600 \mathrm{~Hz}$, and has a $1 / 6$ duty cycle which conducts to Vss $50 \%$ of the time at a 1 Hz rate.

The Snooze feature will temporarily turn off an activated alarm signal to allow an additional 10 minutes sleep. Momentarily connecting snooze to Vss will activate the snooze. If left open, an internal pulldown resistor to VDD will maintain the snooze feature inoperative.

## ALARM OUTPUT



## AUTOMATIC INTENSITY CONTROL





Coneral
mormation


## MOSTEK

## FEATURES

$\square \quad$ Single power supply
ㅁ Schmitt Trigger on the count input
$\square \quad$ Six decades of synchronous up/down counting
ㅁ Look-ahead carry or borrow
$\square \quad$ Loadable counter
ㅁ Loadable compare register with comparator output
$\square$ Multiplexed BCD and seven-segment outputs
[ Internal scan oscillator

- Direct LED segment drive
$\square \quad$ Interfaces directly with CMOS logic
$\square \quad$ Leading zero blanking
ㅁ MK 50396 programmed to count time: 99 hrs. 59 min .59 sec.
- MK 50397 programmed to count time: $59 \mathrm{~min} .59 \mathrm{sec} .99 / 100 \mathrm{sec}$.


## DESCRIPTION

The MK 50395 is an ion-implanted, P-channel MOS six-decade synchronous up/down counter/display driver with compare register and storage latches. The counter as well as the register can be loaded digit-by-digit with BCD data. The counter has an asynchronous-clear function.

Scanning is controlled by the scan oscillator input which is self-oscillating or can be driven by an external signal. The six-decade register is constantly compared to the state of the six-decade counter and when both the register and the counter have the same content, an EQUAL signal is generated. The contents of the counter can be transferred into the 6-digit latch which is then multiplexed from MSD to LSD in BCD and 7 -segment format to the output. The seven-segment decoder incorporates a leading-zero blanking circuit which can be disabled by an external signal. This device is intended to interface directly with the standard CMOS logic families.

The MK 50396 and MK 50397 operate identically to the MK 50395 except that two digits in each were reprogrammed to provide divide by six circuitry instead of divide by ten. The MK 50396 is well suited for industrial timer applications while the MK 50397 is best suited for stop watch or realtime computer clock applications.


## OPERATIONS:

## SIX-DECADE COUNTER, LATCH

The six-decade counter is synchronously incremented or decremented on the positive edge of the count input signal. A Schmitt trigger on this input provides hysteresis for protection against both a noisy environment and double triggering due to a slow rising edge at the count input.
The count inhibit can be changed in coincidence with the positive transition of the count input; the count input is inhibited when the count inhibit is high.
The counter will increment when the up/down input is high (Vss) and will decrement when the up/down input is low. The up/down input can be changed $0.75 \mu \mathrm{~s}$ prior to the positive transition of the count input.
The clear input is asynchronous and will reset all decades to zero when brought high but does not affect the six-digit latch or the scan counter.
As long as the store input is low, data is continuously transferred from the counter to the display. Data in the counter will be latched and displayed when the store input is high. Store can be changed in coincidence with the positive transition of the count input.

The counter is loaded digit-by-digit corresponding to the digit strobe outputs. BCD thumb wheel switches with four diodes per decade connected between the digit strobe outputs and the BCD inputs is one method to supply BCD data for loading the counter decades.
The load counter pulse must be at Vss 2 microseconds prior to the positive transition of the digit strobe of the digit to be loaded. The load counter pulse may be removed after the positive transition of the digit strobe since the chip internally latches this signal. The BCD data to be loaded must be valid through the negative transition of the digit strobe.

## INPUTS, OUTPUTS

The seven segment outputs are open drain and capable of sourcing 10 mA average current per segment over one digit cycle. Segments are on when at Vss. The Carry, Equal, Zero, BCD and digit strobe outputs are push-pull and are on when at Vss. All inputs except Counter BCD, Register BCD, and SCAN inputs are high-impedance CMOS compatible.

Three basic outputs originate from the counter: Zero output, Equal output, and Carry output. Each output goes high on the positive- (Vss) going edge of the count input under the following conditions:
The Zero output goes high for one count period when all decades contain zero. During a load counter operation the zero output is inhibited.
The Equal output goes high for one count period when the contents of the counter and compare register are equal. The equal output is inhibited by a load counter or load register operation, which lasts until the next interdigit blanking period following a negative transition of Load Counter or Load Register.

The Carry output goes high with the leading edge of the count input at the count of 000000 when counting up or at 999999* when counting down and goes low with the negative going edge of the same count input.

A count frequency of 1 MHz can be achieved if the Equal output, Zero output and Carry output are not used. These outputs do not respond at this frequency due to their output delay, as illustrated on the timing diagram, Figure 3.

## SIX-DECADE COMPARE REGISTER

The register is loaded identically as described in the load counter paragraph. The register may be loaded independently of the counter. However, the Clear input will not remove the register contents. Contents of the register are not displayed by the BCD or seven-segment outputs.

## BCD \& SEVEN-SEGMENT OUTPUTS

BCD or seven-segment outputs are available. Digit strobes are decoded internally by a divide-by-six Johnson counter. This counter scans from MSD to LSD. By bringing the SET input low, this counter will be forced to the MSD decade count. During this time, the segment outputs are blanked to protect against display burn out.
BCD outputs are valid for MSD when SET is low. Applying Vss to SET allows normal scan to resume. Digit 6 output is active (Vss) until the next scan clock pulse brings up the digit 5 output.
The segment outputs and digit strobes are blanked during the interdigit blanking time. Leading zero blanking affects only the segment outputs. This option is disabled by bringing the LZB input high. Typically, the interdigit blanking time is 5 to 25 microseconds when using the internal scan oscillator.
$B C D$ output data changes at the beginning of the interdigit blanking time. Therefore, the BCD output data is valid when the positive transition of a digit output occurs.

## SCAN OSCILLATOR

The MK 50395 has an internal scan oscillator. The frequency of the scan oscillator is determined by an external capacitor between Vss or Vod and the scan input. The wave form present on the scan oscillator input is triangular in the self-oscillate mode.

An external oscillator may also be used to drive the scan input.
In the internal drive mode, the interdigit blanking time will be the sum of the negative dwell period of the external oscillator and the normal selfoscillate blanking time (5 $\rightarrow 25 \mu \mathrm{sec}$ ). Display brightness can be controlled by the duty cycle of the external scan oscillator.

| Typically, the scan oscillator will oscillate at the <br> following frequencies with these nominal <br> capacitor values from Vss to the Scan input: | Min | Max |
| :--- | :--- | :--- |

FUNCTIONAL DIAGRAM FIGURE 2


## ABSOLUTE MAXIMUM RATINGS

Voltage on Any Terminal Relative to $\mathrm{V}_{\text {ss. }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . ${ }^{0} 0.3 \mathrm{~V}$ to -20 V
Operating Temperature Range (Ambient). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range (Ambient).
$-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$
MAXIMUM OPERATING CONDITIONS

|  | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\mathrm{sS}}$ | Supply Voltage $\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}\right)$ | 10 | 15 | V |  |
| $\mathrm{I}_{\mathrm{ss}}$ | Supply Current |  | 30 | mA | 1 |
| $\mathrm{~B}_{\mathrm{V}}$ | Break-Down Voltage <br> $($ Segment only @ 10 $\mu \mathrm{A})$ |  | $\mathrm{V}_{\mathrm{SS}}-26$ | V |  |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation |  | 670 | mW | 2 |

ELECTRICAL CHARACTERISTICS
(VDD $=0 \mathrm{~V}, \mathrm{Vss}=+10.0 \mathrm{~V}$ to $+15.0 \mathrm{~V}, 0^{\circ} \mathrm{C} \leqslant \mathrm{TA} \leqslant 70^{\circ} \mathrm{C}$ )
Static Operating Conditions

|  | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Input Low Voltage, "0" | $V_{D D}$ | 20\% of Vss | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage, "1" | $\mathrm{V}_{\mathrm{ss}-1}$ | $\mathrm{V}_{\text {ss }}$ | V | 3 |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage " 0 " @ $30 \mu \mathrm{~A}$ |  | 20\% of Vss | V | 4 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage " 1 " @ 1.5 mA | 80\% of Vss |  | V | 4 |
| 1 он | Output Current " 1 " <br> digit strobes segment outputs | $\begin{array}{r} 3.0 \\ 10.0 \end{array}$ |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \end{gathered}$ | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ |
| 1 scan | Scan Input Pullup Current @ OV |  | 5.5 | mA |  |
| 1 scan | Scan Input Pulldown Current @ 15V | 2 | 40 | $\mu \mathrm{A}$ |  |
| 1 SET | SET Input Pullup Current @ OV | 5 | 60 | $\mu \mathrm{A}$ |  |

## NOTES:

1. Iss with inputs and outputs open at $0^{\circ} \mathrm{C} 28 \mathrm{~mA}$ at $25^{\circ} \mathrm{C}$ and 25 mA at $70^{\circ} \mathrm{C}$. This does not include segment current.

Total power per segment must be limited so as not to exceed power dissipation of package. ( $\theta j \mathrm{~J} A=100^{\circ} \mathrm{C} /$ Watt)
Total power per seg
All outputs loaded.
2. All outputs loaded. $\quad$ MIN VIH from RA RB RC RD CA CB CC CD inputs is Vss $\mathbf{- 2 . 5 V}$. Those inputs have internal pulldown resistors to Vo
4. This applies to the push-pull CMOS compatible outputs. Does not include digit strobes or segment outputs.
5. For Vout $=$ Vss $\mathbf{- 2 . 0}$ volts. Average value over one digit cycle.
6. For Vout $=$ VSS -3.0 volts. Average value over one digit cycle.

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{Cl}}$ | Count Input Frequency | 0 | 1.00 | MHz | 7, 8 |
| $\mathrm{f}_{\mathrm{si}}$ | Scan Input Frequency | 0 | 20 | kHz |  |
| t CPW | Count Pulse Width | 400 |  | ns | 9 |
| $\mathrm{t}_{\text {sPW }}$ | Store Pulse Width | 2.0 |  | $\mu \mathrm{s}$ |  |
| ${ }^{\text {t }}$ ss | Store Setup Time | 0 |  | $\mu \mathrm{s}$ | 10 |
| ${ }^{\text {t }}$ CIS | Count Inhibit Setup Time | 0 |  | $\mu \mathrm{s}$ | 10 |
| ${ }^{\text {t u us }}$ | Up/Down Setup Time | -0.75 |  | $\mu \mathrm{s}$ | 10 |
| ${ }^{\text {t }}$ CPW | Clear Pulse Width | 2.0 |  | $\mu \mathrm{s}$ | 10 |
| ${ }^{\text {t }}$ cs | Clear Setup Time | -0.5 |  | $\mu \mathrm{s}$ | 10 |
| ${ }^{\text {t }}$ OA | Zero Access Time |  | 3.0 | $\mu \mathrm{s}$ | 10 |
| ${ }^{\text {t }}$ OH | Zero Hold Time |  | 1.5 | $\mu \mathrm{s}$ | 10 |
| ${ }^{t} \mathrm{CA}$ | Carry Access Time |  | 1.5 | $\mu \mathrm{s}$ | 10 |
| ${ }^{\text {t }} \mathrm{CH}$ | Carry Hold Time |  | 0.9 | $\mu \mathrm{s}$ | 11 |
| $\mathrm{t}_{\text {EA }}$ | Equal Access Time |  | 2.0 | $\mu \mathrm{s}$ | 10 |
| $\mathrm{t}_{\text {EH }}$ | Equal Hold Time |  | 1.5 | $\mu \mathrm{s}$ | 10 |
| ${ }_{\text {t }}$ | Load Time | $1 / 6 \mathrm{f}_{\mathrm{sl}}$ |  |  |  |

[^0]TIMING
FIGURE 3


## LOADING COUNTER, REGISTER (1 DIGIT) <br> FIGURE 4




NOTE
The inhibit function of the Zero or Equal outputs does not end when the Load Counter input goes to a ' $O$ unless that transition occurs during interdigit blanking period a least $2.0 \mu \mathrm{sec}$ prior to a positive transition of a digit output. This same timing restriction hold for Equal and Load Register

# MOSTEK. <br> MK50395 SERIES COUNTERS Application Note 

MOSTEK'S<br>SIX-DECADE COUNTER/DISPLAY TOTALIZER

## Application Information Using Mostek's Six-Decade Counter/Display Totalizer



The MOSTEK MK 50395 has been developed, after careful counter application analysis, as a counting system for most needs. The functional diagram shows that the system consists of six synchronous, up-down decade counters with a data store and an auxiliary storage register that may be compared with the counter value. The circuit is relatively insensitive to power supply variation, and can interface with CMOS logic using power supplies in the 10 -to 15 volt range. Counting speeds up to 1.0 MHz are permissable and the circuits are readily cascaded.
Positive logic, i.e., logic 1 is the more positive level, is used in the following description:

## THE COUNTER

The positive-going edges of a pulse train at the COUNT input (pin 36) are standardized by an internal monostable to a fixed pulse width, thereby giving only a minimum value to the time for which the input pulse must stay high. This pulse is applied synchronously to the six decades and, if the UP/DOWN input is a logic 1 , the counters will be incremented. If at logic 0 , then the counters will be decremented. At any time, the value in the counter will be set back to zero if the CLEAR COUNTER input goes to a logic 1 for $2 \mu \mathrm{~s}$ or longer. This resetting action occurs whether or not there is a counting input pulse train.

In addition to resetting, it is also possible to preset
any desired value into the counter. This is done sequentially, decade-by-decade, under control of the LOAD COUNTER command, in the following manner. If LOAD COUNTER is taken to logic 1 a minimum of 2 microseconds prior to the positive transition of the digit output of the digit being loaded, the chip will latch this command and the BCD data' presented to the counter will be loaded on the negative transition of the digit strobe. It is thus possible to load each of the 6 counters individually, if required. While the counter is being loaded, the' counting input is inhibited. Internally, the load counter command is synchronized to the scan oscillator. Thus, if load counter is brought to a logic zero in the middle of a digit strobe, the counter will remain inhibited until the next interdigit blanking time. A separate COUNT INHIBIT control is provided to stop the applied count inputs from being accepted while this signal is a logic 1 .
The counter section has two control outputs, a CARRY from the most significant decade and a ZERO SIGNAL that indicates when the counter contents are zero. These signals are suppressed during LOAD COUNTER operations to avoid a spurious output being given during a counter presetting operation.

## COMPARISON AND REGISTER

The six-digit storage reqister may be preset to any value by bringing the LOAD REGISTER signal to logic 1 . The presetting sequence is exactly the same

UP/DOWN COUNT TIMING

as for the counter. The value on the REGISTER BCD INPUTS is loaded decade-by-decade by the six digit signals in the order "most significant" (digit 6) to "least significant" (digit 1). The outputs of this register are compared continuously with the value currently in the counter. This comparison is made in parallel and not decade-by-decade. When the two values are the same, an EQUAL signal is given. However, during presetting of the counter the CARRY, ZERO and EQUAL signals are inhibited so that no false, intermediate comparison result is given. Since the counter and the register have separate BCD inputs, both may be preset simultaneously if desired. The value held in the register can only be altered by the BCD inputs. The Count Input is not inhibited during load register operations.

## DIGIT SCANNING AND OUTPUT FUNCTIONS

The digit scan counter is timed from an internal oscillator which may be driven externally from the SCAN input. A capacitor attached from $\mathrm{V}_{\mathrm{ss}}$ to this pin will determine the scan frequency when external logic drive to this pin is not used. Intenal circuitry gives a fixed delay to the DIGIT OUTPUT signal to ensure that there is a gap between each digit strobe so that a "ghosting" effect in a displayed output due to the storage time of external display driver transistors is eliminated. This is the interdigit blanking time. Typically, this time can range from 3 to 10 microseconds.

## LOAD COUNTER, REGISTER TIMING


the SET input is used to force the digit strobe counter to the digit 6 position for purposes of synchronizing the counter output. The digit counter outputs are gated by the interdigit blanking period and appear as DIGIT STROBE OUTPUTS. The counter outputs are not directly multiplexed but are buffered by a 6-digit latch controlled by the STORE command. The out-puts of the latch go directly to the output multiplexer. Thus, when the STORE signal is at logic 0 , the counter contents are directly available, but as soon as STORE goes to logic 1, the value present as the signal changed is retained and subsequent changes in counter value are ignored. The contents of the store are read out, digit-by-digit - the scan counter again performs this function in the order most-significant to leastsignificant - and appear on BCD OUT pins. The four bits in each BCD digit are encoded simultaneously to seven-segment code and appear as SEGMENTS OUT and can be used to drive a suitable 7-segment display. The SET operation will also turn off these seven outputs, blanking the display, as well as setting the digit counter to digit 6. This is to prevent possible destruction of an LEDtype display when SET is a prolonged signal. Frequently it is required to display only significant numbers, in which case taking the $\overline{\text { LZB }}$ control to a logic 0 will blank the leading zeros in the sevensegment output.

## INTERFACING WITH THE MK 50395

The wide range of power supply, $10.0-15.0$ volts, makes the counting system particularly suitable for interfacing with CMOS logic.
A. Segment output - these transistors can source 10 mA from the Vss supply. There is no internal pull-down to VDD when the transistor is turned off. These transistors are capable of driving small LED displays directly via series resistors.
B. Digit outputs - a push-pull configuration is used here as the most suitable arrangement for driving both external logic and display drivers. These outputs supply 3.0 mA max from $\mathrm{V}_{\mathrm{S}}$ and sink $30 \mu \mathrm{~A}$ to $\mathrm{V}_{\mathrm{D} D}$.
When higher-power displays are used, the segment outputs should be buffered by an emitter follower in order to provide the extra current.
The BCD OUTPUTS, EQUAL, ZERO and CARRY are also push-pull. Output drive capabilities are listed in the following table:

| Segment Output <br> (Pins 4-10) | VOL | VOH <br> VSS-3V at 10mA <br> (average over one <br> digit strobe cycle) |
| :--- | :--- | :--- |
| Digit Outputs <br> (Pins 24-29) | VDD at no load <br> $20 \%$ of Vss at $30 \mu \mathrm{~A}$ | $V_{S S}-2 \mathrm{~V}$ at 3.0 mA |
| Equal/Zero/Carry <br> (Pins 23,39,38) | VDD at no load <br> $20 \%$ of Vss at $30 \mu \mathrm{~A}$ | $V_{S S}-2 \mathrm{~V}$ at 1.5 mA |

The following inputs, COUNT, STORE, UP/DOWN, COUNT INHIBIT, CLEAR, LZB, LOAD REGISTER' have no internal current sources and must therefore be driven from sources that give correct logic 1 and 0

SEGMENT DRIVER


## DIGIT DRIVER



DRIVING LED DISPLAYS DIRECTLY

levels - open collector circuits, or switches without pull down resistors for example, may not be used. If any of the above functions are not required then those pins should be tied to the appropriate supply, that is to VSS for logic 1 and VDD for logic O. SET has an internal transistor that pulls the pin to $V_{S S}$ if unconnected thus the driving circuit should be able to sink this current, approximately $60 \mu \mathrm{~A}$, when pulling the input to logic 0 . The COUNTER BCD and REGISTER BCD inputs have two internal transistors one static and one switched as a precharge, that pull to $V_{D D}$. The static current is $<350$ $\mu A$ to $V_{D D}$ when the input is taken to $V_{S S}$, the dynamic current from VSS is 1 mA while the transistor is on. The dynamic precharge ensures that even with the large capacitive loading and leakage current of a switch matrix at these pins, the correct data will be entered at the maximum digit scan frequency.

An example of a switch matrix input illustrates this operation. Six binary-coded-decimal switches are used, one for each decade, the switches being enabled by the corresponding DIGIT STROBE output, with the paralleled switch outputs connected to the COUNTER (or REGISTER) BCD inputs. The DIGIT STROBE outputs are separated by the interdigit blanking time and it is only during this time that the precharge transistors at the BCD inputs are all pulled to logic 0 ( $V$ DD ). After this blanking time, the next DIGIT STROBE output will in its turn switch to logic 1 (only one out of six is ever on) and pull those BCD inputs selected by the switch and diode matrix to logic 1. This value is loaded into the corresponding register or counter stage, i.e. the switch matrix driven by DIGIT STROBE 6 will be loaded into MSD of the

## BCD SWITCH MATRIX


register or counter. As the DIGIT STROBE switches back to logic 0 , the next interdigit blanking time begins and the inputs are all pulled back to logic 0 again by the internal precharge. It is possible for the DIGIT STROBE outputs to drive both the switch matrix and a display. If the COUNTER \& REGISTER BCD inputs are connected in parallel they may still be driven directly from the DIGIT STROBE outputs.

## SCAN FREQUENCY VS EXTERNAL CAPACITANCE



Additional Capacitance on
PiII 21 (pF)
When the scan oscillator is free running, the SCAN input may use an external capacitor to set the scanning frequency to a particular value. The signal seen at the pin is a ramp determined by the capacitance, followed by a period clamped at $\mathrm{V}_{\text {ss }}$. This period clamped at $\mathrm{V}_{\text {ss }}$ is determined by the internal oscillator and is the interdigit blanking period. During this time, the DIGIT STROBE outputs are all turned off. When the SCAN input is driven externally, this fixed interdigit period remains plus the time at which the synchronizing signal is at logic 0 . To make the interdigit blanking time independent of the external synchronizing signal requires only the addition of a resistor and capacitor as shown on page 50.
Referring to the External Drive To Scan Input drawing on page 50, time $a$ is the interdigit blanking time.
Time b should be greater than $2 \mu \mathrm{~s}-$ a range of $2-5 \mu \mathrm{~s}$ is suitable-and time c may be from infinity to $30 \mu \mathrm{~s}$. If time c is made too short, then the interdigit blanking circuit never resets itself and will stay at logic 0 and no DIGIT STROBE outputs will appear.

## TYPICAL MK 50395 APPLICATIONS

## BATCH CONTROL

In many situations involving the metering of material, whether as a liquid, individual items or revolutions of a spindle, a two-step operation is required for better efficiency. The flow is started at the maximum speed and at a preset point before the end of the operation a signal is required to slow down and eventually stop the equipment. Such applications could be as diverse as filling sacks with cement or controlling the turns on a transformer bobbin. In the system shown on page 50, pressing the start switch allows the input to the $D$ flip-flop to go to logic 1 . This is clocked by DIGIT STROBE 6 so that a synchronous signal at least one complete scan counter cycle

## EXTERNAL DRIVE TO SCAN INPUT


long is obtained. This signal is used as LOAD COUNTER and LOAD REGISTER, the two controls being tied in parallel for simultaneous loading. It does not matter how long the load signal is so long as it is at least one scan cycle long and changes synchronously with the scan signal. The two values representing total quantity and "slow-down" quantity are set on the digit switches and these values are loaded at the beginning of each cycle. Once the counter register loading is complete, a start signal is generated to set the equipment in operation. While the train of pulses representing the measured quantity is counted, the UP/DOWN control is in the down mode. Thus with two quantities at, let us say, 10,000 and 500 the counter starts off with 10,000 loaded and counts toward zero. When the counter reaches 500, an EQUAL signal is generated and this sets the signal controlling the brake. After a further 500 pulses, the counter reaches zero, an output on the ZERO pin resets the start flip flop and the equipment is brought to reset awaiting a new start signal. In such an operation the display outputs would probably not be used.
This application can be extended by using the ZERO output to control the UP/DOWN input. The operation is identical but the start signal also sets a latch into the count down state. As ZERO is detected this latch is reset so that the counter mode is now up. Even with a braking facility there may be an "overrun" and the value now held in the counter and displayed is the extra quantity. The operator may now decide if this extra quantity is within the tolerance allowed for the job and to take whatever action is necessary.

## POSITIONAL MEASUREMENT

Positional measurement can readily be made using this circuit. The six decades gives considerable ac-

BATCH CONTROL

curacy in one package. The two quadrature signals from a graticule-type displacement measurement system must be converted to count impulses and an UP/ DOWN signal. If the measurement zero datum is in the middle of the measurement area then the following counting conditions arise:

| Direction <br> of Movement | Displayed sign <br> + or - <br> of Datum | Count <br> direction |  |
| :--- | :---: | :--- | :--- |
| RIGHT | - | DOWN | ZERO DATUM |
| RIGHT | + | UP | CROSSED |
| LEFT | + | DOWN | ZERO DATUM |
| LEFT | - | UP | CROSSED |

Each time the zero datum is reached and each time the direction of movement is changed, the count direction must be changed. The value displayed thus represents the position either side of the zero datum. The storage register may be used as a means of limiting the travel of the measurement piece. If a value equal to the limit is loaded into the register, the EQUAL output may be used to give a warning that the limit is reached.
It will have been noted from the delay of EQUAL and ZERO to the COUNT edge that ZERO has much longer propagation delay than the EQUAL output. In the event that the register is not used, it may be loaded with zeros - by giving a LOAD REGISTER command with the BCD inputs as zero and the EQUAL output then used as zero detect. This has the advantage of increasing the system speed, for, although the counter can accept inputs up to 1.0 MHz , the propagation delay of the outputs is too long to allow a control signal to be changed between clock pulses at this counting rate. In this example, UP/ DOWN has to be controlled, and using the faster out-

put enables a higher counting speed, 600 kHz instead of 300 kHz , to be used if necessary.

## GREATER THAN - LESS THAN DETECTION

The availability of an EQUAL output facilitates the generation of greater-than and less-than signals. The only requirement is that the circuit is set into the correct initial state. When the counter has the same value as the register, the generation of the "greater/less than' signal depends on the direction of count, i.e. from this EQUAL condition count up gives "greater than" and count down gives "less than". EQUAL is gated with UP and with DOWN and these are connected to the $D$ inputs of two $D$ flip-flops that are both clocked by the counting pulse. As EQUAL is reached, the two flip flops are reset but the next count pulse after the EQUAL condition will set one of the flip flops and thereby provide the appropriate signal.

## AUTOMATIC STOP

The COUNT INHIBIT input may be used to stop the counter automatically when the EQUAL or ZERO outputs are connected directly to this input. As EQUAL, for example, goes to a logic 1, then further counting is inhibited when this signal is connected directly to COUNT INHIBIT. Since no more count inputs are accepted, the EQUAL value remains and blocks the counting action. The operation of CLEAR, LOAD REGISTER or LOAD COUNTER can be used to start the system counting again.

GREATER THAN - LESS THAN


GREATER THAN


## SN 7490 TIMING



SN 74151 LOAD COUNTER PULSE TRAIN OUTPUT


SN 74151 OUTPUT TO BCD LATCH ENABLE


## MORE APPLICATIONS

The following applications resulted from an ad contest sponsored by Mostek. These applications represent a cross section of uses for the MK 50395 family and are intended as a guide for applying the counter circuit.

The type of display is left to the user to design into his particular application. The MK 50395 series was designed to allow direct drive of efficient display systems. If the current requirements of a display exceed the specifications of the MK 50395 series, external segment drive circuitry will be required.

Power supply voltage range, wattage, filtering, and decoupling must be observed in all applications. The MK 50395 series was designed to keep power supply restrictions to a minimum.

## 100 MHz FREQUENCY COUNTER

In most counter applications, the problems associated with prescaling result in a loss of resolution, or the need for longer count sample times. This application allows the MK 50395 with some associated circuitry to count at 100 MHz with a one-second gate time achieving one- Hz resolution.
The MK 50395 counts the input frequency after a divide-by-100 using an SN74S196 and an SN74196. Frequency sample time is achieved by a one MHz crystal in conjunction with the MK 5009 time base in the $\div 10^{6}$ configuration, followed by a divide-by-
two to give a one-second logic one level. This is applied to the count/load input of the SN74S196 and SN74196 counters. The 10 's-of- Hz and one'sof Hz data is retained in these two counters for later display. Actually, only a count of 99.9999 MHz may be displayed as the MK 50395 would display all zeros and a carry would be generated at the next higher count.
At the end of the one-second sample time, a store is generated and the count data is latched into the display.
A clear counter pulse is generated to ready the MK 50395 for the next data cycle. If the $\mathrm{MHz}-\mathrm{Hz}$ switch is in the MHz position, the preceeding cycle will again occur at the next gate sample time. Load counter is also disabled in the MHz position.
With the $\mathrm{MHz}-\mathrm{Hz}$ switch in the Hz position, the first $1 / 2$ SN7474 is enabled and is clocked at the end of every pulse, which clears the MK 50395. The second SN7474 also changes state, enabling the SN74151 which controls the MK 50395 load counter input, and the Hz cycle begins.
At the end of every clear MK 50395 pulse, $\overline{\text { SET }}$ is brought low to sync the MK 50395 with the rest of the circuitry.

The MK 50395 loads digit Six with digit Four data into the BCD counter. The digit four data was stored in the SN7475 latch at the previous digit four time.


The SN7490 is advanced one count at the digit six time at the start of the sequence.

Latch Digit Four Data,
Load Into Counter Digit Six
Latch Digit Three Data,
Load Into Counter Digit Five
Latch Digit Two Data,
Load Into Counter Digit Four
Latch Digit One Data,
Load Into Counter Digit Three
At this time, the output of the SN7490 is decoded to select via the SN74153's first digit two data, then digit one data is selected which at the end of sample time was stored in the SN74196 and SN74S196. So the sequence is continued.

Latch Digit Two Data
Load Into Counter Digit Two
Latch Digit One Data
Load Into Counter Digit One
At the beginning of the eight count of the SN7490 several things take place. The MK 50395 is furnished with a store pulse to display the shifted data. A clear is applied to the MK 50395 to ready it for a new cycle.

The divide-by-two action of the first $1 / 2$ SN7474 allows the second clear clock to have no effect at the second clear pulse. The SN74S196 and SN74196 are cleared. The second $1 / 2$ SN7474 is preset which disables the load counter SN74151. The SN7490 is reset to zero.

To improve front end sensitivity, a suitable wideband amplifier may be used. A typical device would
be a $\mu \mathrm{A}$ 733. Timing diagrams for the MK 50395 and the associated circuitry are provided to further describe the various functions.

## DARKROOM TIMER - A TYPICAL APPLICATION

A darkroom timer capable of being set for time periods from 99 minutes and 59 seconds is illustrated, The time interval to be set is entered into the BCD thumbwheel switches. Upon pressing the start button, the time indicated on the thumbwheel switches causes the counter to be loaded identically. Diode CR1 loads the register for a prewarning signal ( 8 seconds in diagram) prior to the end of the time interval so the operator can be alerted to the fact that the time interval is about over.
Resistor network R1, R2 lowers the 60 Hz line voltage so that the positive peak does not exceed Vss. Otherwise, damage to the circuit could occur. The counter input is driven directly from the 60 Hz line frequency and the two LSD's are not monitored by the display since they perform a divide function in this application. The LED display will present the time remaining, since the counter is in the count down mode. If an illegal entry is made, such as binary $12,(1100)$, the display will show " $E$ " in the digits containing an illegal entry. The counter will eventually "count out" the "E'", but, of course, the time interval will not be useful. Also, it is possible to load illegal time such as 75 seconds. This illegal time will result in an error in timing. Sequence of Events
Assume a time interval of 1 minute, 45 seconds has been selected and programmed into the thumbwheel switches

1. Pressing the start button completes loading 1 minute 45 seconds into the counter. The register is loaded with the eight-second prewarning signal. The relay is activated, which allows the count down sequence to begin. (The display will imme-

## DARK ROOM TIMER


diately show $1: 44$, because the -60 stage will be counting down the 60 Hz input.) The relay also turns off the safety light and turns on the exposure light.
2. When eight seconds to time-out occurs, the equal output goes to VSS momentarily, turning on SCR1, which lights an LED warning light that indicates the time interval is about over.
3. When the counter hits zero time, the zero output inhibits any further count input. The zero output also provides bias to turn on amplifier A1 to turn off relay driver amplifier $A_{2}$, so the safety light will come on as the exposure light turns off.
4. The reset switch is used to turn off the SCR for the next time sequence.

## DIGITAL TUNING INDICATOR

The MK 50395 is used to count and display frequencies of the FM frequency bands.

The frequency being sampled is buffered to TTL logic levels, then divided by 100 with anSN74S112 JK flip-flop, an SN74S196 and an SN7490. Transistor $\mathrm{Q}_{1}$ then shifts the TTL logic levels to MOS logic levels.
The CMOS RC time base is adjusted to oscillate at 1 kHz and is then divided by two to produce the necessary 500 Hz time base.

At the end of the count sample time, a store is generated to latch the data into the display.
The placement of the diodes which determine the value to be loaded in the MK 50395 counter is dependent on the frequency of the local oscillator
and whether high-side or low-side injection is used in the receiver.

In a typical FM receiver with High-side injection, a dial setting of 88.7 MHz means the local oscillator output would be 99.4 MHz . To offset the 10.7 MHz ( $88.7+10.7$ ), the counter would be preloaded to 999893 (000000 minus 107). This effectively subtracts the 10.7 MHz thus displaying the dial frequency. After each sample time, the MK 50395 counter is reloaded, readying it for the next count cycle. For low-side iniection receivers, the preset would be 107 ( 00000 plus 107). This effectively adds 10.7 MHz to the count. The decimal point of Digit two may be wired to +V through a resistor to produce the decimal in the FM mode.

To calibrate the time base, an oscilloscope or frequency counter may be used. However, careful adjustment at the low and high end of the counter display would be sufficient.

## N PULSER

The N Pulser was designed to gate a specific number of pulses. Its design uses a minimum of external circuitry.

The number of pulses to be gated are entered into the thumbwheel switches. This value is loaded into the BCD Register with the LOAD button. When the MK 50395 counter reaches this value, the MK 50395 EQUAL output goes high. The pulse string is then interrupted.

To control frequencies above 500 kHz , a suitable prescaler could be used at the MK 50395 count input, and compensated by the value entered into

the MK50395 BCD Register. Pulses in and pulses out must be CMOS compatible, or suitable level shifters will be required.

CONTINUOUS RATE-INDICATING THERMOMETER The MK50395 displays the result of a program of eight periods (PO through P7) under control of a


## RATE INDICATING THERMOMETER

program counter (CD4022) which is driven by a program oscillator having independent controls for its frequency and its duty cycle. The output of the program oscillator is differentiated to supply a clock pulse to the program counter for each half cycle of the program oscillator. The program counter has eight decoded outputs which are used to time the program periods P0 through P7.
A voltage-controlled oscillator in conjunction with a thermistor converts temperature into frequency. After the initial calibration, it is desireable that the VCO be stable to maintain accuracy of temperature change indications, which occur during P4 and P6 times.
During PO, the PO output of the program counter is high and the counter of the MK 50395 is reset. During P1, the MK 50395 counter is incremented at the rate of the pulses furnished by the temperaturesensitive oscillator. When the counter reaches equality with the register, the counter is reset to zero and continues counting until the end of P1.

The length of the positive-going half-cycles of the program oscillator (during P1, P3, P5 and P7) is selected so that during the period P1, the number of cycles of the temperature-sensitive oscillator (which are counted) changes with temperature at the rate of one thousand cycles per degree (either $F$ or C ). For example, if the frequency of the temper-ature-sensitive oscillator is 75 kHz at $70^{\circ} \mathrm{F}$ and changes at the rate of 1000 Hz per degree change of temperature, the positive-going half-cycle of the program oscillator is selected to equal 1.0 second
vary the count of the 50395 counter (at the end of P1) by 1000 counts per degree. The register is preloaded with a quantity to calibrate temperature. In the
above example, the register is preloaded with the quantity 80,000 so that the counter stands at 70,000 $(150,000-80,000)$ at the end of P1 indicating a temperature of $70^{\circ} \mathrm{F}$. Only the three most significant digits of the MK 50395 counter are displayed for temperature, and the display indicates the temperature in degrees, 70, 71, etc. The leading zero is blanked.

The three most significant digits of the counter indication are set into the MK 50395 latch during P2, but not before the three least significant digits of the counter are loaded to a quantity equal to that stored in the three least significant digits stored in the latch. These counter digits are set by bringing the load counter pin 31 high at the end of digit 4 thru digit 1 time and then bringing the store pin 15 low after the leading edge of D3, D2, and D1 with a delay. The four BCD output pins 11-14 are connected directly to the four counter inputs, pins 16-19. In this way the three least significant digits are retained in the latch and the three most significant digits of the latch are set to the current temperature. The three least significant digits in the latch store the current rate of change of temperature which is calculated during subsequent periods of the program.

During P3, the MK 50395 counter is reset.
During P4, the MK 50395 counter is again ready to

## THERMOMETER TIMING


count the pulses produced by the temperaturesensing oscillator for an entire period, during which the content of the register is ignored.
During P5, the sign flip-flop is reset so that the MK 50395 counter counts down during the following period. During P6, the MK 50395 is again ready to count up the temperature sensitive oscillator for one half cycle, and count down from the state arrived at at the end of P4. If the temperature has not changed in the interval between P4 and P6, the MK 50395 counter will stand at zero at the end of P6. If the temperature has decreased since P4, the counter will stand at some number which is proportional to the rate of change in temperature.

If the temperature has increased between P4 and P6, the MK 50395 counter is counted down to zero before the end of P6. When this occurs the sign flip-flop is set, and the level at pin 40 goes high, changing the mode of counting from down to up. At the end of P6, the MK 50395 counter stores a quantity which is proportional to the rate of change of temperature. If the sign flip-flop remains reset after P6, it provides a signal to the negative sign display associated with the rate display.

The durations of the periods of the negative-going half-cycle of the program oscillator are chosen so that the rate identifying contents of the MK 50395 counter are in units of degrees-per-hour. Since the change of temperature is less than 1000 per hour, only the lowest three digits of the counter contain significant information, with the three higher orders standing at zero. During P7, the current temperature data from the three highest digits of the latch are set into the counter by bringing the load counter pin 31 high from the leading edge of D1 thru D4. The contents of the counter are then stored in the latch by bringing pin 15 up after a delay. The program counter is reset to zero at PO and the entire program is repeated successively. Display of tem-
perature and rate of change is continuous, with the negative sign blanked during P5 and P6.

The temperature calibration data is entered into the register by operation of several manual switches. The CD4043 latches allow the digits of the BCD Register to be loaded individually and not alter the data in other digits.

Switches CD and RC are provided for disabling the program counter and for resetting the program counter (and the program oscillator.)

To load the BCD register, close the reset counter (CD) switch, select the desired BCD data with the register data switches, then depress the desired digit switch and the load data switch at the same time. After all digits have been properly loaded, check operation to assure the proper data has been loaded.

The period of the positive-going half-cycle of the program oscillator is chosen to allow calibration of the temperature. The period of the negative-going half-cycle of the program oscillator (P0, P2, P4, and P6) is chosen independently of the positive-going half-cycle to allow calibration of the rate of change.

Where the period of the positive-going half-cycle is $P$ (in seconds), the period of the negative-going half-cycle is chosen equal to $\frac{\mathrm{p}^{2}}{3.6-\mathrm{P}}$ or the frequency of the program oscillator is chosen equal to $\frac{3.6-P}{3.6 P}$ This allows calibration for both temperature and rate of change without any restriction on the tem: perature-sensitive oscillator.

The timing diagram above indicates the relative contents of the MK 50395 counter during the eight program periods.

## MOSTEK.

## SIX-DECADECOUNTER/DISPLAYDECODER

 MK50398/9
## FEATURES

$\square$ Single power supply
$\square$ Schmitt Trigger on the count-input
$\square$ Six decades of synchronous up/down counting
$\square$ Look-ahead carry or borrow
$\square$ Loadable counter
$\square$ Multiplexed 7-segment outputs, MK50398N
$\square$ Multiplexed BCD outputs, MK50399N
$\square$ Internal scan oscillator

## DESCRIPTION

The MK 50398/9 is an ion-implanted, P-channel MOS six-decade synchronous up/down-counter/display driver with storage latches. The counter can be loaded digit-by-digit with BCD data and has an asynchronousclear function.


Scanning is controlled by the scan oscillator input which is self-oscillating or can be driven by an external signal. The contents of the counter can be transferred into the 6 -digit latch which is then multiplexed from MSD to LSD in BCD or 7-segment format to the output. These devices are intended to interface directly with the standard CMOS logic. families.

PIN CONNECTIONS
FIGURE 1


## OPERATIONS:

## SIX-DECADE COUNTER, LATCH

The six-decade counter is synchronously incremented or decremented on the positive edge of the count input signal. A Schmitt trigger on this input provides hysteresis for protection against both a noisy environment and double triggering due to a slow rising edge at the count input.

The count inhibit can be changed in coincidence with the positive transition of the count input. Count inhibit must remain high while the count input is high to inhibit counting.
The counter will increment when the up/down input is high (VSS) and will decrement when the up/down input is low. The up/down input can be changed $0.75 \mu \mathrm{~s}$ prior to the positive transition of the count input.
The clear input is asynchronous and will reset all decades to zero when brought high but does not affect the six-digit latch or the scan counter.

As long as the store input is low, data is continuously transferred from the counter to the display. Data in the counter will be latched and displayed when the store input is high. Store can be changed in coincidence with the positive transition of the count input.
The counter is loaded digit-by-digit corresponding to the digit strobe outputs. BCD thumb wheel switches with four diodes per decade connected between the digit strobe outputs and the BCD inputs is one method to supply BCD data for loading the counter decades.
The load counter pulse must be at Vss 2 micro-seconds prior to the positive transition of the digit strobe of the digit to be loaded. The load counter pulse may be removed after the positive transition of the digit strobe since the chip internally latches this signal. The BCD data to be loaded must be valid through the negative transition of the digit strobe.

## INPUTS, OUTPUTS

The seven segment outputs are open drain and capable of sourcing 10 mA average current per segment over one digit cycle. Segments are on when at Vss. The Carry, Equal, Zero, BCD and digit strobe outputs are push-pull and are on when at Vss. All inputs except Counter BCD and the SCAN input are high-impedance CMOS compatible.
Two basic outputs originate from the counter: Zero output, and Carry output. Each output goes high on the positive- (VSS) going edge of the count input under the following conditions:

The Zero output goes high for one count period when all decades contain zero. During a load counter operation, the Zero output is inhibited. The Zero output is on the MK 50399 only.

The Carry output goes high with the leading edge of the count input at the count of 000000 when counting up or at 999999 when counting down and goes low with the negative going edge of the same count input. During a load counter operation, the Carry output is inhibited.
A count frequency of 1.5 MHz can be achieved if the Zero output and Carry output are not used. These outputs do not respond at this frequency due to their output delay, as illustrated on the timing diagram, Figure 3.

## BCD \& SEVEN-SEGMENT OUTPUTS <br> \section*{Figure 3}

BCD or seven-segment outputs are available. Digit strobes are decoded internally by a divide-by-six Johnson counter. This counter scans from MSD to LSD. By bringing the SET input low, this counter will be forced to the MSD decade count. During this time, the segment outputs are blanked to protect against display burn out.

BCD outputs are valid for MSD when SET is low. Applying Vss to SET allows normal scan to resume. Digit 6 output is active(VSS) until the next scan clock pulse brings up the digit 5 output.
The segment outputs and digit strobes are blanked during the interdigit blanking time. Typically, the interdigit blanking time is 3 to 10 microseconds when using the internal scan oscillator.

BCD output data changes at the beginning of the interdigit blanking time. Therefore, the BCD output data is valid when the positive transition of a digit output occurs. BCD outputs are on the MK 50399 only.

## SCAN OSCILLATOR

The counters have an internal scan oscillator. The frequency of the scan oscillator is determined by an external capacitor between Vss or VDD and the scan input. The wave form present on the scan oscillator input is triangular in the self-oscillate mode. An external oscillator may also be used to drive the scan input.
In the external drive mode, the interdigit blanking time will be the sum of the negative dwell period of the external oscillator and the normal self-oscillate blanking time ( $3-10 \mu \mathrm{sec}$ ). Display brightness can be controlled by the duty cycle of the external scan oscillator.
Typically, the scan oscillator will oscillate at the following frequencies with these nominal capacitor values from Vss to the Scan input:

|  | Min | Max |
| :--- | :--- | :--- |
| 820 pF | 1.4 kHz | 4.8 kHz |
| 470 pF | 2.0 kHz | 6.8 kHz |
| 120 pF | 7.0 kHz | 20 kHz |



## ABSOLUTE MAXIMUM RATINGS

Voltage on Any Terminal Relative to VSS .................................. . +0.3 V to -20 V
Operating Temperature Range (Ambient) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range (Ambient)
$-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$

## MAXIMUM OPERATING CONDITIONS

|  | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :--- | :---: | :---: | :---: |
| TA | Operating Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |  |
| VSS | Supply Voltage (VDD = 0V) | 10 | 15 | V |  |
| ISS | Supply Current |  | 40 | mA | 1 |
| BV | Break-Down Voltage <br> (Segment only @ $10 \mu \mathrm{~A})$ |  | $\mathrm{VSS}-26$ | V | MK 50398 only |
| PD | Power Dissipation |  | 670 | mW | $\mathbf{2}$ |

## ELECTRICAL CHARACTERISTICS

(VDD $=0 \mathrm{~V}, \mathrm{VSS}=+10.0 \mathrm{~V}$ to $+15.0 \mathrm{~V}, 0^{\circ} \mathrm{C} \leqslant \mathrm{TA} \leqslant 70^{\circ} \mathrm{C}$ )
STATIC OPERATING CONDITIONS

|  | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input Low Voltage, "O" | VDD | 20\% of Vss | V |  |
| VIH | Input High Voltage "1" | VSS-1 | VSS | V | 3 |
| VOL | Output Voltage "0" @ $30 \mu \mathrm{~A}$ |  | 20\% of Vss | V | 4 |
| VOH | Output Voltage "1" @ 1.5 mA | 80\% of Vss |  | V | 4 |
| ${ }^{\mathrm{I} O H}$ | Output Current " 1 " Digit strobes Segment outputs | $\begin{aligned} & 3.0 \\ & 10.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ |
| ISCAN | Scan Input Pullup Current @ OV |  | 5.5 | mA |  |
| ISCAN | Scan Input Pulldown Current @ 15V | 2 | 40 | $\mu \mathrm{A}$ |  |
| ISET | SET Input Pullup Current @ OV | 5 | 60 | $\mu \mathrm{A}$ |  |

[^1]DYNAMIC OPERATING CONDITIONS

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\mathrm{fCl}}$ | Count Input Frequency | 0 | 1.5 | MHz | 7,8 |
| fSI | Scan Input Frequency | 0 | 20 | kHz |  |
| ${ }^{\text {t CPPW }}$ | Count Pulse Width | 325 |  | ns | 9 |
| tSPW | Store Pulse Width | 2.0 |  | $\mu \mathrm{s}$ |  |
| tSS | Store Setup Time | 0 |  | $\mu \mathrm{s}$ | 10 |
| tCIS | Count Inhibit Setup Time | 0 |  | $\mu \mathrm{s}$ | 10 |
| tUDS | Up/Down Setup Time | -0.75 |  | $\mu \mathrm{s}$ | 10 |
| tCPW | Clear Pulse Width | 2.0 |  | $\mu \mathrm{s}$ | 10 |
| tCS | Clear Sėtup Time | -0.5 |  | $\mu \mathrm{s}$ | 10 |
| toA | Zero Access Time |  | 3.0 | $\mu \mathrm{s}$ | 1050399 only |
| toh | Zero Hold Time |  | 1.5 | $\mu \mathrm{s}$ | 1050399 only |
| tcA | Carry Access Time |  | 1.5 | $\mu \mathrm{s}$ | 10 |
| ${ }^{t} \mathrm{CH}$ | Carry Hold Time |  | 0.9 | $\mu \mathrm{s}$ | 11 |
| tL | Load Time | 1/6 fSI |  |  | 12 |

NOTES:
7. Measured at $50 \%$ duty cycle.

If Carry or Zero outputs are used, the count frequency will be limited by their respective output times The count pulse width must be greater than the carry access time when using the carry output.
The positive edge of the count input is the $t=0$ reference.
Measured from negative edge of count input.
Measured from negativ

## TIMING



LOAUING COUNTER, REGISTER (1 DIGIT)
FIGURE 4

$\mathrm{t}_{\text {Ls }} 2.0 \mu \mathrm{sec} \mathrm{min}$ NOTE: REFTO POSITIVE TRANSITION OF DIGIT OUTPUT
$t_{\text {DV }} 2.0 \mu \mathrm{sec}$ min NOTE: REF TO NEGATIVE EDGE OF DIGIT OUTPUT

NOTE:
The inhibit function of the zero or carry output does not end when the Load Counter input goes to a " 0 " unless that transition occurs during interdigit blanking period at least $2.0 \mu \mathrm{sec}$ prior to a positive transition of a digit output.

FUNCTIONAL DIAGRAM


## GENERAL DESCRIPTION

The MK 5002/5/7 is an ion-implanted, P-channel MOS fourdecade synchronous counter with latches, multiplexing circuits, and a read-only memory programmed for seven-segment outputs and BCD outputs. In addition, many on-chip control circuits provide flexibility of use with a minimum of external components.

The MK 5002/5/7 provides a means of counting up to 9999 , transferring the count into latches without interrupting the counting operation, and supplying the latched information to the outputs one decade at a time. Scanning is controlled by the Scan Input which increments a one-of-four counter on its negative edge, thereby scanning the latches from MSD (Most Significant Digit) to LSD (Least Significant Digit).

Low threshold voltages for input DTL/TTL compatibility are achieved through Mostek's ion-implanation process. Enhancement mode, as well as depletion-mode, devices are fabricated on the chip, allowing it to operate from a single +5 V power supply. Depletion-mode technology also allows the entire circuit to operate on less than 25 mW of power.

The functional diagram shows all options available on the MK 5002 MOS/LSI. Other members of this family which are different pin-outs of this same chip are the MK 5005 and MK 5007. The MK 5005 is supplied in a 24-pin package and does not include the BCD outputs. The MK 5007 is supplied in a 16 -pin package. (See the pin diagrams for these members of the counter/display decoder family).

TRUTH TABLES

| INPUT TRUTH TABLE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input |  |  | Logic Condition to Activate |  |  |  |  |
| Count |  |  | Negative Edge |  |  |  |  |
| $\overline{\text { Reset }}$ |  |  | 0 |  |  |  |  |
| Transfer |  |  | 0 |  |  |  |  |
| Scan |  |  | 1 (Negative Edge increments Digit Select Counter) |  |  |  |  |
| True/Complement |  |  | 1 = True Data <br> $0=$ Complementary Data |  |  |  |  |
| Decimal Point |  |  | 0 |  |  |  |  |
| Blanking |  |  | 0 |  |  |  |  |
| Decimal Point Left or Right |  |  | $\begin{aligned} & 1=\text { Left } \\ & 0=\text { Right } \end{aligned}$ |  |  |  |  |
| 7-SEGMENT \& BCD OUTPUTS TRUTH.TABLE |  |  |  |  |  |  |  |
| Digit | Scan |  | DISPLAY SEGMENT | $\frac{\Gamma}{M S B} \overline{2^{2}} \overline{2^{1}} \frac{\square}{L S B}$ |  |  |  |
| 0 | 1 | 0 | 000001 | 1 | 1 | 1 | 1 |
| 1 | 1 | 10 | $\begin{array}{llllll}0 & 1 & 1 & 1 & 1\end{array}$ | 1 | 1 | 1 | 0 |
| 2 | 1 | 0 | 10010 | 1 | 1 | 0 | 1 |
| 3 | 1 | 0 | 0 0 01110 | 1 | 1 | 0 | 0 |
| 4 | 1 | 1 | $\begin{array}{lllll}0 & 1 & 1 & 0 & 0\end{array}$ | 1 | 0 | 1 | 1 |
| 5 | 1 | 0 | 0001000 | 1 | 0 | 1 | 0 |
| 6 | 1 | 0 | 000000 | 1 | 0 | 0 | 1 |
| 7 | 1 | 0 | $\begin{array}{llllll}0 & 1 & 1 & 1 & 1\end{array}$ | 1 | 0 | 0 | 0 |
| 8 | 1 | 0 | 00000 | 0 | 1 | 1 | 1 |
| 9 | 1 | 0 | 0 0 011000 | 0 | 1 | 1 | 0 |
| $\times$ | 0 | 1 | $\begin{array}{lllll}1 & 1 & 1 & 1 & 1\end{array}$ | 1 | 1 | 1 | 1 |
|  |  |  | e/Complement $=$ | Logic |  |  |  |



| TRUTH TABLE, OTHER OUTPUTS |  |  |
| :---: | :---: | :---: |
| Output | True <br> Logic <br> State | Time of Occurence |
| Digit <br> Solect <br> Outputs | 1 | One-of-four, following Scan Input rising edgs; all off when Scan Input is low. |
| Overflow Latch | 0 | Occurs on the 10,000 th Count Input following a reset. Remains true until an external reset is accomplished. |
| Count Extend | 1 | Occurs each time the counter state attains 9,999 count. Remains true only until the next Count Input or Reset occurs (when the counter returns to 0,000 ). |

## RECOMMENDED OPERATING CONDITIONS

|  | PARAMETER | MIN | MAX | TYP | UNITS | NOTES |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $T_{A}$ | Operating Temperature Range | 0 | 75 |  | ${ }^{\circ} C$ |  |
| $V_{\text {SS }}$ | Supply Voltage | 4.5 | 7.5 |  | $V$ | 1,2 |
| $V_{G G}$ | Supply Voltage | $V_{D D}$ | -13.2 |  | $V$ | 1,2 |

## ELECTRICAL CHARACTERISTICS

$\left(V_{S S}=+5 V \pm 5 \% ; V_{G G}=V_{D D}=0 V ; 0{ }^{\circ} \leqslant \leqslant T_{A} \leqslant 70^{\circ} \mathrm{C}\right.$ unless otherwise noted)

|  |  | PARAMETER | MIN | MAX | TYP | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V_{\text {IL }}$ | Input Voltage, Logic 0 (Low) | $\mathrm{VSS}^{-1}$ | $\mathrm{V}_{\text {DD }}+0.8$ | VDD | V |  |
|  | $\mathrm{V}_{\text {IH }}$ | Input Voltage, Logic 1 (High) |  | $\mathrm{V}_{\text {SS }}+0.3$ | $V_{\text {SS }}$ | $\checkmark$ | 3 |
|  | ISS | Supply Current, $\mathrm{V}_{\text {SS }}$ |  | 5.0 | 2.5 | mA | 4, Inputs open |
|  | ${ }^{\text {IGG }}$ | Supply Current, VGG |  | 0.5 | 0.2 | mA | $V_{G G}=-12 \mathrm{~V}$ |
|  | $\mathrm{Cin}_{\text {in }}$ | Input Capacitance |  | 10 | 3 | pF | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} ; f=1 \mathrm{MHz} \\ & V_{I N}=V_{S S} \end{aligned}$ |
|  | IIL | Input Current, Logic 0, Count Input Scan Input Decimal Point Input Other Logic Inputs |  | $\begin{aligned} & 1.6 \\ & 1.6 \\ & 1.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & m A \\ & m A \\ & \mu A \\ & m A \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |
|  | ${ }^{\text {I OL }}$ | Output Current, Logic 0 | 0.5 |  |  | mA | $6, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}$ |
|  | ${ }^{1} \mathrm{OH}$ | Output Current, Logic 1 | 0.5 |  |  | mA | 6, $V_{G G}=-12 \mathrm{~V}$ |
|  | $\mathrm{VOL}^{\text {O }}$ | Output Voltage, Logic 0 |  | $V_{D D}+0.2$ |  | $v$ | 4 |
|  | $\mathrm{VOH}^{\text {OH}}$ | Output Voltage, Logic 1 | $\mathrm{V}_{\text {SS }}-0.2$ |  |  | V | 4 |
|  | ${ }^{\mathrm{f}} \mathrm{Cl}$ | Count Input Frequency | DC | 250 |  | kHz |  |
|  | ${ }^{\text {f }}$ S | Scan Input Frequency | DC | 50 |  | kHz |  |
|  | tri | Reset-to-Any Output Delay |  | 15 |  | $\mu s$ |  |
|  | tPW | $\begin{array}{ll} \text { Logic } 0 \text { Pulse Width, } & \begin{array}{l} \text { Reset Input } \\ \text { Count Input } \end{array} \\ \begin{array}{l} \text { Scan Input } \end{array} \\ \text { Transfer Input } \end{array}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 10.0 \\ & 2.5 \end{aligned}$ |  |  | $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |  |
|  | ${ }^{\text {tPH }}$ | Logic 1 Time <br> Count Input Scan Input | $\begin{aligned} & 3.0 \\ & 10.0 \end{aligned}$ |  |  | $\underset{\mu s}{\mu}$ |  |
|  | ${ }^{\text {t }}$ SD | Scan-to-Output Disable Time Digit Select Outputs All Data Outputs |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ |  | $\underset{\mu \mathrm{s}}{\mu \mathrm{s}}$ | $7$ |
|  | ${ }^{\text {t }}$ SE | Scan-to-Output Enable Time Digit Select Outputs All Data Outputs |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ |  | $\underset{\mu s}{\mu s}$ | 8 |
|  | ${ }^{\text {t }}$ CE | Count Input-to-Count Extend Delay to 1 or 0 |  | 15 |  | $\mu \mathrm{s}$ | 9 |
|  | tof | Count Input-to-Overflow Delay (On) |  | 15 |  | $\mu s$ | 9 |
|  | trof | Reset Input-to-Overflow Delay (Off) |  | 5 |  | $\mu s$ |  |

## NOTES:

1. $V_{D D}=O V$
2. $\mathrm{V}_{\mathrm{SS}} / \mathrm{V}_{\mathrm{GG}}$ differential no more than 25 V .
3. Internal pull-up resistors (approx $10 \mathrm{k} \mathbf{O h m}$ ) are provided at all inputs other than Count Input, Scan Input, and Decimal Point Input.
4. $V_{G G}=-12 \mathrm{~V} \pm 10 \%$. Outputs open.
5. Measurement made at $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}+0.4 \mathrm{~V}$. This condition is sufficient to represent a logic 0 and hold off or override the internal oscillators. Maximum current at $V_{1}=+0.4 \mathrm{~V}$ is $1.6 \mathrm{~mA} .400 \mu \mathrm{~A}$ source current at $\mathrm{V}_{\text {SS }} \mathbf{- 1 . 0}$ is sufficient to represent a logic 1 and hold off or override the internal oscillators.
6. IOL measured at $\mathbf{V}_{\mathbf{O}}=\mathrm{V}_{\mathrm{SS}}-\mathbf{0 . 7 5 V}$. (Direct driving base of PNP with emitter tied to +5 ).
IOH measured at $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}+0.75$. (Direct driving base of NPN with emitter tied to $V_{D D}$ ).
7. Delay measured from the negative edge of the Scan Input.
8. Delay measured from the rising edge of the Scan Input.
9. Delay measured from the negative edge of the Count Input.

## DESCRIPTION OF OPERATION

(Further information on the operation of Mostek's family of 4 -digit Counter/Decoders may be found in the MK 5002 Application Report).

## COUNTER LOGIC \& TIMING

The Decade counters are synchronously incremented on the negative edge of the Count Input. The internal oscillator on this input may be overridden by an external signal source or may be allowed to oscillate at a frequency set by a single capacitor tied to this input from the VSS or VDD supply. In systems with considerable noise, better oscillator stability exists when the capacitor is tied to VSS.

## SCAN CONTROL LOGIC \& TIMING

The Digit-Select Counter is incremented by a negative edge on the Scan Input. During the time the Scan Input is at 0 , the 7 -segment and Digit-Select outputs are forced off and the complement BCD outputs are forced to logic 1. The off level of the 7-segment and BCD outputs is determined by the state of the True/ Complement input. (See Truth Tables.) This remains until the Scan Input returns to logic 1.

The Digit-Select Counter is a one-of-four counter, scanning from MSD (Most Significant Digit) to LSD' (Least Significant Digit), enabling one quad latch output at a time, and presenting a logic 1 to the corresponding Digit-Select output.
The internal oscillator on this input may be overridden by an external signal source or may be allowed to oscillate at a frequency set by a single capacitor tied to this input from the VSS or VDD supply. In systems with considerable noise, better oscillator stability exists when the capacitor is tied to VSS.

## TRANSFER LOGIC \& TIMING

While the Transfer input is a logic 0 , data in the decade counters is transferred to the static storage latches. This input may be left at 0 for a continuous transfer-and-display mode, or may be pulsed periodically to store only on command.
Termination of a transfer command occurs internally when the input is taken to a logic 1 and the next Count Input negative edge occurs. This allows asynchronous Count and Transfer operation since the transfer is terminated prior to incrementing the counters. This means that a Count Input negative edge must follow a Transfer command before a Reset is applied to prevent transfer of invalid data. An external Reset Command must be delayed at least one Count Input negative edge following a Transfer. External transfer should terminate at least $1 \mu \mathrm{~s}$ prior to this Count negative edge and Reset should occur no sooner than $1 \mu_{\mathrm{s}}$ following that edge.

## RESET CONTROL

The decade counters are reset to 0,000 when the Reset Input is at logic 0 . The Reset Input at logic 0 also forces the Scan to the MSD output and resets the Overflow Latch output to a logic 1 (if previously
latched to a logic 0). It maintains this condition as long as the logic 0 is present at the Reset Input and overrides all other associated inputs. As indicated previously, the decade counters should not be reset until a transfer has been terminated.

Since the Reset Input resets the Scan Counter to MSD, the scan rate must be much faster than the reset rate to allow the lesser significant digits to be enabled. Therefore, FScan must be much greater than four times FReset.

Ideally, the Reset pulse should also be made narrow to prevent its duration from causing the MSD to be ON much longer than the other digits and thus appear to be brighter.

## LEADING ZERO BLANKING

At the start of each MSD to LSD scan, blanking of leading zeros occurs until the first non-zero number occurs in the display or the Decimal Point Input is clocked. Any number following will be displayed. Leading zero blanking does not affect the BCD outputs or the LSD in the display which is displayed even if zero. The LSD output resets the blanking circuitry to begin blanking zeros in the next scan cycle.

The Decimal Point Input pin should be brought to logic 0 at the time the character is enabled that contains the decimal point. The first non-zero number or the Decimal Point Input signal in the scan cycle puts the blanking circuitry in the unblanking mode. If the Reset In (forces the Scan Counter to the MSD) occurs when the circuit is in the unblanked mode, the first complete MSD to LSD scan will be done in the unblanked mode. This could result in a dimly displayed leading zero. A simple solution to this problem would be to force the Blanking Input low during a reset and release it only after an LSD has occurred.

Leading zero blanking may be inhibited by wiring the Decimal Point Input to ground. The MK 5007 does not have a pin for Decimal Point Input and therefore does not have leading zero blanking.

## OTHER INPUTS

The Blanking Input at logic 0 forces the 7 -segment outputs to the off-state and the BCD to the equivalent of the number zero. This condition is maintained on a DC basis as long as the Blanking Input is 0 . The. Digit-Select outputs continue to operate at the scan rate as described.
A True/Complement control inverts both BCD and 7 -segment outputs when at logic 0 . Depending upon the display used, combinations of the Blanking Input and True/Complement Control can be chosen to give a lamp test.
The Decimal Point Left or Right control allows the use of displays with the decimal point physically located on the left or right of the numeral. Logic 1 is decimal-point-left. In the right mode, even though
the Decimal Point Input is clocked, unblanking is delayed until the following digit is enabled.

## OUTPUTS

All output buffers on the MK 5002 family are pushpull. A negative power supply terminal, $V_{G G}$, is provided to increase the drive capabilities of these output buffers. Since the VGG supply is connected only to these output buffers, it has no effect on any other device characteristics.

Output characteristics are covered in the MK 5002
Application Report which illustrates the effects of
Output characteristics are covered in the MK 5002
Application Report which illustrates the effects of VGG with current to be expected at various output
voltages. VGG with current to be expected at various output
voltages.

The outputs are designed to drive directly to the base of common-emitter transistors, so that output voltage is clamped or maintained at a potential where the MK 5002 is able to sink or source its greater amount of current.

## PIN CONNECTIONS

The MK 5002/5/7 is available in a 28 -pin dual in-line package, a 24 -pin dual in-line package, and a 16-pin dual in-line package. Only the 28 -pin package contains all available functions.


MK 5007P
MK 5007N


# USING THE MK5002/ MK5007 MOS 4-DIGIT COUNTER CIRCUITS 

## Using The MK 5002/MK 5007 MOS 4 Digit Counter Circuits

## INTRODUCTION

This Applications Note describes the functional features of Mostek's MK 5002 and MK 5007 low-power counter circuits. Interfacing to LED incandescent, and gas-discharge displays is described. Cascading of circuits to provide a display of eight or more digits, and an annunciator application are also included. The MK $5002 P$ is an MOS counter circuit containing internal synchronous, 4 -decade counters, static storage latches, BCD and 7 -segment outputs, multiplex logic and leading-zero blanking circultry. The MK 5007 P is identical to the MK 5002 P, except that the 7 -segment outputs, leading-zero blanking controls, and other connections have been omitted in order to provide a counter circuit in a 16 -pin package. Complete functional descriptions and specifications for the MK 5002 and MK 5007 are included in the data sheet for these products.

## DESCRIPTION OF OPERATION

Negative-edge transitions at the Count Input Increment the $\div 10,000$ counter. This counter's state is set in the latches when the Transfer Input is low (logic 0). The Scan Input drives an internal $\div 4$ counter, routing one decade count at a time to the output via the 7 -segment decoder. The selected digit is indicated via the Digit Select output.
The decoders are scanned from MSD (Most Significant Digit) to LSD (Least Significant Digit). Leading zeros, i.e., zeros which precede the non-zero numbers or the decimal point, are automatically blanked on each MSD to LSD scan, with the exception of the LSD, if selected with the MK 5002. Leading zero blanking is not available with the MK 5007.

MK5002P
PIN CONNECTIONS


FUNCTIONAL DIAGRAM


MK5007P
PIN CONNECTIONS

| $10^{1}$ DIGIT SELECT (MSO) 1 [- | 716 vs |
| :---: | :---: |
| $10{ }^{0}$ digit select $2-$ | ¢ 15 V ¢ 6 |
| 10 DIGIT SELECT 3 - | 14 V00 (GND) |
| $10^{\circ}$ DIGIT SELECT (LSO) 4 - | 913 $2^{2}$ BCD OUT LSB |
| TRANSFER INPUT 50 | -12 21 BCD OUT |
| RESET INPUT 6 | $112{ }^{21} \mathrm{BCD}$ OUT |
| COUNT INPUT $7 \square$ | $\square 10{ }^{1}$ BCD OUT MSB |
| COUNT EXTEND 8 - | 9 scan input |

FIG. 1: 4-digit led display system


## OUTPUT CHARACTERISTICS

The MK 5002/7 outputs were designed to drive com-mon-emitter transistors. Output sink current is specified with the output directly driving the base of a PNP transistor whose emitter is connected to the $\mathrm{V}_{s s}$ potential. Output source current is specified with the output directly driving the base of an NPN transistor whose emitter is connected to $V_{D D}$ or ground. Therefore, in both cases the voltage at the output is clamped by the turned-on transistor. The MK 5002 provides a True/ Complement input to select the desired logic state for a segment ON condition.
The curve shown in Fig. 2 reflects the guaranteed minimum sink/source available at the outputs at various potentials of $V_{G G}$ (see Power Supply Considerations) with the following conditions:

1. Sink current measured at $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}-0.75 \mathrm{~V}$ (transistor clamp)
2. Source current measured at $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}+0.75 \mathrm{~V}$ (transistor clamp)
3. $\mathrm{V}_{\mathrm{DD}}=$ ground
4. $\mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$ (worst-case for measurement)

FIG. 2: OUtPut current vs supply voltage, vga



FIG. 7: INTERFACING WITH COMMON CATHODE LED's
(SUCH AS HEWLETT.PACKARD 5082.7200 SERIES, MONSANTO MAN.3)


FIG. 9: INTERFACIMG WITH FILAMENT DISPLUYS
(SUCH AS SHELLY 3015 CN, PINLITE 03.15, LUMINETICS SERIES 90)


## POWER SUPPLY

## Power Supply Considerations

All internal circuitry, including oscillators, of the MK 5002 operates from a single power supply, using only $V_{S S}$ and $V_{D D}$. A provision is made, however, to bring in a more negative supply, $V_{G G}$, to increase the drive capability of the output buffers.
For applications where a single supply is desired the lack of drive in the output buffers must be compensated. In order to assure a rapid pull-down at the circuit outputs it is recommended that $100 \mathrm{~K} \Omega$ resistors be connected between the outputs and ground. In addition several things can be done to compensate for the lack of drive that the displays will experience. These include:

1. Increasing $\mathrm{V}_{5 S}$. See output sink-source characteristics in Fig. 2 and Fig. 3.
2. Selecting high-gain transistor buffers. (Refer to TI TIS 92 [NPN] and TIS 93 [PNP] transistors.)
3. Decreasing $R_{L}$ value and increasing Scan Input duty cycle to be on (high state) more than $80 \%$ of the time.
4. Selecting red filter for GaAsP LED's to reduce background illumination and increase contrast.
See also Operating Considerations.

## DECIMAL POINT CONTROLS

## Decimal Point Control Blanking

As described previously, zeros preceding the decimal point are blanked (on the MK 5002 only). The negative edge of the Decimal Point Input sets the blanking circuit to the unblank condition. Therefore an input is required for each MSD to LSD scan cycle since the blanking circuit is reset to the blanking condition at each MSD occurrence. A converiient method of providing this clock input at the selected position is to use the Digit Select character enable lines, as illustrated in the following
circuits. Since the Digit Select is a high-going signal when true, this signal must be inverted prior to entry to the Decimal Point Input (which requires a negative-going signal).

## Decimal Point Left or Right

This feature is provided on the MK 5002 so that the device will operate displays with the decimal-point physically located on the left or right of the selected digit. In the Decimal Point Right mode (Decimal Point control tied to ground), even though the Decimal Point input is triggered, unblanking will not commence until the next digit is enabled.

FIG. 10: CLOCKING DECIMAL POINT INPUT FOR COMMON-ANODE LED's


FIG. 11: CLOCNING DECIMAL POINT INPU FOR COMMON-CATHODE LED'S


MPS.A13 (4)

## INTERNAL OSCILLATORS

## Count Oscillator

An internal Count Oscillator is provided for use where a constant input rate is desired (or it may be overridden by operating the Count Input directly from TTL/DTL levels). This feature provides a fixed time base for a count of 0 to 10,000 , for use in such applications as DVM's (Digital Volt Meters) and A-D converters. A single capacitor on the input as shown in Fig. 12 may be used to control the oscillator frequency.
A resistor, shown as $R_{1}$, is not required, but may be used when desired to trim the frequency to a more exact setting. Typically, $R_{1}$, should be in the range of 30 k Ohms to 150 k Ohms. A value below about 30 k Ohms may prevent oscillation while resistances above 150 k Ohms have little effect

## Scan Oscillator

An internal Scan Oscillator is provided for use where a constant scanning or multiplexing rate is desired (or it may be overridden by operating the Scan Input directly from TTL/DTL levels). This feature provides an asynchronous scan rate requiring only a timing capacitor, as shown in Fig. 14, eliminating extra clocking circuits. A trimming resistor may also be used, similar to that shown in Fig. 12, If desired. A trimpot tied to ground, shown here as $R_{2}$, may be used instead to control the duty cycle of the Scan Input. The lower the value of $R_{2}$, the less time the Scan Input is at high and the selected digit is ON. (Note that $R_{1}$ or $R_{2}$ may be used but not both.)
Without resistors, the duty cycle of any given digit is about twenty-four per cent.


FIG. 13: TYPICAL COUNT IMPUT OSCILLATOR FREQUENCY vs. CAPaCITANCE



FIG. 15: TYPICAL SCAN IMPUT OSCILLUTOR FREOUENCY vs. CAPACITANCE (al $T_{A}=25 C$ and $V_{S S}=+5 V$ )



## CASCADING THE MK 5002

Two or more MK 5002 circuits can be conveniently cascaded when a display of more than four digits is required. Fig. 16 illustrates cascading with two MK 5002 circuits for an 8 -digit display. Each segment output from the two circuits is buffered with a single-ended transistor buffer. This allows both circuits to be wiredORed to the one set of seven segment lines from the 8 -digit display. Each of the digit select outputs should be buffered to drive the corresponding display digit. Complement Scan Inputs are applied to the circuits. When the Scan Input is low on one device, the 7 -segment outputs are high, the Digit Select outputs are low and the corresponding display is unaffected by that device. The other device meanwhile displays one of its digits because its Scan Input is high. By making the Scan Input a square wave of greater than 500 Hz in frequency, each digit will be displayed an equal length of time. Additional logic is shown between the two 5002 circuits to retain leading zero blanking for the full eight digits. Until circuit (1) reaches a count of 10,000 , circuit (2) has its blanking input held low, forcing all its segment lines high and preventing the least significant digit (zero) from being displayed by this circuit. After circuit (1) reaches a count of 10,000 , its overflow latch output raises the blanking input on (2) and maintains this state until a reset condition occurs. The overflow latch output on (1) also forces the decimal input on (1) low so that leading zeros on this display will not be blanked. Without this provision the number 10,000 would be displayed as BBB1 BBBO resulting in a readout of $1--0$, [circuits (2) and (1), respectively, $\mathrm{B}==\mathrm{Blank}$ ]. With this feedback the correct number is displayed, BBB1 0000 , or a readout of $\ldots-10000$.

## USING THE MK 5002/5007 P IN ANNUNCIATORS/CONTROLLERS

In some applications where the MK 5002/7 is used as a totalizer or event counter it is desirable to select a predetermined count to halt or start an operation, or to set off an alarm. Fig. 17 shows one method of comparing the count of the MK 5002/7 with a preset BCD code. This code could be hard-wired or supplied by a BCD-encoded switch.
It should be noted that the digit strobes and complementary BCD data supplied by the MK 5002/7 will have to be buffered to drive the TTL loads. The frequency should also be greater than or equal to four times the Count frequency. This will prevent the count in the MK $5002 / 7$ from changing before a complete cycle of all four digits can be made.
$\qquad$



\&/D Converter
Analoy Muttplexar

# MOSTEK 

## FEATURES

$\square$ Ion-implanted for full TTL/DTL compatibility
ㅁ Internal clock operates from:
External signal
External RC network
External crystal

## Operates DC to above $\mathbf{2 M H z}$

Binary-encoded for frequency selection
## DESCRIPTION

The MK 5009 is a highly-versatile MOS oscillator and divider chain manufactured by Mostek using its depletion-load ion-implantation process and P-channel technology. The 16-pin DIP package provides frequency division ranges from 1 to $36 \times 10^{8}$. The circuit will operate from any of three frequency sources: the internal oscillator with an external RC combination; the internal oscillator with an external crystal; or with an externally-applied TTL signal. Control inputs provide additional versatility and allow the circuit to be used in a variety of applications including instruments, timers, and clocks.

With an input frequency of 1 MHz , the MK 5009 provides the basic time periods necessary for most frequency-measuring instruments, i.e., $1 \mu_{\mathrm{s}}$ through 100 seconds. One minute, ten-minute, and one-hour periods are also available using a 1 MHz input. Using a $1 / 1.2 \mathrm{MHz}$ input, the MK 5009 can also provide a $50 / 60 \mathrm{~Hz}$ output for accurate generation of line frequencies in portable instruments or clocks.

The time-base output (TIME OUT) is a square wave, its frequency determined by the selected counter division and by the oscillator frequency or external input. The falling edge of the output square wave should be used to control external gating circuitry.


## FUNCTIONAL DIAGRAM



TIME OUT

| ADDRESS INPUTS |  |  |  | WITHOUT RESET$\begin{aligned} & \mathbf{R}_{\text {max }}=\mathbf{0} \\ & \mathbf{R}_{0}=0 \end{aligned}$ | RESET |  | BYPASS MODES (see page 3) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 23 | 22 | 21 | 20 |  | Reset Max. <br> $R_{\text {max }}=1$ <br> $\mathrm{R}_{\mathrm{o}}=0$ | Reset Min. <br> $R_{\text {max }}=0$ <br> Ro $=1$ | $\begin{aligned} & \text { Mode } 1 \\ & R_{\text {MAX }}=V_{G G} \\ & R_{O}=0 \end{aligned}$ | $\begin{aligned} & \text { Mode } 2 \\ & R_{\text {max }}=0 \\ & R_{0}=V_{G G} \end{aligned}$ | $\begin{gathered} \text { Mode } 3 \\ R_{\text {MAX }}=V_{G G} \\ R_{\mathcal{O}}=V_{G G} \end{gathered}$ |
| 0 | 0 | 0 | 0 | $\div 10^{0}$ | $\div 10^{\circ}$ | $\div 10^{\circ}$ | $\div 10^{\circ}$ | $\div 10^{\circ}$ | $\div 10^{\circ}$ |
| 0 | 0 | 0 | 1 | $\div 10^{1}$ |  |  | $\div 10^{1}$ | $\div 10^{1}$ | $\div 10^{1}$ |
| 0 | 0 | 1 | 0 | $\div 10^{\circ}$ | Resets | Resets | $\div 10^{2}$ | $\div 10^{2}$ | $\div 10^{2}$ |
| 0 | 0 | 1 | 1 | $\div 10^{3}$ |  |  | $\div 10^{3}$ | $\div 10^{3}$ | $\div 10^{3}$ |
| 0 | 1 | 0 | 0 | $\div 10^{4}$ | counters | counters | $\div 10^{4}$ | $\div 10^{4}$ | $\div 10^{4}$ |
| 0 | 1 | 0 | 1 | $\div 10^{5}$ |  |  | $\div 10^{2}$ | $\div 10^{5}$ | $\div 10^{2}$ |
| 0 | 1 | 1 | 0 | $\div 10^{6}$ | to their | to their | $\div 10^{3}$ | $\div 10^{6}$ | $\div 10^{3}$ |
| 0 | 1 | 1 | 1 | $\div 10^{7}$ |  |  | $\div 10^{4}$ | $\div 10^{7}$ | $\div 10^{4}$ |
| 1 | 0 | 0 | 0 | $\div 10^{8}$ | highest | lowest | $\div 10^{5}$ | $\div 10^{5}$ | $\div 10^{2}$ |
| 1 | 0 | 0 | 1 | $\div 6 \times 10^{7}$ |  |  | $\div 6 \times 10^{4}$ | $\div 6 \times 10^{4}$ | $\div 6 \times 10^{1}$ |
| 1 | 0 | 1. | 0 | $\div 36 \times 10^{8}$ | states | states | $\div 36 \times 10^{5}$ | $\div 36 \times 10^{5}$ | $\div 36 \times 10^{2}$ |
| 1 | 0 | 1 | 1 | $\div 6 \times 10^{8}$ |  |  | $\div 6 \times 10^{5}$ | $\div 6 \times 10^{5}$ | $\div 6 \times 10^{2}$ |
| 1 | 1 | 1 | 0 | $\div 2 \times 10^{4}$ |  |  | $\div 2 \times 10^{1}$ | $\div 2 \times 101$ | $\div 2 \times 10^{1}$ |
| 1 | 1 | 1 | 1 | Ext. In. | Ext. In. | Ext. In. | Ext. Int. | Ext. Int. | Ext. Int. |

[^2]
## ABSOLUTE MAXIMUM RATINGS

Voltage on Any Terminal Relative to VSS ............................... . +0.3 V to - 20 V
Operating Temperature Range (Ambient) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range (Ambient). . . . . . . . . . . . . . . . . . . . . . . . . . . . . $55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

RECOMMENDED OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}\right)$

|  | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SS }}$ | Supply Voltage | + 4.5 |  | + 5.5 | V |  |
| $V_{D D}$ | Supply Voltage | 0.0 |  | 0.0 | V |  |
| $V_{G G}$ | Supply Voltage | -9.6 |  | - 14.4 | V |  |
| $f_{\text {xtal }}$ | Crystal Frequency | 0.1 |  | 2.0 | MHz |  |
| $\mathrm{f}_{\mathrm{RC}}$ | RC Frequency | DC |  | 200 | kHz |  |
| $\mathrm{f}_{\mathrm{EXT}}$ | External Frequency | DC |  | 2.0 | MHz |  |
| $t_{\text {PL }}$ | Logic 0 Pulse Width, $\overline{\text { CLAMP }}$ Ext. Input | - |  |  |  | Note 5 |
|  |  | 200 |  |  | nsec |  |
| $\mathrm{t}_{\mathrm{PH}}$ | Logic 1 Pulse Width, Ext. Input Reset Max Reset 0 | 200 |  |  | nsec |  |
|  |  | 10.0 |  |  | $\mu \mathrm{sec}$ |  |
|  |  | 10.0 |  |  | $\mu \mathrm{sec}$ |  |
| R | Feedback Resistance | . 01 |  | 2.5 | $\mathrm{M} \Omega$ | Fig. 1 |
| $\mathrm{V}_{11}$ | Input Voltage. Logic 0, Reset Inputs Reset (Bypass Mode) All Other Logic Inputs Input Voltage, Logic 1, All Logic Inputs | 0.0 |  | 0.8 |  |  |
|  |  | $V_{G G}$ |  | $V_{G G}+1.0$ | V | Note 2 |
|  |  |  |  | ${ }^{\circ} \mathrm{O}$ 0.8 | v |  |
| $\mathrm{V}_{\text {IH }}$ |  | $V_{5 s}-1.0$ | $\mathrm{V}_{\text {ss }}$ | $\mathrm{v}_{\text {ss }}+0.3$ | V |  |

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{SS}}=+5 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{GG}}=-12.0 \mathrm{~V} \pm 20 \% ; 0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}\right)$

|  | PARAMETER | MIN | TYP $\dagger$ | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & I_{s s} \\ & I_{G G} \end{aligned}$ | Supply Current, $\mathrm{V}_{\text {SS }}$ Supply Current, $\mathrm{V}_{\mathrm{GG}}$ |  | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 11.0 \\ & 11.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | Note 1 |
| $1 / 1$ | Input Current, Logic 0 |  |  | - 1.6 | mA | Note 2: $V_{1}=0.4 \mathrm{~V}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | Output Voltage, Logic 0 Output Voltage, Logic 1 | 2.4 |  | 0.4 | $\begin{aligned} & v \\ & v \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{oL}}=1.6 \mathrm{~mA}^{*} \\ & \mathrm{I}_{\mathrm{OH}}=-40 \mu \mathrm{~A}^{*} \end{aligned}$ |
| $\mathrm{f}_{\text {STA }}$ | Frequency Stability w/ Volt. Change, RC Mode / Temp. Change, RC Mode Crystal Mode |  | $\begin{aligned} & \pm 3.0 \\ & -0.2 \end{aligned}$ |  | $\begin{aligned} & \% / \mathrm{V} \\ & \% /{ }^{\circ} \mathrm{C} \end{aligned}$ | Note 3 <br> Note 4 |
| $\mathrm{t}_{\mathrm{c}}$ 。 | Jitter, Edge-to-Edge Variation |  | <15 |  | nsec | Temp. \& Supply Voltage Constant |

[^3]- $V_{O H}, V_{O L}$ apply only to Time Out.


## DESCRIPTION OF OPERATION

The MK 5009 consists basically of a series of counters, selectable via an internal multiplexer. The $\div 101$ counter output is used to generate an internal clock signal for the $10^{2}$ through $36 \times 10^{8}$ counter stages, which are fully synchronous with each other.

## OSCILLATOR CONTROLS

Operation in the RC oscillator mode is achieved as shown in Figure 1. Frequency, $f$, is approximately $0.8 / R C$. The clamp circuit can be used in the RC mode to provide one-shot or accurate start-up operations. When Clamp goes to a logic 0 , the internal circuitry is held at a reference level so that upon release of the Clamp (return to logic 1), the oscillator's first cycle will be a full cycle.

The crystal oscillator mode is shown in Figure 2. It operates in the parallel resonant mode. The crystal used should operate properly with a 5 mW drive level and should have a loading capacitance ( $C_{L}$ ) of 32 pF . Values for the resistors are chosen to bias the internal circuitry for optimum performance. The two capacitors are chosen to provide the loading capacitance ( $C_{L}$ ) specified for the selected crystal. It is recommended that $\mathrm{C} 1=\mathrm{C} 2=1 / 2 \mathrm{C}_{\mathrm{L}}$.

## RESET/BYPASS CONTROL

The MK 5009 provides two different reset conditions. A positive-going pulse of $10 \mu \mathrm{~s}$ or longer on Reset 0 will reset counters to their lowest state, while a positive-going pulse at Reset Max will reset counters to their highest state. The Reset Max control enables the user to set up the counters to provide a falling edge at the next oscillator cycle or negative-going external input, regardless of which divider chain is selected.

In addition, taking one or both Reset Inputs to the most negative voltage, $\mathrm{V}_{\mathrm{GG}}$, allows bypassing portions of the divider chain for testing or other purposes (see table on page 1).

## EXTERNAL/INTERNAL <br> FREQUENCY SOURCE

When using an external signal source to operate the MK 5009, that signal should be applied at the External Input (Pin 3), and the External/Internal Select (Pin 5) should be brought to logic 1.

For operation with an internal signal, the External/ Internal Select should be at logic 0.

## OSCILLATOR OUTPUT

The oscillator output, provided at $\operatorname{Pin} 10$, is not a true logic output, but may be used to drive a high impedance device such as a junction FET or other MOS circuitry.

EXT/INT tied to VDD


Figure 1

EXT/INT tied to VDD


Figure 2

## PIN CONNECTIONS



## APPLICATION-10MHz Frequency Counter

The circuit shown below is a frequency counter capable of counting input rates up to 10 MHz , selected in four ranges. The MK 5009 provides the time base intervals while the Mostek MK 5002 counter circuit provides counting, storage, and display functions. Two decades of prescaling using TTL are employed. TTL one-shots provide proper timing for the 5002.

To replace the functions of the MK 5009, an active device and Schmitt trigger for the crystal oscillator would be needed, plus six 7490's to achieve the correct time out. Replacing the functions of the MK 5002 would require four 7490's, and four BCD-to-seven-segment decoders.


# MOSTEK 

MK5009 COUNTER
Application Note

## USING MOSTEK'S MK5009 COUNTER TIME-BASE CIRCUIT

# Using Mostek's MK 5009 Counter Time-Base Circuit 

## DIGITAL FREQUENCY METER

The 100 kHz frequency meter which can be battery operated is illustrated schematically in Figure 1. The +5.4 V power required is supplied by four C cells and a series diode. Since most of the 200 mA required is used in the LED display, it is advantageous to employ a "push-to-read" function on the meter. This is easily accomplished by using either a MOSTEK MK 5002 or MK 5005 as the counting device and display driver. If an unconditional reset is applied to the U-6 flip-flop, to be released only when the display is to be read, the display normally will be blanked.

The circuit's input responds to a +5 V signal. A more general purpose front end, if desired, could be added to the NAND gate U3. The range of the meter could also be expanded by using decade prescalers at the input.

The timing diagram in Figure 1 also shows the interface timing between the MK 5009 and MK 5002. Basic C/MOS one-shots are used to conserve power; but if battery operation is not required, standard TTL one-shots can be used. The four one-shots generate the following times; transfer pulse width (at the end of a measurement period); time delay between the transfer pulse and count negative edge; count negative edge; and reset pulse width. To obtain an accurate time-out interval on the MK 5009, a flipflop is used to count two consecutive negative edges of the Time-Out output.

This simple circuitry gives a 4-digit frequency meter with crystal-controlled accuracy, typically requiring 8 mA from the positive supply and 5 mA from the negative supply, excluding display power.


## PULSE GENERATOR



## PULSE GENERATOR

An extremely versatile pulse generator requiring few components is easily built using the MK 5009. Three MK 5009 circuits are used, as shown in Figure 2, to provide the three essential pulse generator elements: (1) a frequency source to determine pulse repetition rate; (2) a variable time delay; and (3) a pulse width generator.

This circuit provides repetition rates from 0.1 Hz to 100 kHz with delay times and pulse widths from $10 \mu$ to 10 seconds. Range selection is obtained by selecting the appropriate dividers, so that only three RC circuits are required. This eliminates the requirement for a different RC combination for each decade, commonly found in commercial instruments. Decade selection is accomplished by a binary code at the inputs to each MK 5009, which could be provided by a coded rotary or thumbwheel switch. The vernier control is a 500 k potentiometer. A 100 k potentiometer is used as a trimmer for initial calibration. External TTL control logic is used to capture the accurately-controlled negative edges as they emerge from each MK 5009. The Reset and Clamp: Inputs allow synchronization and first-cycle accuracy from the time-base circuits.

Other features can be added to the basic circuitry shown in Figure 2. For example, the output amplitude can be made adjustable by using high-voltage, open-collector TTL circuitry with potentiometer control for amplitude. An extra position can be used on the frequency selection switch for an ex-
ternal trigger source. This trigger source should be connected to the first control D-type latch in lieu of the output from the 5009 (1). The frequency range may even be extended to 1.0 MHz with time delays reduced to $1 \mu \mathrm{~s}$, although some loss in RC stability would occur since the recommended data sheet frequency has been exceeded.

## DIGITALLY-PROGRAMMABLE ONE-SHOT

Using the MK 5009 in the circuit shown in Figure 3 results in a very accurate one-shot which is digitally programmable. Four decades of thumbwheel switches allow pulse-width selection from 0.1 to 999.9 seconds, or 0.1 to 999.9 milliseconds, depending on the range selected. To indicate how the circuit functions, a general description of a typical one-shot application is used.

The user determines the required one-shot pulse width, for example 800.7 seconds. He must also determine desired output pulse polarity, i.e., (OUT or OUT). The time is entered in the thumbwheel switch, the range switch is put in "Seconds", the mode select switch is put at 'Monostable"' and "Reset/Halt" is depressed momentarily.

To start the cycle, the "Start" button is depressed. This gates in the 1 MHz clock from the MK 5009 through the C/MOS-to-TTL buffer. The first clock pulse is used to strobe the MSD into the variablemodulo counter (74192). (Actually the nine's complement is supplied to the counter through the BCD switch multiplex circuitry.) The $\div \mathrm{N}$ counter divides

the 1 MHz clock by the integer value of the MSD. The states of flip-flops FFA and FFB determine which digit (or decade range) is being processed.

When the Time Out output from the MK 5009 completes its time cycle, it advances the state counter, selects the next digit to be processed, and then changes the variable modulo counter to correspond to this new digit. If the next digit happens to be a zero, the flip-flops (FFA and FFB) are toggled at the 1 MHz rate until a non-zero digit is found. In the example given ( 800.7 seconds) after timing of the 800 seconds is complete, the flip-flops would toggle through the second and third digits to ". 7 ", the first non-zero digit, and count the remaining 7/10 second.

However, the one-shot may also be operated in an "astable" mode which results in a square-wave output with a period equal to twice the dial setting. Once the circuitry is started it will free-run until either the mode is changed or the Reset button is depressed.

Because of the synchronous nature of the MK 5009 counters, there should be no timing errors associated with the decade selection switching. The synchronous nature of the MK 5009 counters and processing the digits from MSD to LSD enables the circuit to operate without being reset and therefore does not introduce an additional time delay.

Further, the potential problem of timing errors at the beginning of a cycle is eliminated, since there
is ample time ( 500 ns ) to load a new digit integer code before the load command is taken away. This is true for either timing range, seconds or milliseconds.

## FURTHER DESIGN APPLICATIONS

This basic design can be extended to accomplish a programmable sequence timer. Any kind of ROM (programmable, fixed mask, or diode matrix) can be used to contain all the times (BCD) codes for the required steps. A state counter of sufficient capacity can be used to control the addressing of the ROM.

Numerous applications for systems of this kind exist wherever a timed sequence of events is required, such as a photographic processing, process control, test sequences, and innumerable industrial applications.

## USE WITH 2.0 MHz CRYSTAL

In some applications a different crystal frequency (such as 2.0 MHz ) may be more readily available, although the actual requirements on the output might be decade divisions of 1.0 MHz . Figure 4 shows one way to accomplish this.

A 2.0 MHz crystal is used in the recommended circuit and the frequency at the Oscillator Output pin is divided by 2 by the flip-flop. The 1.0 MHz is then fed back into the chip at the External Input pin. The interface is constructed with C/MOS circuitry since it presents a very high input impedance which does not load down the oscillator output.

Use of C/MOS-to-TTL type inverters allows direct drive of the External input on the 5009 with its internal pull-up resistor.

This circuitry also provides a buffered 1.0 MHz (or 2.0 MHz ) signal which can be used as a self-check input for a frequency meter without excessively loading the Oscillator Output.

## USE WITH 2.0 MHz CRYSTAL



Figure 4

## INTERNAL CONFIGURATION OF THE MK 5009 OSCILLATOR CIRCUIT

As can be seen in Figure 5 (a), the basic oscillator section of the MK 5009 is fairly simple. It consists of two parts: an active device, Q1, for gain in the crystal mode of operation; and a Schmitt trigger and inverting buffer for wave-shaping the waveform at Feedback 2.

In the RC oscillator mode, Figure 5 (b), Feedback 1 is tied to VSS. This keeps Q1 off and effectively removes it from the circuit. One end of the timing capacitor and one end of the timing resistor are tied to Feedback 2. Osc. Out is connected to the other end of the resistor. The input at Feedback 2 is "squared-up", inverted, and used to drive Osc.Out,
which causes the RC voltage waveform to change polarity. The nominal upper and lower trip points for the Schmitt trigger are -1.5 V and -7.0 V respectively.

In the crystal oscillator mode, Figure 5 (c), Q1 is used as the active device. A resistor, nominally $25 \mathrm{k} \Omega$, is placed from Feedback 2 to VGG, serving as the load element for Q1. In practice the resistor should not have a value lower than $15 \mathrm{k} \Omega$. The RC product of this load resistor and the crystal loading capacitance should be smaller than $1 / \mathrm{fxtal}$, or the RC combination will affect the oscillator frequency. An inductance, or other external load network, can also be substituted for the load resistor. The device, Q1, has a width/length ratio of about 20 and a nominal gm of $60 \mu \mathrm{mhos}$.

INTERNAL CONFIGURATION OF THE MK 5009 OSCILLATOR CIRCUIT


Figure 5 (a)


Figure 5 (b)


Figure 5 (c)


General
Information

Frequency
Generator


## FEATURES

$\square$ Single 5-Volt Supply ( $\pm 5 \%$ )
$\square$ Low Power Dissipation - 6.825 mW (max) at 640 kHz

- Total Unadjusted Error $< \pm 1 / 2$ LSB
$\square$ Linerarity Error $< \pm 1 / 2$ LSB
$\square$ No Missing Codes
- Guaranteed Monotonicity
$\square$ No Zero Adjust Required
- No Full-Scale Adjust Required
$\square 108 \mu \mathrm{~s}$ Conversion Time (Typically)
$\square$ Easy Microprocessor Interface
Latched TTL-Compatible Three-State Output with
True Bus-Driving Capability8-channel Analog MultiplexerLatched Address Input
Fixed Reference or Ratiometric ConversionContinuous or Controlled Conversion
On-Chip Chopper-Stabilized Comparator
Low Reference-Voltage Current Drain


## DESCRIPTION

The MK50808 is a monolithic CMOS device with an 8bit successive approximation A/D converter, an 8channel analog multiplexer and microprocessorcompatible control logic. The 8-channel multiplexer can directly access any one of 8 single-ended analog channels. The 8 -bit A/D converter consists of 256 series resistors with an analog switch array, a chopperstabilized comparator and a successive approximation register. The series resistor approach guarantees

The pin configuration of the MK50808 is shown in Figure 1.

## PIN CONNECTIONS

Figure 1

monotonicity and no mıssıng coaes as well as allowing both ratiometric and fixed-reference measurements. The need for external zero and full-scale adjustments has been eliminated and an absolute accuracy of $\leqslant 1$ LSB, including quantizing error, is provided. A block diagram of the MK50808 is shown in Figure 2.

All digital outputs are TTL-compatible, all digital inputs are TTL-compatible with a pull-up resistor, and all digital inputs and outputs are CMOS-compatible; this makes it easy to interface with most microprocessors. The output latch is three-state and provides true busdriving capability (300ns from Three-State Control to Q Logic State with 200pF load). A Start signal initiates the conversion process, and, upon completion, an End-OfConversion signal is generated. Continuous conversion is possible by tying the Start-Convert pin to the End-ofConversion pin.

The MK50808 features low power, high accuracy, minimal temperature dependence, and excellent longterm accuracy and repeatability. These characteristics make this device ideally suited to machine and
industrial controls.
A block diagram of a microprocessor control system using the MK50808 is shown in Figure 3.

## MK50808 BLOCK DIAGRAM

Figure 2


TYPICAL MICROPROCESSOR CONTROL SYSTEM
Figure 3


## FUNCTIONAL DESCRIPTION (Refer To Figure 2 for a Block Diagram)

## ADDRESS, Pins 23-25

The address decoder allows the 8 -input analog multiplexer to select any one of 8 single-ended analog input channels. Table 1 shows the required address inputs to select any analog input channel.

## ADDRESS LATCH ENABLE, Pin 22

A positive transition applied to the Address Latch Enable (ALE) input latches a 3 -bit address into the address decoder. ALE can be tied to Start with parameter $t_{D}$ being satisfied.

## CLOCK INPUT, Pin 10

This Clock Input will accept an external clock input from 100 kHz to 1.2 MHz

## POSITIVE AND NEGATIVE REFERENCE VOLTAGES [REF ( + ) and REF ( - )], Pins 12 and 16

These inputs supply voltage references for the analog-to-digital converter. Internal voltage references are derived from REF ( + ) and REF ( - ) by a 256-R ladder network, Figure 4.

This approach was chosen because of its inherent monotonicity, which is extremely important in closedloop feedback control systems. A non-monotonic transfer characteristic can cause catastrophic oscillations within a system.

The top and bottom resistors of the ladder network in Figure 4 are not the same value as the rest of the

## ANALOG CHANNEL SELECTION

 Table 1| SELECTED <br> ANALOG CHANNEL | ADDRESS LINE |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | C | B | A |
| IN0 |  |  |  |  |
| IN1 |  | L | L | L |
| IN2 |  | L | L | H |
| IN3 |  | L | H | L |
| IN4 |  | L | H | H |
| IN5 |  | H | L | L |
| IN6 |  | H | H | H |
| IN7 |  | H | H | H |

resistors in the ladder. They are chosen so that the output characteristic will be symmetrical about its fullscale and zero points. The first output transition occurs when the analog signal reaches $+1 / 2$ LSB and succeeding transitions occur every 1 LSB until the output reaches full scale.

## ANALOG INPUTS, Pins 1-5, 26-28

These inputs are multiplexing analog switches which accept analog inputs from OV to $\mathrm{V}_{\mathrm{CC}}$.

The comparator is the most important section of the A/D converter because this section determines the ultimate accuracy of the entire converter. It is the DC drift of the comparator which determines the repeatability of the device. A chopper-stabilized comparator was chosen because it best satisfies all the converter requirements.

The chopper-stabilized comparator converts the DC input signal into an AC signal. This signal is amplified by a high-gain AC amplifier and the DC level is restored. This technique limits the drift component of the comparator because the drift is a DC component which is not passed by the AC amplifier.

Since drift is virtually eliminated, the entire $A / D$ converter is extremely insensitive to temperature and exhibits very little long-term drift and input offset error.

## RESISTOR LADDER AND SWITCH ARRAY

Figure 4


## START, Pin 6

The A/D converter's successive approximation register (SAR) is reset by the positive edge of the Start pulse. Conversion begins on the falling edge of the Start pulse.

A conversion in progress will be interrupted if a new Start pulse is received and a new conversion will begin.

## END OF CONVERSION, Pin 7

The End-Of-Conversion (EOC) output goes high when the conversion process has been completed. The positive edge of the EOC output indicates a valid digital output. Continuous conversion can be accomplished by tying the EOC output to the Start input. If the A/D converter is used in this mode, an external Start pulse should be applied after power up. End of Conversion will go low within 2 clock periods after the positive edge of Start.

## 8-BIT DIGITAL OUTPUT, Pins 8, 14, 15, 17-21

These pins supply the binary digital output code which corresponds to the analog input voltage. DO is the least significant bit (LSB) and D7 is the most significant bit (MSB). This output is stored in a TTL-compatible threestate output latch which can drive a 200pF bus from high impedance to either logic state in 300ns. Each pin can drive one standard TTL load.

## THREE-STATE CONTROL, Pin 9

The Three-State Control allows the converter to be connected to an 8 -bit data bus. A low level applied to this input causes the digital output to go to a high impedance state and a nigh level causes the output to go to a $Q$ logic state.

## ABSOLUTE MAXIMUM RATINGS* (Note 1)


#### Abstract

Absolute Maximum VCC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6.5V Operating Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MK50808 $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ MK50808-1 $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ Storage Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ}$ to $+150^{\circ} \mathrm{C}$ Power Dissipation at $25^{\circ} \mathrm{C}$ 500 mW Voltage at any Pin except Digital Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to $\mathrm{V}_{\mathrm{CC}}{ }^{+} 0.3 \mathrm{~V}$ Voltage at Digital Inputs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to +15 V 'Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ELECTRICAL OPERATING CHARACTERISTICS
MK50808, MK50808-1 (Note 1)

| SYM | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Power Supply <br> Voltage | Measured at $V_{C C}{ }^{\text {Pin }}$ | 4.75 | 5.00 | 5.25 | V |  |
| VLADDER | Voltage Across Ladder | From REF(+) to REF(-) | 0.512 | 5.12 | 5.25 | V | 2 |
| $\mathrm{V}_{\text {REF }}{ }^{(+)}$ | Voltage at Top of Ladder | Measured at REF(+) |  | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{+0.1}$ | V |  |
| $\begin{gathered} \begin{array}{l} V_{R E F}(+)+ \\ V_{R E F}(-) \end{array} \\ \frac{2}{2} \end{gathered}$ | Voltage at Center of Ladder | Measured at RLADDER $/ 2$ | $\frac{v_{c c}-0.1}{2}$ | $\frac{V_{c C}}{2}$ | $\left\|\frac{v_{C C}}{2}+0.1\right\|$ | V |  |
| $\mathrm{V}_{\text {REF }}(-)$ | Voltage at Bottom of Ladder | Measured at REF(-) | -0.1 | 0 | . | V |  |

## DC CHARACTERISTICS

All parameters are $100 \%$ tested at $25^{\circ} \mathrm{C}$. Device parameters are characterized at high and low temperature limits to assure conformance with the specification.
MK50808, MK50808-1
$4.75 \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant 5.25 \mathrm{~V},-40 \leqslant \mathrm{~T}_{A} \leqslant+85^{\circ} \mathrm{C}$ unless otherwise noted

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vinhigh | Logic Input High Voltage | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | 3.5 |  |  | V |  |
| $V_{\text {inlow }}$ | Logic Input Low Voltage | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ |  |  | 1.5 | V |  |
| $\mathrm{V}_{\text {outhigh }}$ | Logic Output High Voltage | lout $=-360 \mu \mathrm{~A}$ | $V_{C C}-0.4$ |  |  | V |  |
| Voutlow | Logic Output Low Voltage | $\mathrm{l}_{\text {our }}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| Itnhigh | Logic Input High Current | $\mathrm{V}_{\text {IN }}=15 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |  |
| Inlow | Logic Input Low Current | $\mathrm{V}_{\mathrm{IN}}=O \mathrm{~V}$ | -1.0 |  |  | $\mu \mathrm{A}$ |  |
| Icc | Supply Current | $\begin{aligned} & \text { Clk. Freq }=500 \mathrm{kHz} \\ & \text { Clk. } \text { Freq }=640 \mathrm{kHz} \end{aligned}$ |  | 300 | $\begin{aligned} & 1000 \\ & 1300 \end{aligned}$ | ${ }_{\mu \mathrm{A}}^{\mu \mathrm{A}}$ |  |
| lout | Three-State Output Current | $\begin{aligned} & V_{\text {OUT }}=V_{C C} \\ & V_{\text {OUT }}=O V \end{aligned}$ | -3 |  | 3 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |  |

DC CHARACTERISTICS
MK50808-1, $-40 \leqslant T_{A} \leqslant+85^{\circ} \mathrm{C} ;$ MK50808, $0^{\circ} \leqslant T_{A} \leqslant+70^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| PSR | Power Supply <br> Rejection | $4.75 \leqslant V_{\text {CC }}=V_{\text {REF }}(+)$ <br> $\leqslant 5.25 V_{;} V_{\text {REF }}(-)=G N D$ |  | 0.05 | 0.15 | $\% / V$ | 10 |
| RLADDER | Ladder Resistance | From $\operatorname{REF}(+)$ to <br> REF $(-)$ | 3.8 | 7 |  | $\mathrm{k} \Omega$ |  |

## ANALOG MULTIPLEXER

MK50808, MK50808-1
$-40^{\circ} \leqslant T_{A} \leqslant+85^{\circ} \mathrm{C}$ unless otherwise noted

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lon | On-Channel Input Current | $\mathrm{fc}_{\mathrm{c}}=640 \mathrm{kHz}$ During Conversion | -2 | $\pm .05$ | +2 | $\mu \mathrm{A}$ | 11 |
| loff( ${ }^{\text {( })}$ | Off - Channel. Leakage Current | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, V_{I N}=5 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 10 | 200 | nA |  |
| loff( -1 | Off - - Channel Leakage Current | $\begin{aligned} & V_{c c}=5 \mathrm{~V}, V_{I N}=0 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | -200 | -10 |  | nA |  |

CONVERTER SECTION
$\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {REF }}(+)=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}(-)=\mathrm{GND}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {COMPARATOR }} \operatorname{IN}, \mathrm{f}_{\mathrm{C}}=640 \mathrm{kHz}$
MK50808-1, $-40 \leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise noted

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 8 | Bits |  |
| Non-Linearity Error |  |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB | 3 |
| Zero Error |  |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB | 5 |
| Full-Scale Error |  |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB | 6 |
| Total Unadjusted Error | $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | $\begin{aligned} & \pm 1 / 4 \\ & \pm 1 / 4 \end{aligned}$ | $\begin{aligned} & \pm 1 / 2 \\ & \pm 3 / 4 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ | 7 |
| Quantizing Error |  |  |  | $\pm 1 / 2$ | LSB | 8 |
| Absolute Accuracy | $T_{A}=25^{\circ} \mathrm{C}$ |  | $\begin{aligned} & \pm 3 / 4 \\ & \pm 3 / 4 \end{aligned}$ | $\begin{gathered} \pm 1 \\ \pm 11 / 4 \end{gathered}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ | 9 |

MK50808, $0^{\circ} \leq T_{A} \leq+70^{\circ} \mathrm{C}$

| PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  | 8 | Bits | $\cdot$ |
| Non-Linearity Error |  | $\pm 1 / 2$ | $\pm 1$ | LSB | 3 |
| Zero Error |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB | 5 |
| Full-Scale Error |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB | 6 |
| Total Unadjusted Error |  | $\pm 1 / 2$ | $\pm 1$ | LSB | 7 |
| Quantizing Error |  | $\pm 1 / 2$ | LSB | 8 |  |
| Absolute Accuracy |  | $\pm 11 / 2$ | LSB | 9 |  |

FULL-SCALE, QUANTIZING AND ZERO ERROR
Figure 5


NON-LINEARITY ERROR
Figure 6


AC CHARACTERISTICS (Figure 7)


| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tws | Start Pulse Width |  | 200 |  |  | ns |  |
| $t_{\text {wale }}$ | Minimum ALE Pulse Width |  | 200 |  |  | ns |  |
| ts | Address Set-Up Time |  | 50 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{H}}$ | Address Hold Time |  | 50 |  |  | ns |  |
| tb | Analog MUX Delay Time from ALE | $\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{ON}} \leqslant 5 \mathrm{k} \Omega$ |  | 1 | 2.5 | $\mu \mathrm{S}$ | 12 |
| $\mathrm{t}_{\mathrm{H} 1}, \mathrm{t}_{\mathrm{HO}}$ | Three-State Control to Q Logic State | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & C_{L}=200 \mathrm{pF} \end{aligned}$ |  | 125 | $\begin{aligned} & 250 \\ & 300 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |  |
| $\mathrm{t}_{1 \mathrm{H},} \mathrm{t}_{\mathrm{OH}}$ | Three-State Control to $\mathrm{Hi}-\mathrm{Z}$ | $\begin{aligned} & C_{L}=10 \mathrm{pF} \\ & R_{L}=10 \mathrm{k} \Omega \end{aligned}$ |  | 125 | 250 | ns |  |
| $t_{c}$ | Conversion Time | ${ }^{\mathrm{f}} \mathrm{C}=640 \mathrm{kHz}$ | 106 | 108 | 110 | $\mu \mathrm{s}$ |  |
| $\mathrm{fc}_{\mathrm{c}}$ | External Clock Freq. |  | 100 | 640 | 1200 | kHz |  |
| $\mathrm{t}_{\text {EOC }}$. | EOC Delay Time |  | 0 |  | 2 | Clock Periods | 4 |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | At Logic Inputs At MUX Inputs |  | $\begin{gathered} 10 \\ 5 \end{gathered}$ | $\begin{aligned} & 15 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |  |
| Cout | Three-State Output Capacitance | At Three-State Outputs |  | 5 | 7.5 | pF |  |

TIMING DIAGRAM


## NOTES:

1. All voltages are measured with respect to GND.
2. The minimum value for $V_{\text {LADDER }}$ will give $2 m V$ resolution. However, the guaranteed accuracy is only that which is specified under "DC Characteristics"
3. Non-linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristics, Figure 6.
4. When EOC is tied to START, EOC delay is 1 clock period.
5. Zero Error is the difference between the actual input voltage and the design input voltage which produces a zero output code, Figure 5.
6. Full-Scale Error is the difference between the actual input voltage and the design input voltage which produces a full-scale output code, Figure 5.
7. Total Unadjusted Error is the true measure of accuracy the converter can provide less any quantizing effects.
8. Quantizing Error is the $\pm 1 / 2$ LSB uncertainty caused by the converter's finite resolution, Figure 5.
9. Absolute Accuracy is the difference between the actual input voltage and the full-scale weighted equivalent of the binary output code. This includes quantizing and all other errors.
10. Power Supply Rejection is the ability of an ADC to maintain accuracy as the power supply voltage varies. The power supply and $\mathrm{V}_{\text {REF }}(+)$ are varied together and the change in accuracy is measured with respect to full-scale.
11. Input Current is the time average current into or out of the chopperstabilized comparator. This current varies directly with clock frequency and has little temperature dependence.
12. This is the time required for the output of the analog multiplexer to settle within $\pm 1 / 2$ LSB of the selected analog input signal.

## FEATURES

- Single 5 Volt Supply ( $\pm 5 \%$ )
- Low Power Dissipation - 6.825 mW (max) at 640 kHz
$\square$ Total Unadjusted Error $< \pm 1 / 2$ LSB
$\square$ Linerarity Error $< \pm 1 / 2$ LSBNo Missing CodesGuaranteed MonotonicityNo Zero Adjust Required
$\square$ No Full-Scale Adjust Required$108 \mu$ s Conversion Time (Typically)
- Easy Microprocessor InterfaceLatched TTL Compatible Three-State Output with True Bus-Driving CapabilityExpandable 16-channel Analog Multiplexer
$\square$ Latched Address Input
$\square$ Fixed Reference or Ratiometric ConversionContinuous or Controlled ConversionOn-Chip or External Clock
- On-Chip Chopper-Stabilized Comparator
- Low Reference-Voltage Current Drain


## DESCRIPTION

The MK50816 is a monolithic CMOS device with an 8bit successive approximation $A / D$ converter, a 16 channel analog multiplexer and microprocessorcompatible control logic. The 16 -channel multiplexer can directly access any one of 16 single-ended analog channels and provides logic for additional channel expansion. The 8-bit A/D converter consists of 256 series resistors with an analog switch array, a chopperstabilized comparator and a successive approximation register. The series resistor approach guarantees monotonicity and no missing codes as well as allowing both ratiometric and fixed-reference measurements. The need for zero and full-scale adjustments has been eliminated and an absolute accuracy of $\leqslant 1$ LSB, including quantizing error, is provided.

The pin configuration of the MK50816 is shown in Figure 1 below:

## PIN CONNECTIONS

Figure 1


All digital outputs are TTL-compatible, all digital inputs are TTL-compatible with a. pull-up resistor, and all digital inputs and outputs are CMOS-compatible; this makes it easy to interface with most microprocessors. The output latch is three-state and provides true busdriving capability ( 300 ns from Three-State Control to Q Logic State with 200pF load). A Start Convert signal initiates the conversion process, and, upon completion, an End Of Conversion signal is generated. Continuous conversion is possible by tying the Start-Convert pin to the End-of-Conversion pin. The clock pin may be connected to an external oscillator or tied to ground to enable an on-chip oscillator.

The MK50816 features low power, high accuracy, minimal temperature dependence, and excellent longterm accuracy and repeatability. These characteristics make this device ideally suited to machine and industrial controls.

A block diagram of a microprocessor control system using the MK50816 is shown in Figure 3.


TYPICAL MICROPROCESSOR CONTROL SYSTEM


## FUNCTIONAL DESCRIPTION (Refer To Figure 2 for a Block Diagram)

## ADDRESS, Pins 33-36

The address decoder allows the 16 -input analog multiplexer to select any one of 16 single-ended analog input channels. Table 1 shows the required address and expansion control inputs to select any analog input channel.

## ADDRESS LATCH ENABLE, Pin 32

A positive transition applied to the Address Latch Enable (ALE) input latches a 4-bit address into the address decoder. ALE can be tied to Start with parameter $t_{l}$, being satisfied.

## COMMON OUTPUT, Pin 15

This is the output of the 16 -channel analog multiplexer. The maximum ON resistance is $3 \mathrm{k} \Omega$.

## EXPANSION CONTROL, Pin 37

Additional single-ended analog signals can be multiplexed to the $A / D$ converter by holding the Expansion Control low, disabling the multiplexer. These additional externally-multiplexed signals are to be connected to the Comparator Input and the device ground. Additional signal conditioning such as sample-and-hold or instrumentation amplification can be added between the analog signal and the Comparator Input.

## ANALOG CHANNEL SELECTION Table 1

| SELECTEDANALOG CHANNEL | AdDress line |  |  |  | EXPANSION CONTROL |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | D | c | B | A |  |
| ino | 1 | 1 | $L$ | 1 | H |
| IN1 | $L$ | 1 | L | H | H |
| IN2 | $L$ | 1 | H | $\stackrel{1}{4}$ | H |
| in3 | $L$ | 1 | H | H | H |
| IN4 | $L$ | H | 1 | L | H |
| IN5 | $L$ | H | $L$ | H | H |
| IN6 | $L$ | H | H | 1 | H |
| IN7 | $L$ | H | H | H | H |
| IN8 | н | 1 | $L$ | L | H |
| IN9 | H | 1 | $L$ | H | H |
| IN10 | H | $L$ | H | $L$ | H |
| iN11 | H | 1 | H | H | H |
| 1N12 | H | H | $L$ | 1 | H |
| iN13 | H | H | $L$ | H | H |
| IN14 | H | H | H | $\underline{4}$ | H |
| IN15 | H $\times$ | H | H | H $\times$ | H |
| All Channels OFF | $\times$ | $\times$ | x | $\times$ | L |

$\mathrm{x}=$ don't care

## CLOCK INPUT, Pin 22

The Clock Input will accept an external clock input from 100 kHz to 1.2 MHz . A minimum duty cycle of $20 \%$ is required for the Clock Input to detect the presence of an external clock signal.

If the Clock pin is grounded, the conversion process will be controlled by an on-chip osciliator.

## POSITIVE AND NEGATIVE REFERENCE VOLTAGES [REF ( + ) and REF (-)], Pins 19 and 23

These inputs supply voltage references for the analog-to-digital converter. Internal voltage references are derived from REF (+) and REF (-) by a 256-R ladder network, Figure 4.

This approach was chosen because of its inherent monotonicity, which is extremely important in closedloop feedback control systems. A non-monotonic transfer characteristic can cause catastrophic oscillations within a system.

The top and bottom resistors of the ladder network in Figure 4 are not the same value as the rest of the resistors in the ladder. They are chosen so that the output characteristic will be symmetrical about its fullscale and zero points. The first output transition occurs when the analog signal reaches $+1 / 2$ LSB and succeeding transitions occur every 1 LSB until the output reaches full scale.

## RESISTOR LADDER AND SWITCH ARRAY

## Figure 4



## ANALOG INPUTS, PINS 1-12, 14, 38-40

These inputs are multiplexing analog switches which accept analog inputs from OV to $\mathrm{V}_{\mathrm{CC}}$.

## COMPARATOR INPUT, Pin 18

The comparator is the most important section of the A/D converter because this section determines the ultimate accuracy of the entire converter. It is the DC drift of the comparator which determines the repeatability of the device. A chopper-stabilized comparator was chosen because it best satisfies all the converter requirements.

The chopper-stabilized comparator converts the DC input signal into an AC signal. This signal is amplified by a high-gain AC amplifier and the DC level is restored. This technique limits the drift component of the comparator because the drift is a DC component which is not passed by the AC amplifier.

Since drift is virtually eliminated, the entire $A / D$ converter is extremely insensitive to temperature and exhibits very little long-term drift and input offset error.

## START, Pin 16

The A/D converter's successive approximation register (SAR) is reset by the positive edge of the Start pulse. Conversion begins on the falling edge of the Start pulse. A conversion in progress will be interrupted if a new
start conversion pulse is received and a new conversion will begin.

## END OF CONVERSION, Pin 13

The End Of Conversion (EOC) output goes high when the conversion process has been completed. The positive edge of the EOC output indicates a valid digital output. Continuous conversion can be accomplished by tying the EOC output to the Start input. If the A/D converter is used in this mode, an external start conversion pulse should be applied after power up. End of Conversion will go low within 2 clock periods after the positive edge of Start.

## 8-BIT DIGITAL OUTPUT, Pins 24-31

These pins supply the digital output code which corresponds to the analog input voltage. DO is the least significant bit (LSB) and D7 is the most significant bit (MSB). This output is stored in a TTL-compatible threestate output latch which can drive a 200 pF bus from high impedance to either logic state in 300ns. Each pin can drive one standard TTL load.

## three-state control, Pin 21

The Three-State Control allows the converter to be connected to an 8 -bit data bus. A low level applied to this input causes the digital output to go to a high impedance state and a high level causes the output to go to a Q logic state.
ABSOLUTE MAXIMUM RATINGS* (Note 1)
Absolute Maximum $V_{\text {CC }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6.5V
Operating Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MK50816 $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ MK50816-1 $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Power Dissipation at $25^{\circ} \mathrm{C}$. 500 mW
Voltage at any Pin except Digital Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to VCC +0.3 V
Voltage at Digital Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 to +15 V
"Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL OPERATING CHARACTERISTICS
MK50816, MK50816-1 (Note 1)

| SYM | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {cC }}$ | Power Supply Voltage | Measured at $\mathrm{V}_{\text {CC }}$ Pin | 4.75 | 5.00 | 5.25 | V |  |
| VLADDER | Voltage Across Ladder | From REF(+) to REF (-) | 0.512 | 5.12 | 5.25 | V | 2 |
| $\mathrm{V}_{\text {REF }}{ }^{(+)}$ | Voltage at Top of Ladder | Measured at REF ( + ) |  | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{+0.1}$ | V |  |
| $\begin{gathered} \left(\begin{array}{l} V_{R E F}(+)+ \\ V_{R E F}(-) \end{array}\right. \\ \hline 2 \end{gathered}$ | Voltage at Center of Ladder | Measured at RLADDER/2 | $\frac{V_{C C}}{2}-0.1$ | $\frac{V_{C C}}{2}$ | $\frac{\mathrm{V}_{\mathrm{CC}}}{2}+0.1$ | V |  |
| $\mathrm{V}_{\text {REF }}(-)$ | Voltage at Bottom of Ladder | Measured at REF(-) | -0.1 | 0 |  | V |  |

## DC CHARACTERISTICS

All parameters are $100 \%$ tested at $25^{\circ} \mathrm{C}$. Device parameters are characterized at low and high temperature limits to assure conformance with the specification.
MK50816, MK50816-1
$4.75 \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V},-40 \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise noted

| SYM | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VINHIGH | Logic Input High Voltage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 3.5 |  |  | V |  |
| VINLOW | Logic Input Low Voltage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  | 1.5 | V |  |
| V OUTHIGH | Logic Output High Voltage | IOUT $=-360 \mu \mathrm{~A}$ | $\mathrm{v}_{\mathrm{CC}}-0.4$ |  |  | V |  |
| VOUTLOW | Logic Output Low Voltage | $\mathrm{I}^{\prime} \mathrm{OUT}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| IINHIGH | Logic Input High Current | $\mathrm{V}_{1 \mathrm{~N}}=15 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |  |
| InNLOW | Logic Input Low Current | $V_{I N}=0 V$ | -1.0 |  |  | $\mu \mathrm{A}$ |  |
| ${ }^{\text {ICC }}$ | Supply Current | $\begin{aligned} & \text { Clk Freq }=500 \mathrm{kHz} \\ & \text { Clk Freq }=640 \mathrm{kHz} \end{aligned}$ |  | 300 | $\begin{aligned} & 1000 \\ & 1300 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |  |
| IOUT | Three-State Output Current | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ | -3 |  | 3 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |  |

## DC CHARACTERISTICS

MK50816-1 - $40 \leq T_{A} \leq+85^{\circ} \mathrm{C}$, MK50816 $0^{\circ} \leq T_{A} \leq+70^{\circ} \mathrm{C}$

| SYM | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| RPS | Power Supply <br> Rejection | $4.75 \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25$ <br> $\mathrm{~V}_{\text {REF }}(+)=\mathrm{V}_{\mathrm{CC}}$ <br> $\mathrm{V}_{\text {REF }}(-)=\mathrm{GND}$ |  | 0.05 | 0.15 | $\% / \mathrm{V}$ | 10 |
| ICOMP IN | Comparator Input <br> Current | $\mathrm{f} \mathrm{C}=640 \mathrm{kHz}$ <br> During Convs. | -2 | $\pm 0.5$ | 2 | $\mu \mathrm{~A}$ | 11 |
| R $_{\text {LADDER }}$ | Ladder Resistance | From REF(+) to REF (-) | 3.8 | 7 |  | $\mathrm{k} \Omega$ |  |

## ANALOG MULTIPLEXER

## MK50816, MK50816-1

$-40^{\circ} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise noted

| SYM | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {ON }}$ | Analog Multiplexer ON Resistance | (Any Selected Channel) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}$ |  | 1.5 | 3 | k $\Omega$ |  |
| $\triangle R_{\text {ON }}$ | $\triangle$ ON Resistance Between Any 2 Channels | (Any Selected Channel) $R_{L}=10 k$ |  | 75 |  | $\Omega$ |  |
| ${ }^{\prime} \mathrm{OFF}^{(+)}$ | OFF Channel Leakage Current | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=5 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 10 | 200 | nA |  |
| IOFF(-) | OFF Channel Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | -200 | -10 |  | nA |  |

## CONVERTER SECTION

$\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{REF}^{(+)}}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}(-)=\mathrm{GND}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {COMPARATOR }}$ IN .
$\mathrm{f}_{\mathrm{C}}=640 \mathrm{kHz}$
MK50816-1 -40 $\leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise noted

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 8 | Bits |  |
| Non-Linearity Error |  |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB | 3 |
| Zero Error |  |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB | 5 |
| Full-Scale Error |  |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB | 6 |
| Total Unadjusted Error |  |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB | 7 |
| Quantizing Error |  |  | $\pm 1 / 4$ | $\pm 3 / 4$ | LSB |  |
| Absolute Accuracy |  |  |  | $\pm 1 / 2$ | LSB | 8 |

MK50816 $0^{\circ} \leq T_{A} \leq+70^{\circ} \mathrm{C}$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 8 | Bits |  |
| Non-Linearity Error |  |  | $\pm 1 / 2$ | $\pm 1$ | LSB | 3 |
| Zero Error |  |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB | 5 |
| Full-Scale Error |  |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB | 6 |
| Total Unadjusted Error |  |  | $\pm 1 / 2$ | $\pm 1$ | LSB | 7 |
| Quantizing Error |  |  |  | $\pm 1 / 2$ | LSB | 8 |
| Absolute Accuracy |  |  | $\pm 1$ | $\pm 11 / 2$ | LSB | 9 |

AC CHARACTERISTICS (Figure 7)
MK50816, MK50816-1 $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{REF}}(+)=5 \mathrm{~V}$ or 5.12V, $\mathrm{V}_{\mathrm{REF}}(-)=\mathrm{GND}$

| SYM | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tWS | Start Pulse Width |  | 200 |  |  | ns |  |
| twALE | Minimum ALE Pulse Width |  | 200 |  |  | ns |  |
| ${ }^{\text {t }}$ | Address Set-Up Time |  | 50 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{H}}$ | Address Hold Time |  | 50 |  |  | ns |  |
| ${ }^{t} \mathrm{D}$ | Analog MUX Delay Time from ALE | Common Tied to Comparator In, $\begin{aligned} & R_{S}+R_{O N} \leq 5 \mathrm{k} \Omega \\ & C_{L}=10 \mathrm{pF} \end{aligned}$ |  | 1 | 2.5 | $\mu \mathrm{S}$ | 12 |
| $\mathrm{t}_{\mathrm{H} 1}, \mathrm{t}_{\mathrm{HO}}$ | Three-State Control to Q Logic State | $\begin{aligned} & C_{L}=50 p F \\ & C_{L}=200 p F \end{aligned}$ |  | $\begin{aligned} & 125 \\ & 300 \end{aligned}$ | 250 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |  |
| $\mathrm{t}_{1} \mathrm{H}, \mathrm{t}_{\mathrm{OH}}$ | Three-State Control to $\mathrm{Hi}-\mathrm{Z}$ | $\begin{aligned} & C_{\mathrm{L}}=10 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ |  | 125 | 250 | ns |  |
| ${ }^{\text {t }} \mathrm{C}$ | Conversion Time | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=640 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{C}}=\mathrm{f} \text { INTERNAL CLOCK } \end{aligned}$ | 106 | $\begin{aligned} & 108 \\ & 150 \end{aligned}$ | 110 | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \end{aligned}$ |  |
| ${ }^{\mathrm{f}} \mathrm{C}$ | External Clock Freq |  | 100 | 640 | 1200 | kHz | 13 |
| ${ }^{\text {t EOC }}$ | EOC Delay Time |  | 0 |  | 2 | Clock Periods | 4 |
| $C_{\text {IN }}$ | Input Capacitance | At Logic Inputs At MUX Inputs |  | $\begin{gathered} 10 \\ 5 \end{gathered}$ | $\begin{aligned} & 15 \\ & 7.5 \end{aligned}$ | pF pF |  |
| COUT | Three-State Output Capacitance | At Three-State Outputs |  | 5 | 7.5 | pF |  |

FULL SCALE, QUANTIZING AND ZERO ERROR
Figure 5


TIMING DIAGRAM
Figure 7


## NOTES:

1. All voltages are measured with respect to GND.
2. The minimum value for $V_{\text {LADDER }}$ will give 2 mV resolution. However, the guaranteed accuracy is only that which is specified under "DC Characteristics".
3. Non-linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic. Figure 6.
4. When EOC is tied to START, EOC delay is 1 clock period.
5. Zero Error is the difference between the actual input voltage and the design input voltage which produces a zero output code, Figure 5.
6. Full-Scale Error is the difference between the actual input voltage and the design input voltage which produces a full-scale output code, Figure 5.
7. Total Unadjusted Error is the true measure of accuracy the converter can provide less any quantizing effects.
8. Quantizing Error is the $\pm 1 / 2$ LSB uncertainty caused by the converter's finite resolution, Figure 5.
9. Absolute Accuracy is the difference between the actual input voltage and the full-scale weighted equivalent of the binary output code. This includes quantizing and all other errors.
10. Power Supply Rejection is the ability of an ADC to maintain accuracy as the power supply voltage varies. The power supply and $\mathrm{V}_{\mathrm{REF}} \mathrm{I}^{+}$) are varied together and the change in accuracy is measured with respect to full-scale.
11. Comparator Input Current is the time average current into or out of the chopper-stabilized comparator. This current varies directly with clock frequency and has little temperature dependence.
12. This is the time required for the output of the analog multiplexer to settle within $\pm 1 / 2$ LSB of the selected analog input signal
13. A minimum duty cycle of $20 \%$ is required at the clock input.

[^0]:    NOTES:
    7. Measured at 50\% duty cycle.
    8. If Carry. Equal, or Zero outpets are used, the count frequency wirl be limited by their respective output times. The count pulse width must be greater than the carry access time when using the carry output.
    The positive edge of the count input is the $t$ - 0 reference
    Measured from negative edge of count input.

[^1]:    NOTES:

    1. Iss with inputs and outputs open at $0^{\circ} \mathrm{C} 28 \mathrm{~mA}$ at $25^{\circ} \mathrm{C}$ and 25 mA at $70^{\circ} \mathrm{C}$. This does not include segment current. Total power per segment must be limited so as not to exceed power dissipation of package. ( $(-) \mathrm{JA}=100^{\circ} \mathrm{C} /$ Watt All outputs loaded.
    2. MIN VIH from CA CB CC CD inputs is Vss -3.5 V . Those inputs have internal pulldown resistors to VDD.
    3. MIN VIH from CA CB CC CD inputs is VSS -3.5 V . Those inputs have internal pulldown resistors to VDD.
    4. This applies to the push-pull CMOS compatible outputs. Does not include digit strobes or segment outputs.
    5. For VOUT $=$ VSS -2.0 volts. Average value over one digit cycle.
    6. For Vout $=$ Vss -3.0 volts. Average value over one digit cycle.
[^2]:    *Addresses 1100 and 1101 result in Logic 0 at the output regardless of the state of the Reset Max. and Reset 0 inputs.
    Logic $1=$ High $=$ V $_{\mathrm{ss}}$
    Logic $0=$ Low $=V_{D D}$

[^3]:    t Typical values at $V_{S S}=+5 V, V_{D D}=0 V, V_{G G}=-12 V$, and $T_{A}=25^{\circ} \mathrm{C}$

    1. Logic inputs at $V_{S S}$, output-open circuited. Each logic input (see Note 2) contributes an additional 1.6 mA (max) to ISS when at logic 0 .
    2. Logic inputs are: Reset Max; Reset 0 ; Address inputs; Ext. Input; Ext/Int Select; and Clamp.
    3. Frequency variations due to power supply changes only
    4. Crystal mode stability is dependent upon crystal.
    5. Minimum logic 0 time ut Clamp input is $50 \%$ of oscillator period.
