8x930Ax, 8x930Hx Universal Serial Bus Microcontroller User's Manual



intel

8x930Ax, 8x930Hx Universal Serial Bus Microcontroller User's Manual

September 1996

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel retains the right to make changes to specifications and product descriptions at any time, without notice.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

*Third-party brands and names are the property of their respective owners.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation Literature Sales P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call 1-800-879-4683

© INTEL CORPORATION, 1996

CONTENTS

intel

CHAPTER 1 GUIDE TO THIS MANUAL

1.1	MANUAL CONTENTS	1-1
1.2	NOTATIONAL CONVENTIONS AND TERMINOLOGY	1-3
1.3	RELATED DOCUMENTS	1-6
1.3.1	Data Sheet	1-6
1.3.2	Application Notes	1-6
1.4	APPLICATION SUPPORT SERVICES	1-7
1.4.1	World Wide Web	1-8
1.4.2	FaxBack Service	1-8
1.4.3	Bulletin Board System (BBS)	1-9

CHAPTER 2

ARCHITECTURAL OVERVIEW

2.1	PRODUCT OVERVIEW	2-3
2.1.1	8x930Ax Features	2-3
2.1.2	2 8 <i>x</i> 930H <i>x</i> Features	2-3
2.1.3	3 MCS [®] 251 Architecture Features	2-4
2.2	MICROCONTROLLER CORE	
2.2.1	CPU	2-8
2.2.2	2 Clock and Reset Unit	2-9
2.2.		
2.2.	.2.2 Low-clock Mode	
2.2.	.2.3 Reset Unit	2-10
2.2.3	3 Interrupt Handler	2-12
2.3	ON-CHIP MEMORY	2-12
2.4	UNIVERSAL SERIAL BUS MODULE	2-12
2.4.1	The 8x930Ax USB Module	2-14
2.4.	.1.1 Serial Bus Interface Engine (SIE)	2-14
2.4.	.1.2 Function Interface Unit (FIU)	2-14
2.4.	.1.3 Function FIFOs	2-14
2.4.2	2 The 8x930Hx USB Module	2-14
2.4.	.2.1 Hub Repeater	2-15
2.4.	.2.2 Serial Bus Interface Engine (SIE)	2-15
2.4.	·····	
2.4.		
2.4.	.2.5 8x930Hx CPU	2-15
2.5	ON-CHIP PERIPHERALS	2-16
2.5.1	Timer/Counters and Watchdog Timer	2-16
2.5.2	Programmable Counter Array (PCA)	2-16
2.5.3		
2.6	OPÉRATING CONDITIONS	2-17



CHAPTER 3

AD	DRESS SPACES	
3.1	MCS [®] 251 ARCHITECTURE ADDRESS SPACES	
3.1.1	Compatibility with the MCS® 51 Architecture	3-2
3.2	8X930 MEMORY SPACE	3-5
3.2.1	On-chip General-purpose Data RAM	3-8
3.2.2		
3.2.		
3.2.3	External Memory	3-9
3.3	8X930 REGISTER FILE	3-9
3.4	BYTE, WORD, AND DWORD REGISTERS	
3.4.1	Dedicated Registers	
3.4.	1.1 Accumulator and B Register	3-12
3.4.	1.2 Extended Data Pointer, DPX	
3.4.	1.3 Extended Stack Pointer, SPX	3-14
3.5	SPECIAL FUNCTION REGISTERS (SFRS)	3-15

CHAPTER 4

DEVICE CONFIGURATION

4.1	CONFIGURATION OVERVIEW	. 4-1
4.2	DEVICE CONFIGURATION	. 4-1
4.3	THE CONFIGURATION BITS	. 4-4
4.4	CONFIGURING THE EXTERNAL MEMORY INTERFACE	. 4-7
4.4.1	Page Mode and Nonpage Mode (PAGE#)	
4.4.2		
4.4.	2.1 RD1:0 = 00 (18 External Address Bits)	.4-10
4.4.		
4.4.		
4.4.		
4.4.3	Wait State Configuration Bits	.4-11
4.4.	3.1 Configuration Bits WSA1:0#, WSB1:0#	.4-11
4.4.		
4.5	OPCODE CONFIGURATIONS (SRC)	4-12
4.5.1	Selecting Binary Mode or Source Mode	.4-12
4.6	MAPPING ON-CHIP CODE MEMORY TO DATA MEMORY (EMAP#)	
4.7	INTERRUPT MODE (INTR)	4-14

CHAPTER 5

PROGRAMMING CONSIDERATIONS

5.1	SOURCE MODE OR BINARY MODE OPCODES	5-1
5.2	PROGRAMMING FEATURES OF THE 8X930 ARCHITECTURE	5-1
5.2.1	Data Types	5-1
	1.1 Order of Byte Storage for Words and Double Words	
5.2.2	Register Notation	5-2

iv

CONTENTS

intel

5.2.3	Address Notation	5-2
5.2.4	Addressing Modes	5-4
5.3	DATA INSTRUCTIONS	5-4
5.3.1	Data Addressing Modes	5-4
5.3.	1.1 Register Addressing	5-5
5.3.	1.2 Immediate	5-5
5.3.	1.3 Direct	5-5
5.3.	1.4 Indirect	5-6
5.3.	1.5 Displacement	5-8
5.3.2	Arithmetic Instructions	5-8
5.3.3	Logical Instructions	5-9
5.3.4	Data Transfer Instructions	
5.4	BIT INSTRUCTIONS	5-10
5.4.1	Bit Addressing	5-10
5.5	CONTROL INSTRUCTIONS	5-11
5.5.1	Addressing Modes for Control Instructions	5-12
5.5.2	Conditional Jumps	5-13
5.5.3	Unconditional Jumps	5-14
5.5.4	Calls and Returns	5-14
5.6	PROGRAM STATUS WORDS	5-15

CHAPTER 6

INTERRUPT SYSTEM

6.1	OVERVIEW	6-1
6.2	8X930 INTERRUPT SOURCES	6-3
6.2.1		
6.2.2	Timer Interrupts	6-6
6.3	PROGRAMMABLE COUNTER ARRAY (PCA) INTERRUPT	6-7
6.4	SERIAL PORT INTERRUPT	6-7
6.5	USB INTERRUPTS	6-7
6.5.1	USB Function Interrupt	6-7
6.5.2	USB Start-of-frame Interrupt	6-12
6.5.3	USB Hub Interrupt	6-15
6.5.4	USB Global Suspend/Resume Interrupt	6-18
6.5.	.4.1 Global Suspend	6-18
6.5.		
6.5.	• • • • • • • • • • • • • • • • • • •	
6.5.5	8x930Ax USB Reset Separation	6-18
6.5.	.5.1 Initialization Required for USB Reset	6-19
6.5.	.5.2 USB Reset Hardware Operations	6-22
6.5.		
6.5.	.5.4 Main Routine Considerations	6-23
6.6	INTERRUPT ENABLE	6-24
6.7	INTERRUPT PRIORITIES	6-27

6.8 Minimum Fixed Interrupt Time6-33 6.8.1 Variable Interrupt Parameters6-33 6.8.2 6.8.2.1 6.8.2.2 6.8.2.3 Latency Calculations6-36 6.8.2.4 6.8.2.5 6.8.3

intہ

CHAPTER 7

USB FUNCTION

7.1	FUNCTION INTERFACE	7-1
7.1.1	Function Endpoint Pairs	7-1
7.1.2	Function FIFOs	7-1
7.1.3	Special Function Registers (SFRs)	7-2
7.1.	3.1 Endpoint-indexed SFRs	7-3
7.1.	3.2 Endpoint Selection	7-3
7.2	TRANSMIT FIFOS	7-15
7.2.1	Transmit FIFO Overview	7-15
7.2.2	Transmit FIFO Registers	7-16
7.2.3	Transmit Data Register (TXDAT)	7-16
7.2.4	Transmit Byte Count Registers (TXCNTL/TXCNTH)	7-16
7.2.5	Transmit Data Set Management	7-17
7.3	RECEIVE FIFOs	7-24
7.3.1	Receive FIFO Overview	
7.3.2	Receive FIFO Registers	7-25
7.3.		
7.3.	2.2 Receive Byte Count Registers (RXCNTL/RXCNTH)	7-25
7.3.3	Receive FIFO Data Set Management	7-26
7.4	SIE DETAILS	7-33
7.5	SETUP TOKEN RECEIVE FIFO HANDLING	7-33
7.6	ISO DATA MANAGEMENT	7-34
7.6.1		
7.6.2	Receive FIFO ISO Data Management	7-35

CHAPTER 8 USB HUB

8.1	HUB	FUNCTIONAL OVERVIEW	8-1
8.1.1	Po	ort Connectivity States	8-3
8.1.2	P	er-packet Signaling Connectivity	8-5
		Connectivity to Downstream Ports Attached With Full-speed Devices .	
8.1.	2.2	Connectivity to Downstream Ports attached with Low-speed Devices	8-6
8.2	BUS	ENUMERATION	8-6

vi

CONTENTS

8.2.1	Hub Descriptors	
8.2.2	The Hub Address Register (HADDR)	8-8
8.3	HUB STATUS	8-8
8.4	USB HUB ENDPOINTS	8-10
8.4.1	Hub Endpoint Indexing Using EPINDEX	8-11
8.4.2	Hub Endpoint Control	8-11
8.4.3	Hub Endpoint Transmit and Receive Operations	8-11
8.5	USB HUB PORTS	
8.5.1	Controlling a Port Using HPCON	
8.5.2	Examining a Port's Status Using HPSTAT	8-17
8.5.3	Monitoring Port Status Change Using HPSC	8-20
8.5.4	Hub Port Indexing Using HPINDEX	8-23
8.5.5	Embedded Function	
8.5.		
8.5.	5.2 Embedded Function Remote Wake-up	8-24
8.6	SUSPEND AND RESUME	8-24
8.6.1	Hub Global Suspend and Resume	8-24
8.6.2	Remote Connectivity	8-25
8.6.		
8.6.	2.2 Connectivity Due to Physical Connect/Disconnect	8-26
8.6.3	Embedded Function Suspend and Resume	8-26
8.7	HUB POWER DISTRIBUTION	8-27
8.7.1	Port Power Switching	8-27
8.7.2	Overcurrent Detection	8-28
8.7.3	Ganged Power Enable	8-29
8.8	HUB DEVICE SIGNALS	8-30

CHAPTER 9

USB PROGRAMMING MODELS

9.1	OVERVIEW OF PROGRAMMING MODELS	
9.1.1	Unenumerated State	9-2
9.1.2	Idle State	9-2
9.1.3	Transmit and Receive Routines	9-3
9.1.4	USB Interrupts	9-3
9.2	TRANSMIT OPERATIONS	
9.2.1	Overview	9-3
9.2.2	Pre-transmit Operations	9-6
9.2.3	Post-transmit Operations	9-7
9.3	RECEIVE OPERATIONS	
9.3.1	Overview	9-9
9.3.2	Post-receive Operations	9-10
9.4	SETUP TOKEN	
9.5	START-OF-FRAME (SOF) TOKEN	

9.6	HUB OPERATION	
9.6.1	Bus Enumeration	
9.6.2	Hub Status and Configuration	9-17
9.6.3	Port Status Change Communication	
9.6.4	Hub Firmware Examples	
9.6.4	4.1 GetPortStatus Request Firmware	9-24

intel

CHAPTER 10

INPUT/OUTPUT PORTS

10.1	INPUT/OUTPUT PORT OVERVIEW	10-1
10.2	I/O CONFIGURATIONS	10-2
10.3	PORT 1 AND PORT 3	10-2
10.4	PORT 0 AND PORT 2	10-2
10.5	READ-MODIFY-WRITE INSTRUCTIONS	10-5
10.6	QUASI-BIDIRECTIONAL PORT OPERATION	10-5
10.7	PORT LOADING	10-6
10.8	EXTERNAL MEMORY ACCESS	10-7

CHAPTER 11

TIMER/COUNTERS AND WATCHDOG TIMER

11.1	TIMER/COUNTER OVERVIEW	11-1
11.2	TIMER/COUNTER OPERATION	11-1
11.3	TIMER 0	11-4
11.3.	1 Mode 0 (13-bit Timer)	11-4
11.3.		
11.3.		
11.3.4	4 Mode 3 (Two 8-bit Timers)	11-5
11.4	TIMER 1	11-6
11.4.	1 Mode 0 (13-bit Timer)	11-9
11.4.	2 Mode 1 (16-bit Timer)	11-9
11.4.3	.3 Mode 2 (8-bit Timer with Auto-reload)	11-9
11.4.4	4 Mode 3 (Halt)	11-9
11.5	TIMER 0/1 APPLICATIONS	
11.5.	1 Auto-reload Setup Example	11-9
11.5.	2 Pulse Width Measurements	11-10
11.6	TIMER 2	11-10
11.6.	.1 Capture Mode	11-11
11.6.	.2 Auto-reload Mode	11-12
11.6	6.2.1 Up Counter Operation	
11.6.	.3 Up/Down Counter Operation	11-13
11.6.		11-14
11.6.	.5 Clock-out Mode	11-14
11.7	WATCHDOG TIMER	11-16

CONTENTS

11.7.1	Description	
11.7.2	Using the WDT	
11.7.3	WDT During Idle Mode	
11.7.4	WDT During PowerDown	

CHAPTER 12

PROGRAMMABLE COUNTER ARRAY

12.1 PC	CA DESCRIPTION	12-1
12.1.1	Alternate Port Usage	
12.2 P	CA TIMER/COUNTER	12-2
12.3 PC	CA COMPARE/CAPTURE MODULES	12-5
12.3.1	16-bit Capture Mode	
12.3.2	Compare Modes	
12.3.3	16-bit Software Timer Mode	12-7
12.3.4	High-speed Output Mode	12-8
12.3.5	PCA Watchdog Timer Mode	12-9
12.3.6	Pulse Width Modulation Mode	12-10

CHAPTER 13

SERIAL I/O PORT

13.1 O	VERVIEW	13-1
13.2 M	ODES OF OPERATION	13-2
13.2.1	Synchronous Mode (Mode 0)	
13.2.1	.1 Transmission (Mode 0)	13-2
13.2.1	.2 Reception (Mode 0)	13-3
13.2.2	Asynchronous Modes (Modes 1, 2, and 3)	13-7
	.1 Transmission (Modes 1, 2, 3)	
13.2.2	.2 Reception (Modes 1, 2, 3)	13-7
13.3 F	RAMING BIT ERROR DETECTION (MODES 1, 2, AND 3)	13-7
13.4 M	ULTIPROCESSOR COMMUNICATION (MODES 2 AND 3)	13-8
13.5 A	UTOMATIC ADDRESS RECOGNITION	13-8
13.5.1	Given Address	13-9
13.5.2	Broadcast Address	13-9
13.5.3	Reset Addresses	13-10
13.6 B	AUD RATES	13-10
13.6.1	Baud Rate for Mode 0	13-10
13.6.2	Baud Rates for Mode 2	13-11
13.6.3	Baud Rates for Modes 1 and 3	
13.6.3	.1 Timer 1 Generated Baud Rates (Modes 1 and 3)	13-11
13.6.3		
13.6.3	.3 Timer 2 Generated Baud Rates (Modes 1 and 3)	13-12
13.6.3	.4 Selecting Timer 2 as the Baud Rate Generator	13-12



CHAPTER 14

MINIMUM HARDWARE SETUP

14.1 M	INIMUM HARDWARE SETUP	14-1
14.2 E	LECTRICAL ENVIRONMENT	14-1
14.2.1	Power and Ground Pins	14-2
14.2.2	Unused Pins	14-2
14.2.3	Noise Considerations	14-2
14.3 C	LOCK SOURCES	
14.3.1	On-chip Oscillator (Crystal)	14-2
14.3.2	On-chip Oscillator (Ceramic Resonator)	14-3
14.3.3	External Clock	14-3
14.4 R	ESET	14-5
	Externally-Initiated Resets	
14.4.2	WDT-initiated Resets	14-5
14.4.3	USB-initiated Resets	14-6
14.4.3	.1 8x930Ax USB Reset Separation	14-6
14.4.4	Reset Operation	14-6
14.4.5	Power-on Reset	14-7

CHAPTER 15

SPECIAL OPERATING MODES

15.1 GENERAL	15-1
15.2 POWER CONTROL REGISTERS	15-1
15.2.1 Serial I/O Control Bits	
15.2.2 Power Off Flag	
15.2.3 8x930Ax USB Reset Separation	15-2
15.3 IDLE MODE	
15.3.1 Entering Idle Mode	
15.3.2 Exiting Idle Mode	
15.4 USB POWER CONTROL	15-8
15.4.1 Global Suspend Mode	
15.4.1.1 Powerdown (Suspend) Mode	
15.4.1.2 Entering Powerdown (Suspend) Mode	
15.4.1.3 Exiting Powerdown (Suspend) Mode	
15.4.2 Global Resume Mode	15-10
15.4.3 USB Remote Wake-up	
15.5 LOW-CLOCK MODE	15-13
15.5.1 Entering Low-clock Mode	
15.5.2 Exiting Low-clock Mode	
15.6 ON-CIRCUIT EMULATION (ONCE) MODE	
15.6.1 Entering ONCE Mode	
15.6.2 Exiting ONCE Mode	

intel

CHAPTER 16

EXTERNAL MEMORY INTERFACE

16.1	٥v	'ERVIEW	16-1
16.2	ΕX	TERNAL BUS CYCLES	16-3
16.2.	1	Bus Cycle Definitions	16-3
16.2.	2	Nonpage Mode Bus Cycles	16-3
16.2.	3	Page Mode Bus Cycles	16-6
16.3		AIT STATES	
16.4	ΕX	TERNAL BUS CYCLES WITH CONFIGURABLE WAIT STATES.	16-8
16.4.	1	Extending RD#/WR#/PSEN#	16-8
16.4.	2	Extending ALE	16-10
16.5	ΕX	TERNAL BUS CYCLES WITH REAL-TIME WAIT STATES	16-11
16.5.		Real-time WAIT# Enable (RTWE)	
16.5.	2	Real-time WAIT CLOCK Enable (RTWCE)	16-12
16.5.	3	Real-time Wait State Bus Cycle Diagrams	16-12
16.6	СС	ONFIGURATION BYTE BUS CYCLES	16-15
16.7	PC	ORT 0 AND PORT 2 STATUS	16-15
16.7.	1	Port 0 and Port 2 Pin Status in Nonpage Mode	16-16
16.7.	2	Port 0 and Port 2 Pin Status in Page Mode	16-16
16.8		TERNAL MEMORY DESIGN EXAMPLES	
16.8.	1	Example 1: RD1:0 = 00, 18-bit Bus, External Flash and RAM	16-17
16.8.	2	Example 2: RD1:0 = 01, 17-bit Bus, External Flash and RAM	16-19
16.8.	3	Example 3: RD1:0 = 01, 17-bit Bus, External RAM	16-20
16.8.	4	Example 4: RD1:0 = 10, 16-bit Bus, External RAM	
16.8.	5	Example 5: RD1:0 = 11, 16-bit Bus, External EPROM and RAM .	
	8.5.	· · · · + - · · · · · · · · · · · · · ·	
	8.5.2		
16.8.		Example 6: RD1:0 = 11, 16-bit Bus, External EPROM and RAM .	
16.8.	.7	Example 7: RD1:0 = 01, 17-bit Bus, External Flash	

CHAPTER 17

VERIFYING NONVOLATILE MEMORY

17.1	GENERAL	17-1
17.1.	1 Considerations for On-chip Program Code Memory	17-1
17.2	VERIFY MODES	17-3
17.3	GENERAL SETUP	17-3
17.4	VERIFY ALGORITHM	17-5
17.5	LOCK BIT SYSTEM	17-5
17.5.	1 Encryption Array	17-5
17.6	SIGNATURE BYTES	17-6



APPENDIX A

INSTRUCTION SET REFERENCE

NOTATION FOR INSTRUCTION OPERANDS	. A-2
OPCODE MAP AND SUPPORTING TABLES	. A-4
INSTRUCTION SET SUMMARY	A-11
Execution Times for Instructions Accessing the Port SFRs	A-11
Instruction Summaries	A-13
INSTRUCTION DESCRIPTIONS	A-25
	OPCODE MAP AND SUPPORTING TABLES INSTRUCTION SET SUMMARY Execution Times for Instructions Accessing the Port SFRs Instruction Summaries

APPENDIX B

SIGNAL DESCRIPTIONS

APPENDIX C

REG	IST	ER	S
-----	-----	----	---

C.1	SFRS BY FUNCTIONAL CATEGORY	C-4
C.2	SFR DESCRIPTIONS	C-8
C.3	CONFIGURATION BYTES	C-78

APPENDIX D

DATA FLOW MODEL

GLOSSARY

INDEX

intel

CONTENTS

FIGURES

Figure		Page
2-1	8x930Ax and 8x930Hx in a USB System	2-1
2-2	Functional Block Diagram of the 8x930	
2-3	8x930Ax USB Module Block Diagram	2-6
2-4	8x930Hx USB Module Block Diagram	2-7
2-5	The CPU	2-8
2-6	Clock Circuit	2-9
2-7	Clocking Definitions (Low Speed)	2-11
2-8	Clocking Definitions (Full Speed)	
3-1	MCS [®] 251 Architecture Address Spaces	3-1
3-2	Address Spaces for the MCS® 51 Architecture	
3-3	Address Space Mappings MCS® 51 Architecture to MCS® 251 Architecture	3-4
3-4	8x930 Address Space	3-6
3-5	Hardware Implementation of the 8x930 Address Space	
3-6	The Register File	3-10
3-7	Register File Locations 0-7	3-11
3-8	Dedicated Registers in the Register File and their Corresponding SFRs	3-13
4-1	Configuration Array (On-chip)	4-2
4-2	Configuration Array (External)	4-3
4-3	User Configuration Byte 0 (UCONFIG0)	4-5
4-4	User Configuration Byte 1 (UCONFIG1)	
4-5	Internal/External Address Mapping (RD1:0 = 00 and 01)	4-8
4-6	Internal/External Address Mapping (RD1:0 = 10 and 11)	4-9
4-7	Binary Mode Opcode Map	4-13
4-8	Source Mode Opcode Map	
5-1	Word and Double-word Storage in Big Endien Form	5-3
5-2	Program Status Word Register	
5-3	Program Status Word 1 Register	
6-1	Interrupt Control System	
6-2	USB/Hub Interrupt Control System	6-3
6-3	FIE: USB Function Interrupt Enable Register	
6-4	FIE1: USB Function Interrupt Enable Register	
6-5	FIFLG: USB Function Interrupt Flag Register	
6-6	FIFLG1: USB Function Interrupt Flag Register	
6-7	SOFH: Start of Frame High Register	
6-8	SOFL: Start of Frame Low Register	
6-9	HIE: Hub Interrupt Enable Register	
6-10	HIFLG: Hub Interrupt Status Register	
6-11	USB Reset Separation Operating Model	
6-12	IEN0: Interrupt Enable Register 0	
6-13	IEN1: USB Interrupt Enable Register	
6-14	IPH0: Interrupt Priority High Register 0	
6-15	IPL0: Interrupt Priority Low Register 0	
6-16	IPH1: Interrupt Priority High Register 1	
6-17	IPL1: Interrupt Priority Low Register 1	6-31

intel

FIGURES

Figure		Page
6-18	The Interrupt Process	6-32
6-19	Response Time Example #1	
6-20	Response Time Example #2	6-35
7-1	EPCONFIG: Endpoint Configuration Register	7-5
7-2	EPINDEX: Endpoint Index Register	7-6
7-3	EPCON: Endpoint Control Register	7-7
7-4	TXSTAT: Transmit FIFO Status Register	7-9
7-5	RXSTAT: Receive FIFO Status Register	
7-6	FADDR: Function Address Register	7-14
7-7	Transmit FIFO Outline	
7-8	TXDAT: Transmit FIFO Data Register	7-18
7-9	TXCNTH/TXCNTL Transmit FIFO Byte Count Registers	7-19
7-10	TXCON: Transmit FIFO Control Register	
7-11	TXFLG: Transmit FIFO Flag Register	
7-12	Receive FIFO	
7-13	RXDAT: Receive FIFO Data Register	
7-14	RXCNTH/RXCNTL: Receive FIFO Byte Count Registers	
7-15	RXCON: Receive FIFO Control Register	
7-16	RXFLG: Receive FIFO Flag Register	
8-1	8X930Hx Hub Functional Diagram	
8-2	Hub State Flow	
8-3	Packet Signaling Connectivity	
8-4	HADDR: Hub Address Register	
8-5	HSTAT: Hub Status and Configuration Register	
8-6	TXDAT: Hub Transmit Data Buffer (Endpoint 1)	
8-7	Status Change Communication To Host	
8-8	HPCON: Hub Port Control Register	
8-9	HPSTAT: Hub Port Status Register	
8-10	HPSC: Hub Port Status Change Register	
8-11	HPINDEX: Hub Port Index Register	
8-12	Resume Connectivity	
8-13	HPPWR: Hub Port Power Control	
9-1	Program Flow	
9-2	High-level View of Transmit Operations	
9-3	Pre-transmit ISR (Non-Isochronous)	
9-4	Post-transmit ISR (Non-isochronous)	
9-5	Post-transmit ISR (Isochronous)	
9-6	High-level View of Receive Operations	
9-7 9-8	Post-receive ISR (Non-isochronous)	
9-8 9-9	Receive SOF ISR (Isochronous)	
9-9 9-10	Post-receive ISR (Control)	
9-10 9-11	Hardware Operations for SOF Token	
	Hub-to-host Port Status Communication	
9-12	GetPortStatus Request	9-24

CONTENTS

FIGURES

Figure	Page
9-13	Firmware Response to GetPortStatus9-25
9-14	SetPortFeature (PORT_SUSPEND) Routine
9-15	SetPortFeature (PORT_RESET) Routine
10-1	Port 1 and Port 3 Structure
10-2	Port 0 Structure
10-3	Port 2 Structure
10-4	Internal Pullup Configurations10-6
11-1	Basic Logic of the Timer/Counters
11-2	Timer 0/1 in Mode 0 and Mode 111-4
11-3	Timer 0/1 in Mode 2, Auto-reload11-5
11-4	Timer 0 in Mode 3, Two 8-bit Timers11-6
11-5	TMOD: Timer/Counter Mode Control Register11-7
11-6	TCON: Timer/Counter Control Register11-8
11-7	Timer 2: Capture Mode11-11
11-8	Timer 2: Auto-reload Mode (DCEN = 0)11-12
11-9	Timer 2: Auto-reload Mode (DCEN = 1)11-13
11-10	Timer 2: Clock Out Mode11-15
11-11	T2MOD: Timer 2 Mode Control Register11-16
11-12	T2CON: Timer 2 Control Register11-17
12-1	Programmable Counter Array12-3
12-2	PCA 16-bit Capture Mode12-6
12-3	PCA Software Timer and High-speed Output Modes12-8
12-4	PCA Watchdog Timer Mode12-10
12-5	PCA 8-bit PWM Mode12-11
12-6	PWM Variable Duty Cycle12-12
12-7	CMOD: PCA Timer/Counter Mode Register12-13
12-8	CCON: PCA Timer/Counter Control Register12-14
12-9	CCAPMx: PCA Compare/Capture Module Mode Registers12-16
13-1	Serial Port Block Diagram13-3
13-2	SCON: Serial Port Control Register13-4
13-3	Mode 0 Timing13-6
13-4	Data Frame (Modes 1, 2, and 3)13-6
13-5	Timer 2 in Baud Rate Generator Mode13-14
14-1	Minimum Setup14-1
14-2	CHMOS On-chip Oscillator
14-3	External Clock Connection for the 8x930
14-4	External Clock Drive Waveforms
14-5	Reset Timing Sequence
15-1	PCON: Power Control Register
15-2	PCON1: USB Power Control Register
15-3	Suspend/Resume Program with/without Remote Wake-up
16-1	Bus Structure in Nonpage Mode and Page Mode
16-2	External Code Fetch (Nonpage Mode)16-4
16-3	External Data Read (Nonpage Mode)16-5

e

intel

FIGURES

Figure		Page
16-4	External Data Write (Nonpage Mode)	16-5
16-5	External Code Fetch (Page Mode)	16-7
16-6	External Data Read (Page Mode)	
16-7	External Data Write (Page Mode)	16-8
16-8	External Code Fetch (Nonpage Mode, One RD#/PSEN# Wait State)	16-9
16-9	External Data Write (Nonpage Mode, One WR# Wait State)	16-9
16-10	External Code Fetch (Nonpage Mode, One ALE Wait State)	16-10
16-11	WCON: Real-time Wait State Control Register	16-11
16-12	External Code Fetch/Data Read (Nonpage Mode, Real-time Wait State)	16-13
16-13	External Data Write (Nonpage Mode, Real-time Wait State)	16-13
16-14	External Data Read (Page Mode, Real-time Wait State)	16-14
16-15	External Data Write (Page Mode, Real-time Wait State)	16-14
16-16	Configuration Byte Bus Cycles	
16-17	Bus Diagram for Example 1: 80930AD in Page Mode	16-17
16-18	Address Space for Example 1	
16-19	Bus Diagram for Example 2: 80930AD in Page Mode	16-19
16-20	Address Space for Example 2	
16-21	Bus Diagram for Example 3: 83930AE in Nonpage Mode	16-21
16-22	Memory Space for Example 3	
16-23	Bus Diagram for Example 4: 83930AE in Nonpage Mode	16-23
16-24	Address Space for Example 4	16-24
16-25	Bus Diagram for Example 5: 80930AD in Nonpage Mode	
16-26	Address Space for Examples 5 and 6	16-27
16-27	Bus Diagram for Example 6: 80930AD in Page Mode	
16-28	Bus Diagram for Example 7: 80930AD in Page Mode	
17-1	Setup for Verifying Nonvolatile Memory	
17-2	Verify Bus Cycles	
B-1	8x930Ax 68-pin PLCC Package	B-1
B-2	8x930Hx 68-pin PLCC Package	B-2

CONTENTS

TABLES

Table

Page

1-1	Intel Application Support Services	
2-1	8x930 Memory Options	2-3
2-2	8x930 USB Features Summary	
2-3	MCS [®] 251 Architecture Features	2-5
2-4	8x930 Operating Frequency	2-10
2-5	Endpoint Pairs for 8x930Hx and 8x930Ax (4EPP Option)	2-13
2-6	Endpoint Pairs for 8x930Ax (6EPP Option)	2-13
3-1	Address Mappings	
3-2	Minimum Times to Fetch Two Bytes of Code	
3-3	Register Bank Selection	
3-4	Dedicated Registers in the Register File and their Corresponding SFRs	
3-5	8x930Ax SFR Map	
3-6	8X930Hx SFR Map	
3-7	Core SFRs	
3-8	Interrupt System SFRs	
3-9	I/O Port SFRs	
3-10	Serial I/O SFRs	
3-11	USB Function SFRs	
3-12	USB Hub SFRs	
3-13	Timer/Counter and Watchdog Timer SFRs	
3-14	Programmable Counter Array (PCA) SFRs	
4-1	External Addresses for Configuration Array	
4-2	Memory Signal Selections (RD1:0)	
4-3	RD#, WR#, PSEN# External Wait States	
4-4	Examples of Opcodes in Binary and Source Modes	
5-1	Data Types	
5-2	Notation for Byte Registers, Word Registers, and Dword Registers	
5-3	Addressing Modes for Data Instructions in the MCS® 51 Architecture	
5-4	Addressing Modes for Data Instructions in the MCS [®] 251 Architecture	
5-5	Bit-addressable Locations	
5-6	Addressing Two Sample Bits	
5-7	Addressing Modes for Bit Instructions	
5-8	Addressing Modes for Control Instructions	
5-9	Compare-conditional Jump Instructions	
5-10	The Effects of Instructions on the PSW and PSW1 Flags	
6-1	Interrupt System Input Signals	
6-2	Interrupt System Special Function Registers	
6-3	Interrupt Control Matrix	
6-4	USB/Hub Interrupt Control Matrix	
6-5	Level of Priority	
6-6	Interrupt Priority Within Level	
6-7	Interrupt Latency Variables	
6-8	Actual vs. Predicted Latency Calculations	
0-0 7-1	Non-hub USB Signal Descriptions	
7 - 1	Non-nub 03D Signal Descriptions	

intel

TABLES

Table

Page

7-2	USB Function SFRs	
7-3	Writing to the Byte Count Register	
7-4	Truth Table for Transmit FIFO Management	
7-5	Status of the Receive FIFO Data Sets	
7-6	Truth Table for Receive FIFO Management	7-27
8-1	USB Hub SFRs	8-2
8-2	8x930Hx Descriptors	8-7
8-3	Hub Descriptors	8-7
8-4	Hub Endpoint Configuration	8-10
8-5	USB Requests Ignored by Hardware (by Port State)	8-14
8-6	Encoded Hub Port Control Commands	
8-7	UPWIN# Pin State Truth Table	8-29
8-8	Signal Descriptions	8-30
9-1	Firmware Actions for USB Requests Sent to Hub	9-17
9-2	Firmware Action for Hub Class-Specific Requests	9-19
10-1	Input/Output Port Pin Descriptions	
10-2	Read-Modify-Write Instructions	
10-3	Instructions for External Data Moves	
11-1	External Signals	
11-2	Timer/Counter and Watchdog Timer SFRs	
11-3	Timer 2 Modes of Operation	
12-1	PCA Special Function Registers (SFRs)	
12-2	External Signals	
12-3	PCA Module Modes	
13-1	Serial Port Signals	
13-2	Serial Port Special Function Registers	
13-3	Summary of Baud Rates	
13-4	Timer 1 Generated Baud Rates for Serial I/O Modes 1 and 3	
13-5	Selecting the Baud Rate Generator(s)	
13-6	Timer 2 Generated Baud Rates	
15-1	Pin Conditions in Various Modes	
16-1	External Memory Interface Signals	
16-2	Bus Cycle Definitions (No Wait States)	
16-3	Port 0 and Port 2 Pin Status In Normal Operating Mode	
17-1	Signal Descriptions	
17-2	Verify Modes	
17-3	Lock Bit Function	
17-4	Contents of the Signature Bytes	
17-5	Timing Definitions	
A-1	Notation for Register Operands	
A-2	Notation for Direct Addresses	
A-3	Notation for Immediate Addressing	A-3
A-4	Notation for Bit Addressing	
A-5	Notation for Destinations in Control Instructions	

CONTENTS

TABLES

Table	Page
A-6	Instructions for MCS® 51 Microcontrollers A-4
A-7	Instructions for the 8x930 Architecture
A-8	Data Instructions
A-9	High Nibble, Byte 0 of Data Instructions A-6
A-10	Bit Instructions A-7
A-11	Byte 1 (High Nibble) for Bit Instructions
A-12	PUSH/POP Instructions
A-13	Control Instructions A-8
A-14	Displacement/Extended MOVs A-9
A-15	INC/DEC
A-16	Encoding for INC/DEC A-10
A-17	Shifts A-10
A-18	State Times to Access the Port SFRs A-11
A-19	Summary of Add and Subtract Instructions A-13
A-20	Summary of Compare Instructions A-14
A-21	Summary of Increment and Decrement Instructions A-14
A-22	Summary of Multiply, Divide, and Decimal-adjust Instructions A-15
A-23	Summary of Logical Instructions A-16
A-24	Summary of Move Instructions A-18
A-25	Summary of Exchange, Push, and Pop Instructions A-21
A-26	Summary of Bit Instructions A-22
A-27	Summary of Control Instructions A-23
A-28	Flag Symbols A-25
B-1	68-pin PLCC Signal Assignments Arranged by Functional Category
B-2	Signal DescriptionsB-4
B-3	Memory Signal Selections (RD1:0)B-7
C-1	8x930Ax SFR MapC-2
C-2	8X930Hx SFR MapC-3
C-3	Core SFRsC-4
C-4	Interrupt System SFRsC-4
C-5	I/O Port SFRsC-5
C-6	Serial I/O SFRsC-5
C-7	USB Function SFRsC-5
C-8	USB Hub SFRsC-6
C-9	Timer/Counter and Watchdog Timer SFRsC-6
C-10	Programmable Counter Array (PCA) SFRsC-7
D-1	Non-isochronous Transmit Data FlowD-1
D-2	Isochronous Transmit Data Flow in Dual-packet ModeD-5
D-3	Non-isochronous Receive Data Flow in Single-packet Mode (RXSPM = 1)D-8
D-4	Non-isochronous Receive Data Flow in Dual-packet Mode (RXSPM = 0)D-11
D-5	Isochronous Receive Data Flow in Dual-packet Mode (RXSPM = 0)D-18



1

Guide to this Manual



CHAPTER 1 GUIDE TO THIS MANUAL

This manual describes the 8x930Ax and $8x930Hx^{\dagger}$ microcontrollers; the initial members of a new family of products for universal serial bus (USB) applications. This manual is intended for use by both firmware and hardware designers familiar with the principles of microcontroller architecture.

1.1 MANUAL CONTENTS

This chapter provides an overview of the manual with brief summaries of the chapters and appendices. It also explains the terminology and notational conventions used throughout the manual, provides references to related documentation, and tells how to contact Intel for additional information.

Chapter 2— "Architectural Overview" — provides an overview of device hardware. It covers core functions (pipelined CPU, clock and reset unit, and interrupts), I/O ports, on-chip memory, the USB module, and on-chip peripherals (timer/counters, watchdog timer, programmable counter array, and serial I/O port).

Chapter 3— "Address Spaces" — describes the three address spaces of the 8x930: memory address space, special function register (SFR) space, and the register file. It also provides a map of the SFR space showing the location of the SFRs and their reset values and explains the mapping of the address spaces relative to the MCS[®] 51 and MCS[®] 251 architectures into the address spaces of the 8x930.

Chapter 4— "Device Configuration" — describes microcontroller features that are configured at device reset, including the external memory interface (the number of external address bits, the number of wait states, page mode, memory regions for asserting RD#, WR#, and PSEN#), binary/source opcodes, interrupt mode, and the mapping of a portion of on-chip code memory to data memory. It describes the configuration bytes and how to program them for the desired configuration. It also describes how internal memory maps into external memory.

Chapter 5 — "**Programming Considerations**" — provides an overview of the instruction set. It describes each instruction type (control, arithmetic, logical, etc.) and lists the instructions in tabular form. This chapter also discusses the addressing modes, bit instructions, and the program status words. Appendix A, "Instruction Set Reference" provides a detailed description of each instruction.

Chapter 6— "**Interrupt System**"— describes the 8x930 interrupt circuitry which provides a TRAP instruction interrupt and ten maskable interrupts: two external interrupts, three timer interrupts, a PCA interrupt, a serial port interrupt, and three USB interrupts. This chapter also discusses the interrupt priority scheme, interrupt enable, interrupt processing, and interrupt response time.

[†] In this manual, the 8x930Ax and 8x930Hx are referred to collectively as the 8x930.



Chapter 7— "USB Function"— describes the FIFOs and special function registers (SFRs) associated with the USB function interface. This chapter describes the operation of function interface on the 8x930 USB microcontrollers.

Chapter 8— "USB Hub"— describes the operation of the Intel Universal Serial Bus (USB) onchip hub. This chapter introduces on-chip hub operation and includes information on bus enumeration, hub endpoint status and configuration, hub port control, hub suspend and resume, and hub power control.

Chapter 9— "**USB Programming Models**"— describes the programming models of the 8x930 USB function interface. This chapter provides flow charts of suggested firmware routines for using the transmit and receive FIFOs to perform data transfers between the host PC and the embedded function and describes how the firmware interacts with the USB module hardware.

Chapter 10— "**Input/Output Ports**"— describes the four 8-bit I/O ports (ports 0–3) and discusses their configuration for general-purpose I/O. This chapter also discusses external memory accesses (ports 0, 2) and alternative special functions.

Chapter 11 — "Timer/Counters and Watchdog Timer"— describes the three on-chip timer/counters and discusses their application. This chapter also provides instructions for using the hardware watchdog timer (WDT) and describes the operation of the WDT during the idle and powerdown modes.

Chapter 12 — "**Programmable Counter Array**"— describes the PCA on-chip peripheral and explains how to configure it for general-purpose applications (timers and counters) and special applications (programmable WDT and pulse-width modulator).

Chapter 13 — "Serial I/O Port"— describes the full-duplex serial I/O port and explains how to program it to communicate with external peripherals. This chapter also discusses baud rate generation, framing error detection, multiprocessor communications, and automatic address recognition.

Chapter 14 — "**Minimum Hardware Setup**"— describes the basic requirements for operating the 8x930 in a system. It also discusses on-chip and external clock sources and describes device resets, including power-on reset.

Chapter 15 — "Special Operating Modes"— provides an overview of the idle, powerdown, and on-circuit emulation (ONCE) modes and describes how to enter and exit each mode. This chapter also describes the power control (PCON) special function register and lists the status of the device pins during the special modes and reset.

Chapter 16— "**External Memory Interface**"— describes the external memory signals and bus cycles and provides examples of external memory design. It provides waveform diagrams for the bus cycles, bus cycles with wait states, and the configuration byte bus cycles. It also provides bus cycle diagrams with AC timing symbols and definitions of the symbols.

Chapter 17 — "Verifying Nonvolatile Memory"— provides instructions for verifying on-chip program memory, configuration bytes, signature bytes, and lock bits.

Appendix A — "Instruction Set Reference"— provides reference information for the instruction set. It describes each instruction; defines the bits in the program status word registers (PSW,

GUIDE TO THIS MANUAL

intel®

PSW1); shows the relationships between instructions and PSW flags; and lists hexadecimal opcodes, instruction lengths, and execution times.

Appendix B — "Signal Descriptions" — describes the function(s) of each device pin. Descriptions are listed alphabetically by signal name. This appendix also provides a list of the signals grouped by functional category.

Appendix C — "**Registers**"— accumulates, for convenient reference, copies of the register definition figures that appear throughout the manual.

Appendix D — "Data Flow Model" — describes the data flow model for the 8x930 USB transactions.

Glossary — a glossary of terms has been provided for reference of technical terms.

Index — an index has been included for your convenience.

1.2 NOTATIONAL CONVENTIONS AND TERMINOLOGY

The following notations and terminology are used in this manual. The Glossary defines other terms with special meanings.

#

The pound symbol (#) has either of two meanings, depending on the context. When used with a signal name, the symbol means that the signal is active low. When used with an instruction mnemonic, the symbol prefixes an immediate value in immediate addressing mode.

italics Italics identify variables and introduce new terminology. The context in which italics are used distinguishes between the two possible meanings.

Variables in registers and signal names are commonly represented by x and y, where x represents the first variable and y represents the second variable. For example, in register Px.y, x represents the variable [1–4] that identifies the specific port, and y represents the register bit variable [7:0]. Variables must be replaced with the correct values when configuring or programming registers or identifying signals.

XXXX, xxxx Uppercase X (no italics) and lowercase x (no italics) represent unknown values or a "don't care" states or conditions. The value may be either binary or hexadecimal, depending on the context. For example, 2xAFH (hex) indicates that bits 11:8 are unknown; 10xx in binary context indicates that the two LSBs are unknown.

Assert and Deassert	The terms <i>assert</i> and <i>deassert</i> refer to the act of making a signal active (enabled) and inactive (disabled), respectively. The active polarity (high/low) is defined by the signal name. Active-low signals are designated by a pound symbol (#) suffix; active-high signals have no suffix. To assert RD# is to drive it low; to assert ALE is to drive it high; to deassert RD# is to drive it high; to deassert ALE is to drive it low.
Instructions	Instruction mnemonics are shown in upper case to avoid confusion. When writing code, either upper case or lower case may be used.
Logic 0 (Low)	An input voltage level equal to or less than the maximum value of V_{IL} or an output voltage level equal to or less than the maximum value of V_{OL} . See data sheet for values.
Logic 1 (High)	An input voltage level equal to or greater than the minimum value of V_{IH} or an output voltage level equal to or greater than the minimum value of V_{OH} . See data sheet for values.
Numbers	Hexadecimal numbers are represented by a string of hexadecimal digits followed by the character H . Decimal and binary numbers are represented by their customary notations. That is, 255 is a decimal number and 1111 1111 is a binary number. In some cases, the letter B is added for clarity.
Register Access	All register bits support read/write access unless noted otherwise in the bit description. Other types of access include read-only, write- only, read/conditional-write, etc.
Register Bits	Bit locations are indexed by 7:0 for byte registers, 15:0 for word registers, and 31:0 for double-word (dword) registers, where bit 0 is the least-significant bit and 7, 15, or 31 is the most-significant bit. An individual bit is represented by the register name, followed by a period and the bit number. For example, PCON.4 is bit 4 of the power control register. In some discussions, bit names are used. For example, the name of PCON.4 is POF, the power-off flag.
Register Names	Register names are shown in upper case. For example, PCON is the power control register. If a register name contains a lowercase character, it represents more than one register. For example, CCAPM <i>x</i> represents the five registers: CCAPM0 through CCAPM4.
Reserved Bits	Some registers contain reserved bits. These bits are not used in this device, but they may be used in future implementations. Do not write a "1" to a reserved bit. The value read from a reserved bit is indeterminate.

GUIDE TO THIS MANUAL

-				
Set and Clear	The terms <i>set</i> and <i>clear</i> refer to the value of a bit or the act of giving it a value. If a bit is <i>set</i> , its value is "1"; <i>setting</i> a bit gives it a "1" value. If a bit is <i>clear</i> , its value is "0"; <i>clearing</i> a bit gives it a "0" value.			
Signal Names	Signal names are shown in upper case. When several signals share a common name, an individual signal is represented by the signal name followed by a number. Port pins are represented by the port abbreviation, a period, and the pin number (e.g., P0.0, P0.1). A pound symbol (#) appended to a signal name identifies an active-low signal.			
Units of Measure	The foll	The following abbreviations are used to represent units of measure:		
	А	amps, amperes		
	DCV	direct current volts		
	Kbyte	kilobytes		
	KΩ	kilo-ohms		
	mA	milliamps, milliamperes		
	Mbyte	megabytes		
	MHz	megahertz		
	ms	milliseconds		
	mW	milliwatts		
	ns	nanoseconds		
	pF	picofarads		
	W	watts		
	V	volts		
	μA	microamps, microamperes		
	μF	microfarads		
	μs	microseconds		
	μW	microwatts		

intel

1-5

intel

1.3 RELATED DOCUMENTS

The following documents contain additional information that is useful in designing systems that incorporate the 8x930. To order documents, please call Intel Literature Fulfillment (1-800-548-4725 in the U.S. and Canada; +44(0) 793-431155 in Europe).

Embedded Microcontrollers	Order Number 270646
Embedded Processors	Order Number 272396
Embedded Applications	Order Number 270648
Packaging	Order Number 240800
Universal Serial Bus Specification	Order Number 272904

1.3.1 Data Sheet

The data sheet is included in *Embedded Microcontrollers* and is also available individually.

8x930Ax Universal Serial Bus Microcontroller	Order Number 272917
8x930Hx Universal Serial Bus Microcontroller	Order Number 272928

1.3.2 Application Notes

The following MCS 251 application notes apply to the 8x930.

AP-125, Designing Microcontroller Systems for Electrically Noisy Environments	Order Number 210313
AP-155, Oscillators for Microcontrollers	Order Number 230659
AP-708, Introducing the MCS [®] 251 Microcontroller —the 8XC251SB	Order Number 272670
AP-709, Maximizing Performance Using MCS [®] 251 Microcontroller —Programming the 8XC251SB	Order Number 272671
AP-710, Migrating from the MCS [®] 51 Microcontroller to the MCS 251 Microcontroller (8XC251SB)—Firmware and Hardware Considerations	Order Number 272672
The following MCS 51 microcontroller application notes also apply to	the 8r930

The following MCS 51 microcontroller application notes also apply to the 8x930.

AP70, Using the Intel MCS[®] 51 Boolean Processing Capabilities Order Number 203830

GUIDE TO THIS MANUAL

AP-223, 8051 Based CRT Terminal Controller	Order Number 270032
AP-252, Designing With the 80C51BH	Order Number 270068
AP-425, Small DC Motor Control	Order Number 270622
AP-410, Enhanced Serial Port on the 83C51FA	Order Number 270490
AP-415, 83C51FA/FB PCA Cookbook	Order Number 270609
AP-476, How to Implement I ² C Serial Communication Using Intel MCS [®] 51 Microcontrollers	Order Number 272319

1.4 APPLICATION SUPPORT SERVICES

You can get up-to-date technical information from a variety of electronic support systems: the World Wide Web, the FaxBack* service, and Intel's Brand Products and Applications Support bulletin board service (BBS). These systems are available 24 hours a day, 7 days a week, providing technical information whenever you need it.

In the U.S. and Canada, technical support representatives are available to answer your questions between 5 a.m. and 5 p.m. Pacific Standard Time (PST). Outside the U.S. and Canada, please contact your local distributor. You can order product literature from Intel literature centers and sales offices.

Table 1-1 lists the information you need to access these services.

Service	U.S. and Canada	Asia-Pacific and Japan	Europe
World Wide Web	URL:http://www.intel.com/	URL:http://www.intel.com/	URL:http://www.intel.com/
World Wide Web	URL:http://www.intel.com/ design/usb/	URL:http://www.intel.com/ design/usb/	URL:http://www.intel.com/ design/usb/
FaxBack*	800-525-3019	503-264-6835 916-356-3105	+44(0)1793-496646
BBS	503-264-7999 916-356-3600	503-264-7999 916-356-3600	+44(0)1793-432955
Help Desk	800-628-8686 916-356-7999	Please contact your local distributor.	Please contact your local distributor.
Literature	800-548-4725	708-296-9333 +81(0)120 47 88 32	+44(0)1793-431155 England +44(0)1793-421777 France +44(0)1793-421333 Germany

Table 1-1. Intel Application Support Services

1.4.1 World Wide Web

We offer a variety of technical and product information through the World Wide Web (URL: http://www.intel.com/design/mcs96). Also visit Intel's Web site for financials, history, news and USB information at: www.intel.com/design/usb/.

1.4.2 FaxBack Service

The FaxBack service is an on-demand publishing system that sends documents to your fax machine. You can get product announcements, change notifications, product literature, device characteristics, design recommendations, and quality and reliability information from FaxBack 24 hours a day, 7 days a week.

Think of the FaxBack service as a library of technical documents that you can access with your phone. Just dial the telephone number and respond to the system prompts. After you select a document, the system sends a copy to your fax machine.

Each document is assigned an order number and is listed in a subject catalog. The first time you use FaxBack, you should order the appropriate subject catalogs to get a complete listing of document order numbers. Catalogs are updated twice monthly. In addition, daily update catalogs list the title, status, and order number of each document that has been added, revised, or deleted during the past eight weeks. The daily update catalogs are numbered with the subject catalog number followed by a zero. For example, for the complete microcontroller and flash catalog, request document number 2; for the daily update to the microcontroller and flash catalog, request document number 20.

The following catalogs and information are available at the time of publication:

- 1. Solutions OEM subscription form
- 2. Microcontroller and flash catalog
- 3. Development tools catalog
- 4. Systems catalog
- 5. Multimedia catalog
- 6. Multibus and iRMX[®] firmware catalog and BBS file listings
- 7. Microprocessor, PCI, and peripheral catalog
- 8. Quality and reliability and change notification catalog
- 9. iAL (Intel Architecture Labs) technology catalog

1.4.3 Bulletin Board System (BBS)

Intel's Brand Products and Applications Support bulletin board system (BBS) lets you download files to your PC. The BBS has the latest ApBUILDER firmware, hypertext manuals and datasheets, firmware drivers, firmware upgrades, application notes and utilities, and quality and reliability data.

Any customer with a PC and modem can access the BBS. The system provides automatic configuration support for 1200- through 19200-baud modems. Use these modem settings: no parity, 8 data bits, and 1 stop bit (N, 8, 1).

To access the BBS, just dial the telephone number (see Table 1-1 on page 1-7) and respond to the system prompts. During your first session, the system asks you to register with the system operator by entering your name and location. The system operator will set up your access account within 24 hours. At that time, you can access the files on the BBS.


NOTE

In the U.S. and Canada, you can get a BBS user's guide, a master list of BBS files, and lists of FaxBack documents by calling 1-800-525-3019. Use these modem settings: no parity, 8 data bits, and 1 stop bit (N, 8, 1).



2

Architectural Overview



CHAPTER 2 ARCHITECTURAL OVERVIEW

The 8x930Ax and 8x930Hx are PC peripheral microcontrollers for Universal Serial Bus (USB) applications. These microcontrollers provide the means for connecting PC peripherals such as monitors, keyboards, joysticks, telephones, and modems to USB-equipped personal computers. The USB material in this document relies heavily on the *Universal Serial Bus Specification* which provides a detailed description of the USB system.

In the language of the USB specification, the 8x930Ax and 8x930Hx are USB devices. A USB device can serve as a *function* by providing an interface for a PC peripheral, and it can serve as a *hub* by providing USB ports for additional PC peripherals.

The 8x930Ax described in this manual serves as a USB function. The 8x930Hx serves as both a USB function and as a hub; it supports one embedded function and provides three external downstream ports. Figure 2-1 depicts the 8x930Ax and 8x930Hx in an example USB system.





Figure 2-1. 8x930Ax and 8x930Hx in a USB System



intel

Figure 2-2. Functional Block Diagram of the 8x930

2.1 PRODUCT OVERVIEW

The 8x930 can be briefly described as an MCS[®] 251 microcontroller with an on-chip USB module, and additional pinouts for USB signals. As shown in the functional block diagram (Figure 2-2), the 8x930 consists of a microcontroller core, on-chip ROM (optional) and RAM, I/O ports, the on-chip USB module, and on-chip peripherals. The USB module operates in conjunction with the CPU to provide the capabilities of a USB device.

Table 2-1 lists the on-chip memory options. The on-chip peripherals provide hardware timers, counters, and a serial I/O port. The 8x930 uses the standard instruction set of the MCS 251 architecture.

2.1.1 8x930Ax Features

The 8x930Ax USB microcontroller contains all the features of the MCS[®] 251 architecture, plus it provides a USB interface for a PC peripheral. The 8x930Ax supports all four types of USB data transfers: control, isochronous, interrupt, and bulk. The user can select the number of function endpoint pairs (4 or 6) and whether USB reset is separate from chip reset. Each endpoint pair has a transmit FIFO and a receive FIFO data buffer. Table 2-2 on page 2-4 provides a summary of USB features including FIFO sizes and operating rates. Table 2-3 on page 2-5 provides a summary of MCS[®] 251 architecture features. The block diagram in Figure 2-3 shows the main components of the 8x930Ax USB module and how they interface with the CPU.

2.1.2 8x930Hx Features

The 8x930Hx USB microcontroller is similar to the 8x930Ax in that it contains all the features of the MCS[®] 251 architecture and provides a USB interface for a PC peripheral. The 8x930Hx also provides a USB hub capability, permitting the connection of additional PC peripherals or hubs. It provides three external downstream ports and one internal downstream port. The 8x930Hx supports two hub endpoint pairs and four function endpoint pairs. Each endpoint pair (except hub endpoint 1) has a transmit FIFO and a receive FIFO. Table 2-2 on page 2-4 provides a summary of USB features including FIFO sizes and operating rates. Table 2-3 on page 2-5 provides a summary of MCS[®] 251 architecture features. The block diagram in Figure 2-4 shows the main components of the 8x930Hx USB module and how they interface with the CPU. (The 8x930Hx does not provide the separate USB reset or the six-endpoint pair options.)

<i>8x</i> 930A <i>x</i> (Hubless)			Memory
(nubless)	(Hub)	ROM (Kbytes)	RAM (Bytes)
80930AD	80930HD	0	1024
83930AD	83930HD	8	1024
83930AE	83930HE	16	1024

Table 2-1. 8x930 Memory Options

	8 <i>x</i> 930A <i>x</i>	8 <i>x</i> 930H <i>x</i>
General USB Features		
Complete Universal Serial Bus Specification rev. 1.0 compatibility	Yes	Yes
On-chip USB transceivers	Yes	Yes
Automatic transmit/receive FIFO management	Yes	Yes
Timebase (crystal/PLL)	6 or 12 MHz	12 MHz
USB rate (full speed)	12 Mbps	12 Mbps (1)
USB rate (low speed)	1.5 Mbps	
Low-clock mode	Yes	Yes
USB interrupt vectors	3	3
Suspend/resume	Yes	Yes
Separate USB and chip resets (2)	Yes	No
USB Function Features		
Function endpoint pairs Transmit/receive FIFO/ sizes:	4 or 6 (3)	4
Endpoint 0	16 bytes	16 bytes
Endpoints 2, 3	16 or 32 bytes	16 bytes
Endpoint 4 $(8x930Ax \text{ only})$ (2)	16 or 32 bytes	
Endpoint 5 $(8x930Ax \text{ only})$ (2)	16 bytes	_
Endpoint 1 (4)	0-1024 bytes	0-1024 bytes
USB Hub Features		
External downstream ports	·	3
Internal downstream ports	_	1
Hub Endpoint 0: Transmit and receive FIFOs	_	16 bytes
Hub Endpoint 1: One transmit data buffer register		1 byte
The Endpoint I. one handhin dula build register		

Table 2-2. 8x930 USB Features Summary

NOTES:

 The 8x930Hx operates at full speed only. Root port (D_{P0}, D_{M0}) data transfers are always full speed. Data transfer rates on the external downstream ports are matched to the type of USB device attached (full speed or low speed).

2. Early sample devices did not have this feature.

3. The 8x930Ax can be programmed to have either four or six function endpoint pairs. Endpoint 2, 3, and 4 FIFOs sizes are 16 bytes for the four endpoint pair (4EPP) option and 32 bytes for the 6EPP option. Early sample devices did not have this feature.

4. Programmable size. The 4EPP option provides transmit/receive FIFO size options of 256/256, 512/512, 1024/0, or 0/1024 bytes for function endpoint 1. The 6EPP option supports only 256/256-byte FIFOs for function endpoint 1.

2.1.3 MCS[®] 251 Architecture Features

The 8x930 retain all the features of the MCS 251 architecture including the configurable external memory bus, four 8-bit I/O ports, on-chip peripherals, and code-compatibility with the MCS[®] 251 microcontroller. The features of the MCS 251 architecture are discussed in the following paragraphs and summarized in Table 2-2.

The 8x930 stores code and data in a single, linear 16-Mbyte memory space. The usable memory space of the 8x930 consists of four 64-Kbyte regions (256 Kbytes). The external bus provides up to 256 Kbytes of external memory addressability. The special function registers (SFRs) and the

register file have separate address spaces. Refer to Chapter 3, "Address Spaces" for a description of the address modes.

Certain instructions in the MCS 251 instruction set operate on 8-bit, 16-bit, or 32-bit operands, providing easier and more efficient programming in high-level languages such as C. Additional features include the TRAP instruction, a displacement addressing mode, and several conditional jump instructions. Chapter 5, "Programming Considerations," describes the instruction set and compares it with the instruction set for MCS 51 microcontrollers.


You can configure the 8x930 for the *binary mode* or *source mode* opcode arrangement. Both modes execute all of the MCS 51 architecture instructions and all of the MCS 251 architecture instructions. However, source mode is more efficient for MCS 251 architecture instructions, and binary mode is more efficient for MCS 51 architecture instructions. In binary mode, object code for an MCS 51 microcontroller runs on the 8x930 without recompiling. For details see "Opcode Configurations (SRC)" on page 4-12.

Each pin of the four 8-bit I/O ports can be individually programmed as a general I/O signal or as a special-function signal that supports the external bus or one of the on-chip peripherals. Ports PO and P2 comprise a 16-line external bus, which transmits a 16-bit address multiplexed with 8 data bits. (You can also configure the 8x930 to have a 17-bit or an 18-bit external address bus. Refer to "Configuring the External Memory Interface" on page 4-7. Ports P1 and P3 carry bus-control and peripheral signals.

The 8x930 has two power-saving modes. In idle mode, the CPU clock is stopped, while clocks to the peripherals continue to run. In global suspend mode (powerdown), the on-chip oscillator is stopped, and the chip enters a static state. An enabled interrupt or a hardware reset can bring the chip back to its normal operating mode from idle or powerdown. Refer to Chapter 15, "Special Operating Modes," for details on the power-saving modes.

Address space	256 Kbytes						
External bus (mul	External bus (multiplexed)						
Address	16, 17, or 18 bits						
Data	8 bits						
On-chip ROM	0, 8 or 16 Kbytes						
On-chip RAM	1024 bytes						
Register file	40 bytes						
Eight interrupt ver	ctors						
I/O ports	Four 8-bit I/O ports						
On-chip Periphera							
Serial I/O port	(industry-standard MCS [®] 51 UART)						
Programmable	Programmable counter array with 5 compare/capture modules						
Three general	Three general-purpose timer/counters						
Hardware watchdog timer							
User-selectable configurations: external address range, wait states, page mode							
Real-time wait states							
Powerdown and i	dle power-saving modes						
Register-based N	ICS [®] 251 architecture						
Code-compatible	with MCS 51 and MCS 251 microcontrollers						

Table 2-3. MCS[®] 251 Architecture Features



intel

Figure 2-3. 8x930Ax USB Module Block Diagram




Figure 2-4. 8x930Hx USB Module Block Diagram




Figure 2-5. The CPU

2.2 MICROCONTROLLER CORE

The microcontroller core contains the CPU, the clock and reset unit, the interrupt handler, the bus interface, and the peripheral interface. The CPU contains the instruction sequencer, ALU, register file, and data memory interface.

2.2.1 CPU

Figure 2-5 is a functional block diagram of the CPU (central processor unit). The 8x930 fetches instructions from on-chip code memory two bytes at a time, or from external memory in single bytes. The instructions are sent over the 16-bit code bus to the execution unit. You can configure the 8x930 to operate in *page mode* for accelerated instruction fetches from external memory. In page mode, if an instruction fetch is to the same 256-byte "page" as the previous fetch, the fetch requires one state time rather than two state times. See "State Time and Peripheral Cycles" on page 2-9.

The 8x930 register file has forty registers, which can be accessed as bytes, words, and double words. As in the MCS[®]51 architecture, registers 0–7 consist of four banks of eight registers each, where the active bank is selected by the program status word (PSW) for fast context switches. Refer to Chapter 3, "8x930 Register File" or see Figure 5-2 on page 5-17.

The 8x930 is a single-pipeline machine. When the pipeline is full and code is executing from onchip code memory, an instruction is completed every state time. When the pipeline is full and

code is executing from external memory (with no wait states and no extension of the ALE signal), an instruction is completed every two state times.

2.2.2 Clock and Reset Unit

Figure 2-6 on page 2-9 shows the internal clock circuitry of the 8x930. The timing waveform at XTAL1 can be provided by:

- an on-chip oscillator employing an external crystal/resonator connected across XTAL1 and XTAL2
- an external frequency source connected to XTAL1

"Clock Sources" on page 14-2 discusses the requirements for external-clock signals and on-chip oscillators. Power management options – idle, powerdown, and low-clock mode – are discussed in Chapter 15, "Special Operating Modes."

Device pins PLLSEL2:0 determine the USB operating rate (full speed or low speed) and the internal frequency (F_{CLK}) distributed to the CPU and on-chip peripherals. See Table 2-4. Because of its hub capability, the 8x930Hx (including the embedded function) always operates as a full-speed USB device. Root port data transfers are always full speed. Data transfer rates on the external downstream ports are matched to the type of USB device attached (i.e., full speed or low speed). For full speed operation, the PLL provides the 4X USB sampling rate.

2.2.2.1 State Time and Peripheral Cycles

The basic unit of time for 8x930 microcontrollers is the *state time* (or *state*). States are divided into two phases identified as *phase 1* and *phase 2*. See Figures 2-7 and 2-8. The 8x930 on-chip peripherals operate on a *peripheral cycle*, which is six state times. A specific time within a peripheral cycle is denoted by its state and phase. For example, the PCA timer is incremented once each peripheral cycle in phase 2 of state 5 (denoted as S5P2).




Figure 2-6. Clock Circuit

As shown in Table 2-4 and Figure 2-7, when PLLSEL2:0 = 001 or 100 (low speed), there are two T_{OSC} periods per state. As shown in Table 2-4 and Figure 2-8, when PLLSEL2:0 = 110 (full speed), there is one T_{OSC} period per state. See "Low-clock Mode" below.

As shown in Table 2-4 the internal clock frequency (F_{CLK}) distributed to the CPU and peripherals (3, 6, or 12 MHz) is a function of PLLSEL2:0 and F_{OSC} . Note that in Figure 2-6, for PLLSEL2:0 = 110 (full speed), the two-to-one divider stage is bypassed and $F_{CLK} = F_{OSC} = 12$ MHz.

2.2.2.2 Low-clock Mode

A special power-reduction mode (low-clock mode) overrides the timing definitions given in "State Time and Peripheral Cycles" above and Figures 2-7 and Figures 2-8. Following device reset, the CPU and on-chip peripherals operate in low-clock mode ($F_{CLK} = 3$ MHz) until the LC bit in PCON is cleared. During low-clock mode, there are four T_{OSC} periods per state for PLLSEL2:0 = 001 or 100. Low-clock mode does not affect the USB rate. Also see Chapter 15, "Special Operating Modes."

2.2.2.3 Reset Unit

The reset unit resets the 8x930 to a known state. A chip reset is initiated by asserting the RST pin, by a USB-initiated reset, or by allowing the watchdog timer to time out. The 8x930Ax can be programmed so a USB-initiated reset does not cause a chip reset. For information on resets refer to Chapter 14, "Minimum Hardware Setup".

Device	PLLSEL2:0 (Pins 43, 42, 44) (1)	XTAL1 Frequency (F _{osc})	USB Rate (2)	Internal Frequency (F _{CLK}) (3)	XTAL1 Clocks per State (T _{osc} /state) (5)	Comments
8 <i>x</i> 930A <i>x</i>	001	6 Mhz	1.5 Mbps (Low Speed)	· 3 Mhz	2 (4)	PLL Off
8 <i>x</i> 930A <i>x</i>	100	12 Mhz	1.5 Mbps (Low Speed)	6 Mhz (4)	2 (4)	PLL Off
8 <i>x</i> 930A <i>x</i> 8 <i>x</i> 930H <i>x</i>	110	12 Mhz	12 Mbps (Full Speed)	12 Mhz (4)	. 1	PLL On

Table	2-4	8x930	0	perating	Free	luency
lanc	Z-4 .	07220		perauny	ILEG	ucity

NOTES:

1. Other PLLSEL2:0 combinations are not valid.

2. The sampling rate is 4X the USB rate.

 The internal frequency, F_{CLK} = 1/T_{CLK}, is the clock signal distributed to the CPU and the on-chip peripherals,

4. Following device reset, the CPU and on-chip peripherals operate in low-clock mode (F_{CLK} = 3 Mhz) until the LC bit in the PCON register is cleared. In low clock mode, there are four T_{OSC} periods per state for PLLSEL2:0 = 100 or 110. Low-clock mode does not affect the USB rate.

5. The number of XTAL1 clock periods per state (T_{osc}/state) depends on PLLSEL2:0 and the LC bit.

ARCHITECTURAL OVERVIEW




Figure 2-7. Clocking Definitions (Low Speed)




Figure 2-8. Clocking Definitions (Full Speed)

2.2.3 Interrupt Handler

The interrupt handler can receive interrupt requests from eleven maskable sources and the TRAP instruction. When the interrupt handler grants an interrupt request, the CPU discontinues the normal flow of instructions and branches to a routine that services the source that requested the interrupt. You can enable or disable the interrupts individually (except for TRAP) and you can assign one of four priority levels to each interrupt. Refer to Chapter 6, "Interrupt System," for a detailed description.

2.3 ON-CHIP MEMORY

For ROM devices, the 8x930 provides on-chip program memory beginning at location FF:0000H. See Table 2-1 for memory options. Following chip reset, the first instruction is fetched from location FF:0000H. (For devices without ROM, instruction fetches are always from external memory. Following chip reset, the first instruction is fetched from the external memory location that corresponds to internal address FF:0000H. Figure 4-5 on page 4-8 and Figure 4-6 on page 4-9 show how addresses in region FF: map into external memory for various memory configurations.)

The 8x930 provides on-chip data RAM beginning at location 00:0020H (just above the four banks of registers R0–R7 which occupy the first 32 bytes of the memory space). See Table 2-1 for memory options. Data RAM locations can be accessed with direct, indirect, and displacement addressing. Ninety-six of these locations (20H–7FH) are bit addressable.

2.4 UNIVERSAL SERIAL BUS MODULE

The USB module operates in conjunction with the CPU to provide the capabilities of a USB device. The 8x930Ax USB module provides a function interface for one USB function. The 8x930Hx USB module supports one USB function and in addition provides a USB hub capability.

The 8x930 USB module communicates with the host PC by means of upstream data port 0 (pins D_{P0} , D_{M0}). In addition to the upstream port, the 8x930Hx has three external downstream ports for bus expansion (pins D_{P1} , D_{M1} , D_{P2} , D_{M2} , D_{P3} , D_{M3}) and an internal downstream port for communicating with the embedded function. The 8x930 provides on-chip transceivers for each external USB port.

Operation of the USB module is controlled through the use of special function registers (SFRs). SFRs associated with the function interface are described in Chapter 7, "USB Function." SFRs associated with USB hub operations are described in Chapter 8, "USB Hub." Interrupt SFRs are described in Chapter 6, "Interrupt System." Register definition tables in these chapters describe register usage and define the register bits. The register definition tables also appear in Appendix C in alphabetical order. Memory maps of the 8x930Ax and 8x930Hx SFRs are presented in Chapter 3, "Address Spaces" and Appendix C.

Data transfers with the host are made to/from endpoint pairs (EPPs) on the USB module. The 8x930Hx provides four function endpoint pairs and two hub endpoint pairs. The 8x930Ax can be programmed to support either four or six function endpoint pairs. Table 2-5 lists the hub and function endpoint pairs available on the 8x930Hx along with the associated transmit and receive FIFO data buffers. Except for hub endpoints 0 and 1, Table 2-5 also applies to the 8x930Ax when the 4EPP option is selected. Table 2-6 lists the endpoint pairs available on the 8x930Ax when the



6EPP option is selected. The value in the EPINDEX register determines the endpoint pair involved in any given data transfer operation (Tables 2-5 and Table 2-6).

A complete description of the USB can be found in *Universal Serial Bus Specification*. For a description of the transceiver see the "Driver Characteristics" and "Receiver Characteristics" sections of the "Electrical" chapter of the *Universal Serial Bus Specification*. For electrical characteristics and data signal timing, see the "Bus Timing/Electrical Characteristics" and "Timing Diagram" sections of the same chapter.

EPINDEX	Endpoint Pair	Transmit FIFOs	Receive FIFOs	FIFO Size Select (1)
0000 0000	Function Endpoint 0 (Control)	16 bytes	16 bytes	XX
0000 0001	Function Endpoint 1	256 bytes	256 bytes	0.0
		512 bytes	512 bytes	01
		1024 bytes	0 bytes	10
		0 bytes	1024 bytes	11
0000 0010	Function Endpoint 2	16 bytes	16 bytes	XX
0000 0011	Function Endpoint 3	16 bytes	16 bytes	XX
1000 0000	Hub Endpoint 0 (Control) (2)	16 bytes	16 bytes	XX
1000 0001	Hub Endpoint 1 (2), (3)	N/A	N/A	ХХ

Table 2-5. Endpoint Pairs for 8x930Hx and 8x930Ax (4EPP Option)

NOTE:

1. Bits FFSZ1:0 (TXCON.6:5) specify the size of the transmit and receive FIFOs for function endpoint 1.

2. Hub endpoints are not applicable to the 8X930Ax.

3. Hub endpoint 1 assembles status-change information in a buffer register (TXDAT) and transmits it to the host PC. Hub endpoint 1 does not require FIFOs.

EPINDEX	Endpoint Pair	Transmit FIFOs	Receive FIFOs	FIFO Size Select (1)		
0000 0000	Function Endpoint 0 (Control)	16 bytes	16 bytes	ХХ		
0000 0001	Function Endpoint 1	256 bytes	256 bytes	0 0		
0000 0010	Function Endpoint 2	32 bytes	32 bytes	ХХ		
0000 0011	Function Endpoint 3	32 bytes	32 bytes	XX		
0000 0100	Function Endpoint 4 (2)	32 bytes	32 bytes	ХХ		
0000 0101	Function Endpoint 5 (2)	16 bytes	16 bytes	ХХ		

Table 2-6. Endpoint Pairs for 8x930Ax (6EPP Option)

NOTE:

1. Bits FFSZ1:0 (TXCON.6:5) specify the size of the transmit and receive FIFOs for function endpoint 1. For the 6EPP option, use FFSZ1:0 = 00.

 On the 8x930Ax, setting the SIXEPPEN bit in the EPCONFIG register selects the sixendpoint option (6EPP). Function endpoints 4 and 5 are available only when the 6EPP option is selected. Early sample devices did not have this feature.

2.4.1 The 8x930Ax USB Module

Figure 2-3 on page 2-6 shows the main functional blocks of the 8x930Ax USB module and how they interface with the CPU. The USB function interface manages communications between the host PC and the USB function. This interface consists of the serial bus interface engine (SIE), the function interface unit (FIU), and the transmit and receive FIFOs. The SIE handles the communication protocol of the universal serial bus, and the FIU handles data transfers and provides the interface between the SIE and the 8x930Ax CPU.

The 8x930Ax function interface, which can be programmed to have either four or six endpoint pairs, supports all four types of USB data transfer: control, isochronous, interrupt, and bulk. Function endpoint 1 handles only control data transfers, whereas function endpoints 1 through 5 handle all four data transfer types.

2.4.1.1 Serial Bus Interface Engine (SIE)

The SIE is the USB protocol interpreter for communications between the 8x930Hx and the host PC over the USB lines. It provides serial-to-parallel conversion for data transfers from the host and parallel-to-serial conversion for data transfers to the host. For additional information on the SIE, see "SIE Details" on page 7-33.

2.4.1.2 Function Interface Unit (FIU)

The FIU manages data movement within the USB module. It controls the operation of the FIFOs, monitors the status of the data transactions, and at the appropriate moment transfers event control to the CPU through an interrupt request. The exact nature of a data transaction depends on the type of data transfer and the initial conditions of the transmit and receive FIFOs.

2.4.1.3 Function FIFOs

Each endpoint pair contains a transmit FIFO and a receive FIFO. See Table 2-5 for FIFO configurations. Transmit FIFOs are written by the CPU, then read by the FIU for transmission. Receive FIFOs are written by the FIU following reception, then read by the CPU. All transmit FIFOs have the same architecture, and all receive FIFOs have the same architecture.

2.4.2 The 8x930Hx USB Module

Figure 2-4 on page 2-7 shows the main functional blocks of the 8x930Hx USB module and how they interface with CPU. As on the 8X930Ax USB module described above, the SIE, FIU, and function FIFOs comprise the function interface. The 8x930Hx function interface is similar to that of the 8x930Ax. See "The 8x930Ax USB Module" on page 2-14. There are three main differences: the 8x930Hx function interface is accessed via the internal downstream port, and it does not have the six-endpoint pair option nor the separate USB reset feature.

The 8x930Hx function interface has four endpoint pairs. It supports all four types of USB data transfer: control, isochronous, interrupt, and bulk. Function endpoint 0 handles only control data transfers, whereas function endpoints 1, 2, and 3 handle all four data transfer types.

The repeater, the SIE, the hub interface unit (HIU), and the hub FIFOs provide the hub capability. The hub interface has two endpoint pairs. Hub endpoint 0 supports only control data transfers. Hub endpoint 1 is used to transmit hub status change information to the host PC.

8x930Hx USB hub operations are divided into two categories: hub repeater operations and hub controller operations. The hub controller is split among four modules: the serial bus interface engine, the hub interface unit, the hub endpoint 0 transmit and receive FIFOs, and the 8x930Hx CPU. (See Chapter 8.) The following subsections discuss the role of each module.

2.4.2.1 Hub Repeater

The repeater is the connectivity manager for the 8X930Hx. It detects the connection or disconnection of devices on the external downstream ports and manages the upstream/downstream connectivity for data packets. It keeps track of hub port status, manages connectivity, and performs power management for external down stream ports. The repeater supports both full-speed (12 Mbps) and low-speed (1.5 Mbps) data traffic. The repeater also controls bus fault detection and recovery. Downstream port control is managed primarily by the HIU.

2.4.2.2 Serial Bus Interface Engine (SIE)

The SIE is the USB communication protocol interpreter. It places data on and accepts data from the bus. On the 8x930Hx, the hub interface and the function interface share the SIE. This is possible because the host communicates with only a single device during any one transaction. The SIE is permanently attached to the internal downstream port. The SIE provides serial-to-parallel conversion for data transfers from the host and parallel-to-serial conversion for data transfers to the host. For additional information on the SIE, see "SIE Details" on page 7-33. For complete functional, signal, and timing information, refer to the USB Function SIE Interface Specification.

2.4.2.3 Hub Interface Unit (HIU)

The HIU uses special function registers (SFRs) to control the operation of the hub and to maintain the status of the hub and its downstream ports. Control SFRs are set by firmware in response to USB requests. Status SFRs are set by the repeater hardware. Refer to Chapter 8, "USB Hub", and Chapter 9, "USB Programming Models," for a discussion on the use of the HIU SFRs.

2.4.2.4 Hub FIFOs

Hub FIFOs operate in the same manner as the function interface FIFOs. See Chapter 7, "USB Function." Hub endpoint 0 handles only control data transfers. It is implemented with 16-byte transmit and receive FIFO data buffers. The maximum packet size for hub control data transfers is eight bytes. Data received from the USB for endpoint 0 is stored in the receive FIFO for reading by firmware. Data to be sent to the host from hub endpoint 0 is loaded into the transmit FIFO.

Hub endpoint 1 transmits single-byte interrupt tokens to the host and does not have FIFO data buffers.

2.4.2.5 8*x*930H*x* CPU

The CPU runs the firmware associated with the operation of the hub and the function interface. The CPU reads the receive FIFOs, loads the transmit FIFOs, and decodes and executes USB requests for the hub. Control transaction stages are also tracked by firmware. Hub operation is implemented by reading and writing SFRs in the HIU. Operation of the function interface is implemented by reading and writing SFRs in the FIU.

2.5 ON-CHIP PERIPHERALS

The on-chip peripherals reside outside the microcontroller core. They perform specialized functions in hardware. Firmware controls the peripherals via their special function registers (SFRs). The 8x930 has four peripherals: the watchdog timer, the timer/counter unit, the programmable counter array (PCA), and the serial I/O port.

2.5.1 Timer/Counters and Watchdog Timer

The timer/counter unit has three timer/counters, which can be clocked by the oscillator (for timer operation) or by an external input (for counter operation). You can set up an 8-bit, 13-bit, or 16-bit timer/counter. You can program them for special applications, such as capturing the time of an event on an external pin, outputting a programmable clock signal on an external pin, or generating a baud rate for the serial I/O port. Timer/counter events can generate interrupt requests.

The watchdog timer is a circuit that automatically resets the 8x930 in the event that a hardware or firmware operation fails to complete. When enabled by firmware, the watchdog timer begins running, and unless firmware intervenes, the timer overflows and initiates a chip reset. In normal operation, firmware periodically clears the timer register to prevent the reset. If a malfunction occurs and firmware fails to clear the timer, the resulting chip reset disables the timer and returns the system to a known state. The watchdog timer and the timer/counters are described in Chapter 11, "Timer/Counters and Watchdog Timer."

2.5.2 Programmable Counter Array (PCA)

The programmable counter array (PCA) has its own timer and five capture/compare modules that perform several functions: capturing (storing) the timer value in response to a transition on an input pin; generating an interrupt request when the timer matches a stored value; toggling an output pin when the timer matches a stored value; generating a programmable PWM (pulse width modulator) signal on an output pin; and serving as a firmware watchdog timer. Chapter 12, "Programmable Counter Array," describes this peripheral in detail.

2.5.3 Serial I/O Port

The serial I/O port provides one synchronous and three asynchronous communication modes. The synchronous mode (mode 0) is half-duplex: the serial port outputs a clock signal on one pin and transmits or receives data on another pin.


The asynchronous modes (modes 1-3) are full-duplex (i.e., the port can send and receive simultaneously). Mode 1 uses a serial frame of 10 bits: a start bit, 8 data bits, and a stop bit. The baud rate is generated by the overflow of timer 1 or timer 2. Modes 2 and 3 use a serial frame of 11 bits: a start bit, eight data bits, a programmable ninth data bit, and a stop bit. The ninth bit can be used for parity checking or to specify that the frame contains an address and data. In mode 2, you can use a baud rate of 1/32 or 1/64 of the oscillator frequency. In mode 3, you can use the overflow from timer 1 or timer 2 to determine the baud rate.



In its asynchronous modes (modes 1-3) the serial port can operate as a slave in an environment where multiple slaves share a single serial line. It can accept a message intended for itself or a message that is being broadcast to all of the slaves, and it can ignore a message sent to another slave.

2.6 OPERATING CONDITIONS

The 8x930 is designed for a commercial operating environment and to accommodate the operating rates of the USB interface. For detailed specifications, refer to the current 8x930 Universal Serial Bus Microcontroller datasheet. For USB module operating rates, see "Clock and Reset Unit" on page 2-9.



Address Spaces



CHAPTER 3 ADDRESS SPACES

The 8x930 has three address spaces: a memory space, a special function register (SFR) space, and a register file. This chapter describes these address spaces as they apply to the 8x930. It also discusses the compatibility of the MCS[®] 251 architecture and the MCS[®] 51 architecture in terms of their address spaces.

3.1 MCS[®] 251 ARCHITECTURE ADDRESS SPACES

Figure 3-1 shows the memory space, the SFR space, and the register file for MCS 251 architecture. (The address spaces are depicted as being eight bytes wide with addresses increasing from left to right and from bottom to top.)




Figure 3-1. MCS[®] 251Architecture Address Spaces

It is convenient to view the unsegmented, 16-Mbyte memory space as consisting of 256 64-Kbyte regions, numbered 00: to FF:.

NOTE

The memory space in the 8x930 is unsegmented. The 64-Kbyte "regions" 00:, 01:, ..., FF: are introduced only as a convenience for discussions. Addressing in the 8x930 is linear; there are *no* segment registers.

On-chip RAM is located at the bottom of the memory space, beginning at location 00:0000H. The first 32 bytes (00:0000H–00:001FH) provide storage for a part of the register file. The on-chip, general-purpose data RAM resides just above this, beginning at location 00:0020H.

On-chip ROM (code memory) is located in the top region of the memory space, beginning at location FF:0000H. Following device reset, execution begins at this address. The top eight bytes of region FF: are reserved for the configuration array.

The register file has its own address space (Figure 3-1). The 64 locations in the register file are numbered decimally from 0 to 63. Locations 0–7 represent one of four switchable register banks, each having eight registers. The 32 bytes required for these banks occupy locations 00:0000H– 00:001FH in the memory space. Register file locations 8–63 do not appear in the memory space. See "8x930 Register File" on page 3-9 for a further description of the register file.

The SFR space accommodates up to 512 eight-bit special function registers with addresses S:000H–S:1FFH. SFRs implemented in the 8x930 are shown in Table 3-6 on page 3-10. In the MCS 251 architecture, use the prefix "S:" with SFR addresses to distinguish them from the memory space addresses 00:0000H–00:01FFH. See "Special Function Registers (SFRs)" on page 3-15 for details on the SFR space.

3.1.1 Compatibility with the MCS[®] 51 Architecture

The address spaces in the MCS 51 architecture[†] are mapped into the address spaces in the MCS 251 architecture. This mapping allows code written for MCS 51 microcontrollers to run on MCS 251 microcontrollers. (Chapter 5, "Programming Considerations" discusses the compatibility of the two instruction sets.)

Figure 3-2 shows the address spaces for the MCS 51 architecture. Internal data memory locations 00H–7FH can be addressed directly and indirectly. Internal data locations 80H–FFH can only be addressed indirectly. Directly addressing these locations accesses the SFRs. The 64-Kbyte code memory has a separate memory space. Data in the code memory can be accessed only with the MOVC instruction. Similarly, the 64-Kbyte external data memory can be accessed only with the MOVX instruction.

The register file (registers R0–R7) comprises four switchable register banks, each having eight registers. The 32 bytes required for the four banks occupy locations 00H–1FH in the on-chip data memory.

Figure 3-3 shows how the address spaces in the MCS 51 architecture map into the address spaces in the MCS 251 architecture; details are listed in Table 3-1.

[†] MCS[®]51 Microcontroller Family User's Manual (Order Number: 272383)

The 64-Kbyte code memory for MCS 51 microcontrollers maps into region FF: of the memory space for MCS 251 microcontrollers. Assemblers for MCS 251 microcontrollers assemble code for MCS 51 microcontrollers into region FF:, and data accesses to code memory are directed to this region. The assembler also maps the interrupt vectors to region FF:. This mapping is transparent to the user; code executes just as before, without modification.




Figure 3-2. Address Spaces for the MCS[®] 51 Architecture

intel




Figure 3-3. Address Space Mappings MCS[®] 51 Architecture to MCS[®] 251 Architecture

Table	3-1.	Address	Mappings

		MCS® 51 Architect	MCS [®] 251 Architecture	
Memory Type	Size	Location	Data Addressing	Location
Code	64 Kbytes	0000H-FFFFH	Indirect using MOVC instr.	FF:0000H-FF:FFFFH
External Data	64 Kbytes	0000H-FFFFH	Indirect using MOVX instr.	01:0000H-01:FFFFH
Internal Data	128 bytes	00H-7FH	Direct, Indirect	00:0000H-00:007FH
Internal Data	128 bytes	80H-FFH	Indirect	00:0080H-00:00FFH
SFRs	128 bytes	S:80H-S:FFH	Direct	S:080H-S:0FFH
Register File	8 bytes	R0R7	Register	R0–R7

ADDRESS SPACES

intel

The 64-Kbyte external data memory for MCS 51 microcontrollers is mapped into the memory region specified by bits 16–23 of the data pointer DPX, i.e., DPXL. DPXL is accessible as register file location 57 and also as the SFR at S:084H (see "Dedicated Registers" on page 3-12). The reset value of DPXL is 01H, which maps the external memory to region 01: as shown in Figure 3-3. You can change this mapping by writing a different value to DPXL. A mapping of the MCS 51 microcontroller external data memory into any 64-Kbyte memory region in the MCS 251 architecture provides complete run-time compatibility because the lower 16 address bits are identical in the two address spaces.

The 256 bytes of on-chip data memory for MCS 51 microcontrollers (00H-FFH) are mapped to addresses 00:0000H-00:00FFH to ensure complete run-time compatibility. In the MCS 51 architecture, the lower 128 bytes (00H-7FH) are directly and indirectly addressable; however the upper 128 bytes are accessible by indirect addressing only. In the MCS 251 architecture, all locations in region 00: are accessible by direct, indirect, and displacement addressing (see "8x930 Memory Space" on page 3-5).

The 128-byte SFR space for MCS 51 microcontrollers is mapped into the 512-byte SFR space of the MCS 251 architecture starting at address S:080H, as shown in Figure 3-3. This provides complete compatibility with direct addressing of MCS 51 microcontroller SFRs (including bit addressing). The SFR addresses are unchanged in the new architecture. In the MCS 251 architecture, SFRs A, B, DPL, DPH, and SP (as well as the new SFRs DPXL and SPH) reside in the register file for high performance. However, to maintain compatibility, they are also mapped into the SFR space at the same addresses as in the MCS 51 architecture.

3.2 8x930 MEMORY SPACE


Figure 3-4 shows the logical memory space for the 8x930 microcontroller. The usable memory space of the 8x930 consists of four 64-Kbyte regions: 00:, 01:, FE:, and FF:. Code can execute from all four regions; code execution begins at FF:0000H. Regions 02:-FD are reserved. Reading a location in the reserved area returns an unspecified value. Firmware can execute a write to the reserved area, but nothing is actually written.


All four regions of the memory space are available at the same time. The maximum number of external address lines is 18, which limits external memory to a maximum of four regions (256 Kbytes). See "Configuring the External Memory Interface" on page 4-7, and "External Memory Design Examples" on page 16-17.

Locations FF:FFF8H–FF:FFFFH are reserved for the configuration array (see Chapter 4, "Device Configuration"). The two configuration bytes for the 8x930 are accessed at locations FF:FFF8H and FF:FFF9H; locations FF:FFFAH–FF:FFFFH are reserved for configuration bytes in future products. Do not attempt to execute code from locations FF:FFF8H–FF:FFFFH. Also, see the caution on page 4-3 regarding execution of code from locations immediately below the configuration array.

Figure 3-4 also indicates the addressing modes that can be used to access different areas of memory. The first 64 Kbytes can be directly addressed. The first 96 bytes of general-purpose RAM (00:0020H–00:007FH) are bit addressable. Chapter 5, "Programming Considerations," discusses addressing modes.

intel





3-6

ADDRESS SPACES




Figure 3-5. Hardware Implementation of the 8x930 Address Space



Figure 3-5 shows how areas of the memory space are implemented by on-chip RAM and external memory. The first 32 bytes of on-chip RAM store banks 0–3 of the register file (see "8x930 Register File" on page 3-9).

3.2.1 On-chip General-purpose Data RAM

On-chip RAM provides general data storage (Figure 3-5). Instructions cannot execute from onchip data RAM. The data is accessible by direct, indirect, and displacement addressing. Locations 00:0020H–00:007FH are also bit addressable.

3.2.2 On-chip Code Memory

The 8x930 is available with 0, 8 or 16 Kbytes of on-chip ROM located in memory region FF:. (Figure 3-5). Table 2-1 on page 2-3 lists the amount of on-chip code memory for each device. Onchip ROM is intended primarily for code storage, although its contents can also be read as data with the indirect and displacement addressing modes. Following a chip reset, program execution begins at FF:0000H. Chapter 17, "Verifying Nonvolatile Memory," describes the procedure for verifying the contents of on-chip ROM.

A code fetch within the address range of the on-chip ROM accesses the on-chip ROM only if EA# = 1. For EA# = 0, a code fetch in this address range accesses external memory. The value of EA# is latched when the chip leaves the reset state. Code is fetched faster from on-chip code memory than from external memory. Table 3-2 lists the minimum times to fetch two bytes of code from on-chip memory and external memory.

NOTE

If your program executes exclusively from on-chip ROM (not from external memory), beware of executing code from the upper eight bytes of the on-chip ROM (FF:1FF8H–FF:1FFFH for 8 Kbytes, FF:3FF8H–FF:3FFFH for 16 Kbytes). Because of its pipeline capability, the 8x930 may attempt to prefetch code from external memory (at an address above FF:1FFFH/ FF:3FFFH) and thereby disrupt I/O ports 0 and 2. Fetching code constants from these eight bytes does not affect ports 0 and 2.

If your program executes from both on-chip ROM and external memory, code can be placed in the upper eight bytes of on-chip ROM. As the 8x930 fetches bytes above the top address in the on-chip ROM, code fetches automatically become external bus cycles. In other words, the rollover from on-chip ROM to external code memory is transparent to the user.

Type of Code Memory	State Times
On-chip Code Memory	1
External Memory (page mode)	2
External Memory (nonpage mode)	4

Table 3-2. Minimum Times to Fetch Two Bytes of Code



3.2.2.1 Accessing On-chip Code Memory in Region 00:

Devices with 16 Kbytes of on-chip code memory can be configured so that the upper half of the on-chip code memory can also be read as data at locations at the top of region 00: (see "Mapping On-chip Code Memory to Data Memory (EMAP#)" on page 4-14). That is, locations FF:2000H–FF:3FFFH can also be accessed at locations 00:E000H–00:FFFFH. This is useful for accessing code constants stored in ROM. Note, however, that all of the following three conditions must hold for this mapping to be effective:

- The device is configured with EMAP# = 0 in the UCONFIG1 register (See Figure 4-3 on page 4-5).
- EA# = 1.
- The access to this area of region 00: is a data read, not a code fetch.

If one or more of these conditions do not hold, accesses to the locations in region 00: are referred to external memory.

3.2.3 External Memory

Regions 01:, FE:, and portions of regions 00: and FF: of the memory space are implemented as external memory (Figure 3-5). For discussions of external memory, see "Configuring the External Memory Interface" on page 4-7, and Chapter 16, "External Memory Interface."


3.3 8x930 REGISTER FILE

The 8x930 register file consists of 40 locations: 0–31 and 56–63, as shown in Figure 3-6. These locations are accessible as bytes, words, and dwords, as described in "Byte, Word, and Dword Registers" on page 3-12." Several locations are dedicated to special registers (see "Dedicated Registers" on page 3-12); the remainder are general-purpose registers.

Register file locations 0–7 actually consist of four switchable banks of eight registers each, as illustrated in Figure 3-7 on page 3-11. The four banks are implemented as the first 32 bytes of onchip RAM and are always accessible as locations 00:0000H–00:001FH in the memory address space.[†] Only one of the four banks is accessible via the register file at a given time. The accessible, or "active," bank is selected by bits RS1 and RS0 in the PSW register, as shown in Table 3-3. (The PSW is described in "Program Status Words" on page 5-15.") This bank selection can be used for fast context switches.

Register file locations 8–31 and 56–63 are always accessible. These locations are implemented as registers in the CPU. Register file locations 32–55 are reserved and cannot be accessed.

[†] Because these locations are dedicated to the register file, they are not considered a part of the general-purpose, 1-Kbyte, on-chip RAM (locations 00:0020H-00:041FH).



Into

Figure 3-6. The Register File




Figure 3-7. Register File Locations 0-7

Bank	Address Range	PSW Selection Bits		
Dalik	Address hange	RS1	RS0	
Bank 0	00H07H	0	0	
Bank 1	08H0FH	0	1	
Bank 2	10H–17H	1	0	
Bank 3	18H–1FH	1	1	

Table 3-3. Register Bank Selection

3.4 BYTE, WORD, AND DWORD REGISTERS

Depending on its location in the register file, a register is addressable as a byte, a word, and/or a dword, as shown on the right side of Figure 3-6. A register is named for its lowest numbered byte location. For example:

R4 is the byte register consisting of location 4.

WR4 is the word register consisting of registers 4 and 5.

DR4 is the dword register consisting of registers 4–7.

Locations R0–R15 are addressable as bytes, words, or dwords. Locations 16–31 are addressable only as words or dwords. Locations 56–63 are addressable only as dwords. Registers are addressed only by the names shown in Figure 3-6 — except for the 32 registers that comprise the four banks of registers R0–R7, which can also be accessed as locations 00:0000H–00:001FH in the memory space.

3.4.1 Dedicated Registers

The register file has four dedicated registers:

- R10 is the B-register
- R11 is the accumulator (ACC)
- DR56 is the extended data pointer, DPX
- DR60 is the extended stack pointer, SPX

These registers are located in the register file; however, R10; R11; the DPXL, DPH, and DPL bytes in DR56; and the SPH and SP bytes in DR60 are also accessible as SFRs. The bytes of DPX and SPX can be accessed in the register file only by addressing the dword registers. The dedicated registers in the register file and their corresponding SFRs are illustrated in Figure 3-8 and listed in Table 3-4.

3.4.1.1 Accumulator and B Register

The 8-bit *accumulator* (ACC) is byte register R11, which is also accessible in the SFR space as ACC at S:E0H (Figure 3-8). The *B register*, used in multiplies and divides, is register R10, which is also accessible in the SFR space as B at S:F0H. Accessing ACC or B as a register is one state faster than accessing them as SFRs.

Instructions in the MCS 51 architecture use the accumulator as the primary register for data moves and calculations. However, in the MCS 251 architecture, any of registers R1–R15 can serve for these tasks[†]. As a result, the accumulator does not play the central role that it has in MCS 51 microcontrollers.

[†] Bits in the PSW and PSW1 registers reflect the status of the accumulator. There are no equivalent status indicators for the other registers.

ADDRESS SPACES

intel




Figure 3-8. Dedicated Registers in the Register File and their Corresponding SFRs

3.4.1.2 Extended Data Pointer, DPX

Dword register DR56 is the *extended data pointer*, DPX (Figure 3-8). The lower three bytes of DPX (DPL, DPH, DPXL) are accessible as SFRs. DPL and DPH comprise the 16-bit *data pointer* DPTR. While instructions in the MCS 51 architecture always use DPTR as the data pointer, instructions in the MCS 251 architecture can use any word or dword register as a data pointer.

DPXL, the byte in location 57, specifies the region of memory (00:-FF:) that maps into the 64-Kbyte external data memory space in the MCS 51 architecture. In other words, the MOVX instruction addresses the region specified by DPXL when it moves data to and from external memory. The reset value of DPXL is 01H.

3.4.1.3 Extended Stack Pointer, SPX

Dword register DR60 is the *stack pointer*, SPX (Figure 3-8). The byte at location 63 is the 8-bit stack pointer, SP, in the MCS 51 architecture. The byte at location 62 is the *stack pointer high*, SPH. The two bytes allow the stack to extend to the top of memory region 00:. SP and SPH can be accessed as SFRs.

Two instructions, PUSH and POP directly address the stack pointer. Subroutine calls (ACALL, ECALL, LCALL) and returns (ERET, RET, RETI) also use the stack pointer. To preserve the stack, do not use DR60 as a general-purpose register.

Register File					SFRs		
Name			Mnemonic	Reg.	Location	Mnemonic	Address
Stack Pointer (SPX)					60		—
				DR60	61		—
	Stack Po	ointer, High	SPH		62	SPH	S:BEH
	Stack Po	ointer, Low	SP		63	SP	S:81H
				DDF6	56		
Data Pointer (DPX)	Data Po	inter Extended, Low	DPXL		57	DPXL	S:85H
	DPTR	Data Pointer, High	DPH	DR56	58	DPH	S:83H
		Data Pointer, Low	DPL		59	DPL	S:82H
Accumulator (A Register)		A	R11	11 .	ACC	S:E0H	
B Register		В	R10	10	В	S:F0H	

Table 3-4. Dedicated Registers in the Register File and their Corresponding SFRs

3.5 SPECIAL FUNCTION REGISTERS (SFRS)

The special function registers (SFRs) reside in the microcontroller core, the USB module, and the on-chip peripherals. Memory maps showing the location of all the 8x930Ax and 8x930Hx SFRs are presented in Tables 3-5 and Tables 3-6. The contents of each register following device reset is given. An "x" indicates the bit value following reset is indeterminate.

Blank locations in Tables 3-5 and 3-6 and locations below S:80H and above S:FFH are unimplemented, i.e., no register exists. If an instruction attempts to write to an unimplemented SFR location, the instruction executes, but nothing is actually written. If an unimplemented SFR location is read, it returns an unspecified value.

Endpoint-indexed SFRs are implemented as banks of registers similar to register file locations R0-R7. There is a set or bank of registers for each endpoint pair. Endpoint-indexed SFRs are accessed by means of the SFR address and an index value. The EPINDEX register specifies hub/function and the endpoint number (which serves as the index value). See "Endpoint-indexed SFRs" on page 7-3 and "Hub Endpoint Indexing Using EPINDEX" on page 8-11.

Port-indexed SFRs (HPCON, HPSC, and HPSTST) are implemented in a similar manner. There is a set or bank of these registers for each USB downstream port. Port-indexed SFRs are accessed by means of the SFR address and an index value. The HPINDEX register contains the port number which serves as the index value. See "Hub Port Indexing Using HPINDEX" on page 8-23.

SFR addresses are preceded by "S:" to differentiate them from addresses in the memory space.

Tables describing the SFRs are presented in alphabetical order in Appendix C.

Table 3-7 through Table 3-14 list the SFRs by functional category.

Table 3-7 — Core SFRs

Table 3-8 — Interrupt System SFRs

Table 3-9 — I/O Port SFRs

Table 3-10 - Serial I/O SFRs

Table 3-11 — USB Function SFRs

Table 3-12 — USB Hub SFRs

Table 3-13 — Timer/Counter and Watchdog Timer SFRs

Table 3-14 — Programmable Counter Array (PCA) SFRs

NOTE

SFRs may be accessed only as bytes; they may not be accessed as words or dwords.

intel

Table 3-5. 8x930Ax SFR Map

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8		CH 00000000	ССАРОН хххххххх	CCAP1H xxxxxxxx	CCAP2H xxxxxxxx	ССАРЗН хххххххх	CCAP4H xxxxxxxx		FF
F0	B 00000000	EPINDEX 1xxxx000	TXSTAT 00000000	TXDAT xxxxxxxx	TXCON 000x0100†	TXFLG 00xx1000	TXCNTL 00000000†	TXCNTH xxxxxx00	F7
E8		CL 00000000	CCAP0L xxxxxxxx	CCAP1L xxxxxxxx	CCAP2L xxxxxxxx	CCAP3L xxxxxxxx	CCAP4L xxxxxxxx		EF
E0	ACC 00000000	EPCON 00x10000†	RXSTAT 00000000	RXDAT xxxxxxxx	RXCON 0x000100	RXFLG 00xx1000	RXCNTL 00000000†	RXCNTH xxxxxx00	E7
D8	CCON 00x00000	CMOD 00xxx000	CCAPM0 x0000000	CCAPM1 x0000000	CCAPM2 x0000000	CCAPM3 x0000000	CCAPM4 x0000000	PCON1 xxx00000	DF
D0	PSW 00000000	PSW1 00000000	SOFL 00000000	SOFH 00000000					D7
C8	T2CON 00000000	T2MOD xxxxxx00	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000			CF
C0	FIFLG 00000000	FIFLG1 00000000						EPCONFIG xxxxxxx0	C7
B8	IPL0 x0000000	SADEN 00000000					SPH 0000000		BF
B0	P3 1111111	IEN1 xxxx0000	IPL1 x0000000	IPH1 x0000000				IPH0 x0000000	B7
A8	IEN0 00000000	SADDR 00000000							AF
A0	P2 11111111		FIE 00000000	FIE1 00000000			WDTRST xxxxxxxx	WCON xxxxxx00	A7
98	SCON 00000000	SBUF xxxxxxxx					-		9F
90	P1 11111111								97
88	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000		FADDR 00000000	8F
80	P0 11111111	SP 00000111	DPL 00000000	DPH 00000000		DPXL 00000001		PCON 00XX0000	87
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	-
		MCS 251 microcontroller SFRs				Endpoint-ir	dexed SFRs	3	

[†] For EPCON, TXCON, TXCNTL, and RXCNTL, the reset value depends on the endpoint pair selected. Refer to the register definition tables in Appendix C or Chapter 7, "USB Function."

ADDRESS SPACES

intel

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
8		CH 00000000	CCAP0H xxxxxxxx	CCAP1H	CCAP2H xxxxxxxx	CCAP3H xxxxxxxx	CCAP4H xxxxxxxx		F
0	B 00000000	EPINDEX 1xxxxx00	TXSTAT 00000000	TXDAT ^{††} xxxxxxxx [†]	TXCON 000x0100 [†]	TXFLG 00xx1000	TXCNTL 00000000 [†]	TXCNTH xxxxxx00]
8	HIFLG 0xxxxx00	CL 00000000	CCAPOL	CCAP1L xxxxxxxx	CCAP2L xxxxxxxx	CCAP3L xxxxxxxx	CCAP4L xxxxxxxx		Ī
0	ACC 00000000	EPCON 00x10000 [†]	RXSTAT 00000000	RXDAT xxxxxxxx	RXCON 0x000100	RXFLG 00xx1000	RXCNTL 00000000 [†]	RXCNTH xxxxxx00	ו
8	CCON 00x00000	CMOD 00xxx000	CCAPM0 x0000000	CCAPM1 x0000000	CCAPM2 x0000000	CCAPM3 x0000000	CCAPM4 x0000000	PCON1 xxx00000	ו
0	PSW 00000000	PSW1 00000000	SOFL 00000000	SOFH 00000000	HPINDEX xxxxx000	HPSC xxx00000		HPSTAT 0x000100	1
8	T2CON 00000000	T2MOD xxxxxx00	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000		HPCON xxxxx000	1
0	FIFLG 00000000								1
8	IPL0 x0000000	SADEN 00000000					SPH 0000000		
0	P3 11111111	IEN1 xxxxx000	IPL1 x0000000	IPH1 x0000000				IPH0 x0000000	1000
3	IEN0 00000000	SADDR 00000000					HSTAT x0000000	<u></u>	1
0	P2 11111111	HIE 0xxxxx00	FIE 00000000				WDTRST xxxxxxxx	WCON xxxxxx00	
3	SCON 00000000	SBUF xxxxxxxx	HPPWR xxx1000x						1
)	P1 1111111							HADDR 00000000	
3	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000		FADDR 00000000	
)	P0 11111111	SP 00000111	DPL 00000000	DPH 00000000		DPXL 00000001		PCON 00XX0000	
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	2
[5	nicrocontroll				Port-indexe	ed SFRs	

Table 3-6. 8X930Hx SFR Map

[†] For EPCON, TXCON, TXDAT, TXCNTL, and RXCNTL the reset value depends on the endpoint pair selected. Refer to the register definition tables in Appendix C or Chapter 7, "USB Function."

^{††} For hub endpoint 1 (EPINDEX = 1000 0001), the only endpoint SFR implemented is TXDAT. A separate TXDAT register definition table is provided for this endpoint (see Chapter 8, "USB Hub.")

Mnemonic	Name	Address
ACC†	Accumulator	S:E0H
B†	B Register	S:F0H
PSW	Program Status Word	S:D0H
PSW1	Program Status Word 1	S:D1H
SP [†]	Stack Pointer – LSB of SPX	S:81H
SPH [†]	Stack Pointer High – MSB of SPX	S:BEH
DPTR [†]	Data Pointer (2 bytes)	—
DPL†	Low Byte of DPTR	S:82H
DPH [†]	High Byte of DPTR	S:83H
DPXL [†]	Data Pointer Extended, Low	S:85H
PCON	Power Control	S:87H
PCON1	USB Power Control.	S:DFH
WCON	Wait State Control Register	S:A7H

Table 3-7. Core SFRs

[†] These SFRs can also be accessed by their corresponding registers in the register file (see Table 3-4).

Table 3-8.	Interrup	ot System	SFRs
------------	----------	-----------	------

Mnemonic	Description	Address
FIE	USB Function Interrupt Enable Register.	S:A2H
FIE1	USB Function Interrupt Enable Register.	S:A3H
FIFLG	USB Function Interrupt Flag Register.	S:C0H
FIFLG1	USB Function Interrupt Flag Register.	S:C1H
HIE	Hub Interrupt Enable Register.	S:A1H
HIFLG	Hub Interrupt Flag Register.	S:E8H
IEN0	Interrupt Enable Register 0.	S:A8H
IEN1	Interrupt Enable Register1.	S:B1H
IPL0	Interrupt Priority Low Register 0.	S:B8H
IPH0	Interrupt Priority High Register 0.	S:B7H
IPL1	Interrupt Priority Low Register 1.	S:B2H
IPH1	Interrupt Priority High Register 1.	S:B3H
SOFH	Start of Frame High Register.	S:D3H
SOFL	Start of Frame Low Register.	S:D2H

Mnemonic	Name	Address
P0	Port 0	S:80H
P1	Port 1	S:90H
P2	Port 2	S:A0H
P3	Port 3	S:B0H

Table 3-9. I/O Port SFRs

Table 3-10. Serial I/O SFRs

Mnemonic	Name	Address
SCON	Serial Control	S:98H
SBUF	Serial Data Buffer	S:99H
SADEN	Slave Address Mask	S:B9H
SADDR	Slave Address	S:A9H

Table 3-11. USB Function SFRs

Mnemonic	Name	Address
EPCON	Endpoint Control Register.	S:E1H
EPCONFIG	Endpoint Configuration Register	S:C7H
EPINDEX	Endpoint Index Register.	S:F1H
FADDR	Function Address Register.	S:8FH
RXCNTH	Receive FIFO Byte-Count High Register.	S:E7H
RXCNTL	Receive FIFO Byte-Count Low Register.	S:E6H
RXCON	Receive FIFO Control Register.	S:E4H
RXDAT	Receive FIFO Data Register.	S:E3H
RXFLG	Receive FIFO Flag Register.	S:E5H
RXSTAT	Endpoint Receive Status Register.	S:E2H
TXCNTH	Transmit Count High Register.	S:F7H
TXCNTL	Transmit Count Low Register.	S:F6H
TXCON	Transmit FIFO Control Register.	S:F4H
TXDAT	Transmit FIFO Data Register.	S:F3H
TXFLG	Transmit Flag Register.	S:F5H
TXSTAT	Endpoint Transmit Status Register.	S:FAH

Mnemonic	Name	Address
HADDR	Hub Address Register.	S:97H
HPCON	Hub Port Control.	S:CFH
HPINDEX	Hub Port Index Register.	S:D4H
HPPWR	Hub Port Power Control.	S:9AH
HPSC	Hub Port Status Change.	S:D5H
HPSTAT	Hub Port Status.	S:D7H
HSTAT	Hub Status and Configuration.	S:AEH

Table 3-12, USB Hub	SFRs
---------------------	------

Table 3-13. Timer/Counter and Watchdog Timer SFRs

Mnemonic	Name	Address
TL0	Timer/Counter 0 Low Byte	S:8AH
TH0	Timer/Counter 0 High Byte	S:8CH
TL1	Timer/Counter 1 Low Byte	S:8BH
TH1	Timer/Counter 1 High Byte	S:8DH
TL2	Timer/Counter 2 Low Byte	S:CCH
TH2	Timer/Counter 2 High Byte	S:CDH
TCON	Timer/Counter 0 and 1 Control	S:88H
TMOD	Timer/Counter 0 and 1 Mode Control	S:89H
T2CON	Timer/Counter 2 Control	S:C8H
T2MOD	Timer/Counter 2 Mode Control	S:C9H
RCAP2L	Timer 2 Reload/Capture Low Byte	S:CAH
RCAP2H	Timer 2 Reload/Capture High Byte	S:CBH
WDTRST	WatchDog Timer Reset	S:A6H

ADDRESS SPACES



	Address S:D8H S:D9H S:DAH S:DBH S:DCH S:DDH S:DEH
	S:D9H S:DAH S:DBH S:DCH S:DDH
	S:DAH S:DBH S:DCH S:DDH
	S:DBH S:DCH S:DDH
	S:DCH S:DDH
	S:DDH
	S:DEH
	S:E9H
	S:F9H
0 Low Byte	S:EAH
1 Low Byte	S:EBH
2 Low Byte	S:ECH
3 Low Byte	S:EDH
4 Low Byte	S:EEH
0 High Byte	S:FAH
1 High Byte	S:FBH
2 High Byte	S:FCH
3 High Byte	S:FDH
4 High Byte	S:FEH
	1 Low Byte 2 Low Byte 3 Low Byte 4 Low Byte 0 High Byte 1 High Byte 2 High Byte 3 High Byte

Table 3-14. Programmable Counter Array (PCA) SFRs



intel®



Device Configuration



intel

CHAPTER 4 DEVICE CONFIGURATION

The 8x930 provides design flexibility by configuring certain operating features during device reset. These features fall into the following categories:

- external memory interface (page mode, address bits, wait states, range for RD#, WR#, and PSEN#)
- source mode/binary mode opcodes
- selection of bytes stored on the stack by an interrupt
- mapping of the upper portion of on-chip code memory to region 00:

You can specify a 16-bit, 17-bit, or 18-bit external addresses bus (256 Kbyte external address space). Wait state selection provides 0, 1, 2, or 3 wait states.

This chapter provides a detailed discussion of device configuration. It describes the configuration bytes and provides information to aid you in selecting a suitable configuration for your application. It discusses the choices involved in configuring the external memory interface and shows how the internal memory space maps into external memory. See "Configuring the External Memory Interface" on page 4-7. "Opcode Configurations (SRC)" on page 4-12 discusses the choice of source mode or binary mode opcode arrangements.

4.1 CONFIGURATION OVERVIEW

The configuration of the 8x930 is established by the reset routine based on information stored in configuration bytes. The 8x930 stores configuration information in two user configuration bytes (UCONFIG0 and UCONFIG1) located in code memory. Devices with no on-chip code memory fetch configuration data from external memory. Factory programmed ROM devices use customer-provided configuration data supplied on floppy disk.

4.2 DEVICE CONFIGURATION

The 8x930 reserves the top eight bytes of the memory address space (FF:FFF8H–FF:FFFH) for an eight-byte configuration array (Figure 4-1). The two lowest bytes of the configuration array are assigned to the two configuration bytes UCONFIG0 (FF:FFF8H) and UCONFIG1 (FF:FFF9H). Bit definitions of UCONFIG0 and UCONFIG1 are provided in Figures 4-3 and 4-4. The upper six bytes of the configuration array are reserved for future use.

When EA# = 1, the 8x930 obtains configuration information at reset from on-chip nonvolatile memory at addresses FF:FFF8H and FF:FFF9H. For ROM devices, configuration information is entered at these addresses during fabrication. The user can verify configuration information stored on-chip using the procedures presented in Chapter 17, "Verifying Nonvolatile Memory."

For devices without on-chip program memory, configuration information is accessed from external memory using these same addresses. The designer must store configuration information in an eight-byte configuration array located at the highest addresses implemented in external code memory. See Table 4-1 and Figure 4-2. When EA# = 0, the microcontroller obtains configuration information at reset from external memory using internal addresses FF:FFF8H and FF:FFF9H.




Figure 4-1. Configuration Array (On-chip)

······································		
Size of External Address Bus (Bits)	Address of Configuration Array on External Bus (2)	Address of Configuration Bytes on External Bus (1)
16	FFF8H_FFFFH	UCONFIG1: FFF9H UCONFIG0: FFF8H
17	1FFF8H–1FFFFH	UCONFIG1: 1FFF9H UCONFIG0: 1FFF8H
18	3FFF8H–3FFFFH	UCONFIG1: 3FFF9H UCONFIG0: 3FFF8H

NOTES:

 When EA# = 0, the reset routine retrieves UCONFIG0 and UCONFIG1 from external memory using the internal addresses FF:FFF8H and FF:FFF9H which appear on the external address bus (A17, A16, A15:0) as shown in this table. See Figure 4-2.

2. The upper six bytes of the configuration array are reserved for future use.

intel




Figure 4-2. Configuration Array (External)

CAUTION

The eight highest addresses in the memory address space (FF:FFF8H– FF:FFFFH) are reserved for the configuration array. Do not read or write application code at these locations. These address are also used to access the configuration array in external memory, so the same restrictions apply to the eight highest addresses implemented in external memory. Instructions that might inadvertently cause these addresses to be accessed due to call returns or prefetches should not be located at addresses immediately below the configuration array. Use an EJMP instruction, five or more addresses below the configuration array, to continue execution in other areas of memory.

intel

4.3 THE CONFIGURATION BITS

This following list briefly describes the configuration bits contained in configuration bytes UCONFIG0 and UCONFIG1 (Figures 4-3 and 4-4):

- SRC. Selects source mode or binary mode opcode configuration.
- INTR. Selects the bytes pushed onto the stack by interrupts.
- EMAP#. Maps on-chip code memory (16 Kbyte devices only) to memory region 00:.

The following bits configure the external memory interface:

- PAGE#. Selects page/nonpage mode and specifies the data port.
- RD1:0. Selects the number of external address bus pins and the address range for RD#, WR, and PSEN#.
- XALE#. Extends the ALE pulse.
- WSA1:0#. Selects 0, 1, 2, or 3 wait states for all memory regions except 01:.
- WSB1:0#. Selects 0, 1, 2, or 3 wait states for memory region 01:.
- EMAP#. Affects the external memory interface in that, when asserted, addresses in the range 00:E000H-00:FFFFH access on-chip memory.

intel

DEVICE CONFIGURATION

UCONFIG((1), (3))	Address: FF:FFF8H (2)			
7		0			
	WSA1#	WSA0# XALE# RD1 RD0 PAGE# SRC			
Bit Number	Bit Mnemonic	Function			
7		Reserved:			
		Reserved for internal or future use. Set this bit when programming UCONFIG0.			
6:5	WSA1:0#	Wait State A (all regions except 01:):			
		For external memory accesses, selects the number of wait states for RD#, WR#, and PSEN#.			
		WSA1#WSA0#00Inserts 3 wait states for all regions except 01:01Inserts 2 wait states for all regions except 01:10Inserts 1 wait state for all regions except 01:11Zero wait states for all regions except 01:			
4	XALE#	Extend ALE:			
		Set this bit for ALE = T_{OSC} . Clear this bit for ALE = $3T_{OSC}$ (adds one external wait state).			
3:2	RD1:0	Memory Signal Selection:			
		RD1:0 bit codes specify an 18-bit, 17-bit, or 16-bit external address bus and address ranges for RD#, WR#, and PSEN#. See Table 4-2 on page 4-7.			
1	PAGE#	Page Mode Select:			
		Clear this bit for page mode enabled with A15:8/D7:0 on P2 and A7:0 on P0 Set this bit for page mode disabled with A15:8 on P2 and A7:0/D7:0 on P0.			
0	SRC	Source Mode/Binary Mode Select:			
Set this bit for source mode. Clear this bit for binary mode (opcodes compatible with MCS 51 microcontrollers).					

1. User configuration bytes UCONFIG0 and UCONFIG1 define the configuration of the 8x930.

2. Address. UCONFIGO is the lowest byte of the 8-byte configuration array. When EA# = 1, the 8x930 fetches configuration information from an on-chip configuration array located in nonvolatile memory at the top of region FF:. When EA# = 0, the 8x930 fetches configuration information from a configuration array located at the highest addresses implemented in external memory using addresses FF:FF8H and FF:FF9H. The physical location of the configuration array in external memory depends on the size and decode arrangement of the external memory (Table 4-1 and Figure 4-2).

3. Instructions for verifying on-chip configuration bytes are given in Chapter 17.

Figure 4-3. User Configuration Byte 0 (UCONFIG0)

7 	n <u>t</u> . 1911. 1911. og	0 — INTR — WSB1# WSB0# EMAP#			
Bit Number	Bit Mnemonic	Function			
7:5	_	Reserved:			
		Reserved for internal or future use. Set these bits when programming UCONFIG1.			
4	INTR	Interrupt Mode:			
		If this bit is set, interrupts push 4 bytes onto the stack (the 3 bytes of the PC and PSW1). If this bit is clear, interrupts push the 2 lower bytes of the PC onto the stack. See "Interrupt Mode (INTR)" on page 4-14.			
3	_	Reserved. Write a '1' to this bit.			
2:1	WSB1:0#	External Wait State B (Region 01:):			
		WSB1#WSB0#00Inserts 3 wait states for region 01:01Inserts 2 wait states for region 01:10Inserts 1 wait state for region 01:11Zero wait states for region 01:			
0	EMAP#	ЕРВОМ Мар:			
		For devices with 16 Kbytes of on-chip code memory, clear this bit to map the upper half of on-chip code memory to region 00: (data memory). This maps FF:2000H–FF:3FFFH to 00:E000H–00:FFFFH. If this bit is set, mapping does not occur and addresses in the range 00:E000H–00:FFFFH access external RAM. See "Mapping On-chip Code Memory to Data Memory (EMAP#)" on page 14.			

intal

2. Address. UCONFIG1 is the second lowest byte of the 8-byte configuration array. When EA# = 1, the 8x930 fetches configuration information from an on-chip configuration array located in nonvolatile memory at the top of region FF:. When EA# = 0, the 8x930 fetches configuration information from a configuration array located at the highest addresses implemented in external memory using addresses FF:FFF8H and FF:FFF9H. The physical location of the configuration array in external memory depends on the size and decode arrangement of the external memory (Table 4-1 and Figure 4-2).

3. Instructions for verifying on-chip configuration bytes are given in Chapter 17.

Figure 4-4. User Configuration Byte 1 (UCONFIG1)

RD1:0	A17/P1.7/ CEX4/WCLK	A16/P3.7/RD#	PSEN#	P3.6/WR#	Features
0 0	A17	A16	Asserted for all addresses	Asserted for writes to all memory locations	256 Kbyte external memory
0 1	P1.7/CEX4/ WCLK	A16	Asserted for all addresses	Asserted for writes to all memory locations	128 Kbyte external memory
1 0	P1.7/CEX4/ WCLK	P3.7 only	Asserted for all addresses	Asserted for writes to all memory locations	64 Kbyte external memory. One additional port pin.
1 1	P1.7/CEX4/ WCLK	RD# asserted for addresses ≤ 7F:FFFFH	Asserted for ≥ 80:0000H	Asserted only for writes to MCS [®] 51 microcontroller data memory locations.	Compatible with MCS 51 microcontrollers. Separate 64-Kbyte external program and data memories.

Table 4-2. Memory Signal Selections (RD1:0)

NOTE: RD1:0 are bits 3:2 of configuration byte UCONFIG0 (Figure 4-3).

4.4 CONFIGURING THE EXTERNAL MEMORY INTERFACE

This section describes the configuration options that affect the external memory interface. The configuration bits described here determine the following interface features:

- page mode or nonpage mode (PAGE#)
- the number of external address pins 16, 17, or 18 (RD1:0)
- the memory regions assigned to the read signals RD# and PSEN# (RD1:0)
- the external wait states (WSA1:0#, WSB1:0#, XALE#)
- mapping a portion of on-chip code memory to data memory (EMAP#)

4.4.1 Page Mode and Nonpage Mode (PAGE#)

The PAGE# bit (UCONFIG0.1) selects page-mode or nonpage-mode code fetches and determines whether data is transmitted on P2 or P0. See Figure 16-1 on page 16-1 and "Page Mode Bus Cycles" on page 16-6 for a description of the bus structure and page mode operation.

- Nonpage mode: PAGE# = 1. The bus structure is the same as for the MCS 51 architecture with data D7:0 multiplexed with A7:0 on P0. External code fetches require two state times $(4T_{OSC})$.
- Page mode: PAGE# = 0. The bus structure differs from the bus structure in MCS 51 controllers. Data D7:0 is multiplexed with A15:8 on P2. Under certain conditions, external code fetches require only one state time $(2T_{OSC})$.

4.4.2 Configuration Bits RD1:0

The RD1:0 configuration bits (UCONFIG0.3:2) determine the number of external address lines and the address ranges for asserting the read signals PSEN#/RD# and the write signal WR#. These selections offer different ways of addressing external memory. Figures 4-5 and 4-6 show how internal memory space maps into external memory space for the four values of RD1:0. Chapter 16, "External Memory Interface," provides examples of external memory designs for each choice of RD1:0.




Figure 4-5. Internal/External Address Mapping (RD1:0 = 00 and 01)

intel

,

DEVICE CONFIGURATION




Figure 4-6. Internal/External Address Mapping (RD1:0 = 10 and 11)

A key to the memory interface is the relationship between internal memory addresses and external memory addresses. While the 8x930 has 24 internal address bits, the number of external address lines is less than 24 (i.e., 16, 17, or 18, depending on the values of RD1:0). This means that reads/writes to different internal memory addresses can access the same location in external memory.

For example, if the 8x930 is configured for 18 external address lines, a write to location 01:6000H and a write to location FF:6000H accesses the same 18-bit external address (1:6000H) because A16 = 1 and A17 = 1 for both internal addresses. In other words, regions 00: and FE: map into the same 64 Kbyte region in external memory.

In some situations, however, a multiple mapping from internal memory to external memory does not preclude using more than one region. For example, for a device with on-chip ROM configured for 17 address bits and with EA# = 1, an access to FF:0000H–FF:3FFFH (16 Kbytes) accesses the on-chip ROM, while an access to 01:0000H–01:3FFFH is to external memory. In this case, you could execute code from these locations in region FF: and store data in the corresponding locations in region 01: without conflict. See Figure 4-5 and "Example 1: RD1:0 = 00, 18-bit Bus, External Flash and RAM" on page 16-17."

4.4.2.1 RD1:0 = 00 (18 External Address Bits)

The selection RD1:0 = 00 provides 18 external address bits: A15:0 (ports P0 and P2), A16 (from P3.7/RD#/A16), and A17 (from P1.7/CEX4/A17/WCLK). Bits A16 and A17 can select four 64 Kbyte regions of external memory for a total of 256 Kbytes (top half of Figure 4-5). This is the largest possible external memory space. See "Example 1: RD1:0 = 00, 18-bit Bus, External Flash and RAM" on page 16-17.

4.4.2.2 RD1:0 = 01 (17 External Address Bits)

The selection RD1:0 = 01 provides 17 external address bits: A15:0 (ports P0 and P2) and A16 (from P3.7/RD#/A16). Bit A16 can select two 64 Kbyte regions of external memory for a total of 128 Kbytes (bottom half of Figure 4-5). Regions 00: and FE: (each having A16 = 0) map into the same 64 Kbyte region in external memory. This duplication also occurs for regions 01: and FF:.

This selection provides a 128 Kbyte external address space. The advantage of this selection, in comparison with the 256 Kbyte external memory space with RD1:0 = 00, is the availability of pin P1.7/CEX4/A17/WCLK for general I/O, PCA I/O or real-time wait clock output. I/O P3.7 is unavailable. All four 64 Kbyte regions are stored by PSEN# and WR#. Chapter 16, "External Memory Interface," shows examples of memory designs with this option.

4.4.2.3 RD1:0 = 10 (16 External Address Bits)

For RD1:0 = 10, the 16 external address bits (A15:0 on ports P0 and P2) provide a single 64 Kbyte region in external memory (top of Figure 4-6). This selection provides the smallest external memory space; however, pin P3.7/RD#/A16 is available for general I/O and pin P1.7/CEX4/A17 is available for general I/O or PCA I/O. This selection is useful when the availability of these pins is required and/or a small amount of external memory is sufficient.

4.4.2.4 RD1:0 = 11 (Compatible with MCS 51 Microcontrollers)

The selection RD1:0 = 11 provides only 16 external address bits (A15:0 on ports P0 and P2). However, PSEN# is the read signal for regions FE:-FF:, while RD# is the read signal for regions 00:-01: (bottom of Figure 4-6). The two read signals effectively expand the external memory space to two 64 Kbyte regions. WR# is asserted only for writes to regions 00:-01:. This selection provides compatibility with MCS 51 microcontrollers, which have separate external memory spaces for code and data.

4.4.3 Wait State Configuration Bits

You can add wait states to external bus cycles by extending the RD#/WR#/PSEN# pulse and/or extending the ALE pulse. Each additional wait state extends the pulse by $2T_{OSC}$. A separate wait state specification for external accesses via region 01: permits a slow external device to be addressed in region 01: without slowing accesses to other external devices. Table 4-3 summarizes the wait state selections for RD#,WR#,PSEN#. For waveform diagrams showing wait states, see "External Bus Cycles With Configurable Wait States" on page 16-8.

4.4.3.1 Configuration Bits WSA1:0#, WSB1:0#

The WSA1:0# wait state bits (UCONFIG0.6:5) permit RD#, WR#, and PSEN# to be extended by 1, 2, or 3 wait states for accesses to external memory via all regions except region 01:. The WSB1:0# wait state bits (UCONFIG1.2:1) permit RD#, WR#, and PSEN# to be extended by 1, 2, or 3 wait states for accesses to external memory via region 01:.

4.4.3.2 Configuration Bit XALE#

Clearing XALE# (UCONFIG0.4) extends the time ALE is asserted from T_{OSC} to $3T_{OSC}$. This accommodates an address latch that is too slow for the normal ALE signal. Figure 16-10 on page 16-10 shows an external bus cycle with ALE extended.

8 <i>x</i> 930				
Regions 00: FE: FF:	WSA1# WSA0# 0 0 0 1 1 0 1 1	3 Wait States 2 Wait States 1 Wait State 0 Wait States		
Region 01:	WSB1# WSB0# 0 0 0 1 1 0 1 1	3 Wait States 2 Wait States 1 Wait State 0 Wait States		

Table 4-3.	RD#,	WR#,	PSEN#	External	Wait	States
------------	------	------	-------	----------	------	--------

4.5 OPCODE CONFIGURATIONS (SRC)

The SRC configuration bit (UCONFIG0.0) selects the source mode or binary mode opcode arrangement. Opcodes for the 8x930 architecture are listed in Table A-6 on page A-4 and Table A-7 on page A-5. Note that in Table A-6 every opcode (00H–FFH), is used for an instruction except A5H (ESC), which provides an alternative set of opcodes for columns 6H through FH. The SRC bit selects which set of opcodes is assigned to columns 6H through FH and which set is the alternative.

Binary mode and *source mode* refer to two ways of assigning opcodes to the instruction set for the 8x930 architecture. One of these modes must be selected when the chip is configured. Depending on the application, binary mode or source mode may produce more efficient code. This section describes the binary and source modes and provides some guidelines for selecting the mode for your application.

The 8x930 architecture has two types of instructions:

- instructions that originate in the MCS[®] 51 architecture
- instructions that are common with the MCS® 251 architecture

Figure 4-7 shows the opcode map for binary mode. Area I (columns 1 through 5 in Table A-7) and area II (columns 6 through F) make up the opcode map for the instructions that originate in the MCS 51 architecture. Area III in Figure 4-7 represents the opcode map for the instructions that are common with the MCS 251 architecture (Table A-7). Some of these opcodes are reserved for future instructions. Note that the opcode values for areas II and III are identical (06H–FFH). To distinguish between the two areas in binary mode, the opcodes in area III are given the prefix A5H. The area III opcodes are thus A506H–A5FFH.

Figure 4-8 shows the opcode map for source mode. Areas II and III have switched places (compare with Figure 4-7). In source mode, opcodes for instructions in area II require the A5F escape prefix while opcodes for instructions in area III do not.

To illustrate the difference between the binary-mode and source-mode opcodes, Table 4-4 shows the opcode assignments for three sample instructions.

4.5.1 Selecting Binary Mode or Source Mode

If a system was originally developed using an MCS 51 microcontroller, and if the new 8x930based system will run code written for the MCS 51 microcontroller, performance will be better with the 8x930 running in binary mode. Object code written for the MCS 51 microcontroller runs faster on the 8x930.

However, if most of the code is rewritten using the MCS 251 instruction set, performance will be better with the 8x930 running in source mode. In this case, the 8x930 can run significantly faster than the MCS 51 microcontroller.

If you have code that was written for an MCS 51 microcontroller and you want to run it unmodified on an 8x930, choose binary mode. You can use the object code without reassembling the source code. You can also assemble the source code with an assembler for the MCS 251 architecture and have it produce object code that is binary-compatible with MCS 51 microcontrollers.

DEVICE CONFIGURATION

intel




Figure 4-7. Binary Mode Opcode Map





Figure 4-8. Source Mode Opcode Map



If a program uses only instructions from the MCS 51 architecture, the binary-mode code is more efficient because it uses no prefixes. On the other hand, if a program uses many more new instructions than instructions from the MCS 51 architecture, source mode is likely to produce more efficient code. For a program where the choice is not clear, the better mode can be found by experimenting with a simulator.

For both architectures, an instruction with a prefixed opcode requires one more byte for code storage, and if an additional fetch is required for the extra byte, the execution time is increased by one state. This means that using fewer prefixed opcodes produces more efficient code.

4.6 MAPPING ON-CHIP CODE MEMORY TO DATA MEMORY (EMAP#)

For devices with 16 Kbytes of on-chip code memory, the EMAP# bit (UCONFIG1.0) provides the option of accessing the upper half of on-chip code memory as data memory. This allows code constants to be accessed as data in region 00: using direct addressing. See "Accessing On-chip Code Memory in Region 00:" on page 3-9 for the exact conditions required for this mapping to be effective.

EMAP# = 0. For the 83930AE and 83930HE, the upper eight Kbytes of on-chip code memory (FF:2000-FF:3FFFH are mapped to locations 00:E000H-00:FFFFH.

EMAP# = 1. Mapping of on-chip code memory to region 00: does not occur. Addresses in the range 00:E000H-00:FFFFH access external RAM.

4.7 **INTERRUPT MODE (INTR)**

The INTR bit (UCONFIG1.4) determines what bytes are stored on the stack when an interrupt occurs and how the RETI (Return from Interrupt) instruction restores operation.

For INTR = 0, an interrupt pushes the two lower bytes of the PC onto the stack in the following order: PC.7:0, PC.15:8. The RETI instruction pops these two bytes in the reverse order and uses them as the 16-bit return address in region FF:.

For INTR = 1, an interrupt pushes the three PC bytes and the PSW1 register onto the stack in the following order: PSW1, PC.23:16, PC.7:0, PC.15:8. The RETI instruction pops these four bytes and then returns to the specified 24-bit address, which can be anywhere in the 16 Mbyte address space.

intel®

5

Programming Considerations



CHAPTER 5 PROGRAMMING CONSIDERATIONS

The instruction set for the architecture supports the instruction set for the MCS[®] 51 architecture and MCS[®] 251 architecture. This chapter describes the addressing modes and summarizes the instruction set, which is divided into data instructions, bit instructions, and control instructions. The program status word registers PSW and PSW1 are also described. Appendix A, "Instruction Set Reference," contains an opcode map and a detailed description of each instruction.

NOTE

The instruction execution times given in Appendix A are for code executing from external memory and for data that is read from and written to on-chip RAM. Execution times are increased by accessing peripheral SFRs, accessing data in external memory, using a wait state, or extending the ALE pulse.

For some instructions, accessing the port SFRs (Px, x = 3:0) increases the execution time. These cases are noted in the tables in Appendix A.

5.1 SOURCE MODE OR BINARY MODE OPCODES

Source mode and Binary mode refer to the two ways of assigning opcodes to the instruction set of the 8x930. Depending on the application, one mode or the other may produce more efficient code. The mode is established during device reset based on the value of the SRC bit in configuration byte UCONFIGO. For information regarding the selection of the opcode mode, see "Opcode Configurations (SRC)" on page 4-12.

5.2 PROGRAMMING FEATURES OF THE 8x930 ARCHITECTURE

The instruction set for 8x930 microcontrollers provides the user with instructions that exploit the features of the MCS 251 architecture while maintaining compatibility with the instruction set for MCS 51 microcontrollers. Many of the MCS 251 architecture instructions operate on 8-bit, 16-bit, or 32-bit operands. (In comparison with 8-bit and 16-bit operands, 32-bit operands are accessed with fewer addressing modes.) This capability increases the ease and efficiency of programming the 8x930 microcontroller in a high-level language such as C.

The instruction set is divided into data instructions, bit instructions, and control instructions. These are described in this chapter. Data instructions process 8-bit, 16-bit, and 32-bit data; bit instructions manipulate bits; and control instructions manage program flow.

5.2.1 Data Types

Table 5-1 lists the data types that are addressed by the instruction set. Words or dwords (double words) can be in stored memory starting at any byte address; alignment on two-byte or four-byte boundaries is not required. Words and dwords are stored in memory and the register file in *big endien* form.

Data Type	Number of Bits
Bit	1
Byte	8
Word	16
Dword (Double Word)	32

Table 5-1. Data Types

5.2.1.1 Order of Byte Storage for Words and Double Words

The 8x930 microcontroller stores words (2 bytes) and double words (4 bytes) in memory and in the register file in big endien form. In memory storage, the most significant byte (MSB) of the word or double word is stored in the memory byte specified in the instruction; the remaining bytes are stored at higher addresses, with the least significant byte (LSB) at the highest address. Words and double words can be stored in memory starting at any byte address. In the register file, the MSB is stored in the lowest byte of the register specified in the instruction. For a description of the register file, see "8x930 Register File" on page 3-9. The code fragment in Figure 5-1 illustrates the storage of words and double words in big endien form.

5.2.2 Register Notation

In register-addressing instructions, specific indices denote the registers that can be used in that instruction. For example, the instruction ADD A,Rn uses "Rn" to denote any one of R0, R1, ..., R7; i.e., the range of n is 0–7. The instruction ADD Rm,#data uses "Rm" to denote R0, R1, ..., R15; i.e., the range of m is 0–15. Table 5-2 summarizes the notation used for the register indices. When an instruction contains two registers of the same type (e.g., MOV Rmd,Rms) the first index "d" denotes "destination" and the second index "s" denotes "source."

5.2.3 Address Notation

In the 8x930 architecture, memory addresses include a region number (00:, 01:, ..., FF:) (Figure 3-5 on page 3-7). SFR addresses have a prefix "S:" (S:000H–S:1FFH). The distinction between memory addresses and SFR addresses is necessary because memory locations 00:0000H–00:01FFH and SFR locations S:000H–S:1FFH can both be directly addressed in an instruction.

PROGRAMMING CONSIDERATIONS

intel




Figure 5-1. Word and Double-word Storage in Big Endien Form

Register Type	Register Symbol	Destination Register	Source Register	Register Range
	Ri			R0, R1
Byte	Rn	—		R0-R7
	Rm	Rmd	Rms	R0-R15
Word	WRj	WRjd	WRjs	WR0, WR2, WR4,, WR30
Dword	DRk	DRkd	DRks	DR0, DR4, DR8,, DR28, DR56, DR60

Table 5-2. Notation for Byte Registers, Word Registers, and Dword Registers

Instructions in the MCS 51 architecture use 80H–FFH as addresses for both memory locations and SFRs, because memory locations are addressed only indirectly and SFR locations are addressed only directly. For compatibility, firmware tools for 8x930 microcontrollers recognize this notation for instructions in the 8x930 architecture. No change is necessary in any code written for MCS 51 controllers.

For the MCS 251 architecture instructions, the memory region prefixes (00:, 01, ..., FF:) and the SFR prefix (S:) are required. Also, firmware tools for the 8x930 architecture permit 00: to be used for memory addresses 00H–FFH and permit the prefix S: to be used for SFR addresses in instructions in the 8x930 architecture.

ntel

5.2.4 Addressing Modes

The 8x930 architecture supports the following addressing modes:

- register addressing: The instruction specifies the register that contains the operand.
- immediate addressing: The instruction contains the operand.
- direct addressing: The instruction contains the operand address.
- **indirect addressing**: The instruction specifies the register that contains the operand address.
- **displacement addressing**: The instruction specifies a register and an offset. The operand address is the sum of the register contents (the base address) and the offset.
- **relative addressing**: The instruction contains the signed offset from the next instruction to the target address (the address for transfer of control, e.g., the jump address).
- bit addressing: The instruction contains the bit address.

More detailed descriptions of the addressing modes are given in "Data Addressing Modes" on page 5-4, "Bit Addressing" on page 5-10, and "Addressing Modes for Control Instructions" on page 5-12.

5.3 DATA INSTRUCTIONS

Data instructions consist of arithmetic, logical, and data-transfer instructions for 8-bit, 16-bit, and 32-bit data. This section describes the data addressing modes and the set of data instructions.

5.3.1 Data Addressing Modes

This section describes the data-addressing modes, which are summarized in two tables: Table 5-4 for the instructions that are native to the MCS 51 architecture, and Table 5-4 for the data instructions in the MCS 251 architecture.

NOTE

References to registers R0–R7, WR0–WR6, DR0, and DR2 always refer to the register bank that is currently selected by the PSW and PSW1 registers (see "Program Status Words" on page 5-15). Registers in all banks (active and inactive) can be accessed as memory locations in the range 00H–1FH.

Instructions from the MCS 51 architecture access external memory through the region of memory specified by byte DPXL in the extended data pointer register, DPX (DR56). Following reset, DPXL contains 01H, which maps the external memory to region 01:. You can specify a different region by writing to DR56 or the DPXL SFR (see "Dedicated Registers" on page 3-12).

intہ

5.3.1.1 Register Addressing

Both architectures address registers directly:

- MCS 251 architecture. In the register addressing mode, the operand(s) in a data instruction are in byte registers (R0–R15), word registers (WR0, WR2, ..., WR30), or dword registers (DR0, DR4, ..., DR28, DR56, DR60).
- MCS 51 architecture. Instructions address registers R0-R7 only.

5.3.1.2 Immediate

Both architectures use immediate addressing.

MCS 251 architecture. In the immediate addressing mode, the instruction contains the data operand itself. Byte operations use 8-bit immediate data (#data); word operations use 16-bit immediate data (#data16). Dword operations use 16-bit immediate data in the lower word, and either zeros in the upper word (denoted by #0data16), or ones in the upper word (denoted by #1data16). MOV instructions that place 16-bit immediate data into a dword register (DRk), place the data either into the upper word while leaving the lower word unchanged, or into the lower word with a sign extension or a zero extension.

The increment and decrement instructions contain immediate data (#short = 1, 2, or 4) that specifies the amount of the increment/decrement.

• MCS 51 architecture. Instructions use only 8-bit immediate data (#data).

5.3.1.3 Direct

- MCS 251 architecture. In the direct addressing mode, the instruction contains the address of the data operand. The 8-bit direct mode addresses on-chip RAM (dir8 = 00:0000H-00:007FH) as both bytes and words, and addresses the SFRs (dir8 = S:080H-S:1FFH) as bytes only. (See the second note in "Data Addressing Modes" on page 5-4 regarding SFRs in the MCS 251 architecture.) The 16-bit direct mode addresses both bytes and words in memory (dir16 = 00:0000H-00:FFFFH).
- MCS 51 architecture. The 8-bit direct mode addresses 256 bytes of on-chip RAM (dir8 = 00H–7FH) as bytes only and the SFRs (dir8 = 80H–FFH) as bytes only.

Mode	Address Range of Operand	Assembly Language Reference	Comments
Register	00H-1FH	R0–R7 (Bank selected by PSW)	
Immediate	Operand in Instruction	#data = #00H#FFH	
	00H–7FH	dir8 = 00H–7FH	On-chip RAM
Direct	SFRs	dir8 = 80H–FFH or SFR mnemonic.	SFR address

Table 5-3. Addressing Modes for Data Instructions in the MCS[®] 51 Architecture

Mode	Address Range of Operand	Assembly Language Reference	Comments
	00H_FFH	@R0, @R1	Accesses on-chip RAM or the lowest 256 bytes of external data memory (MOVX).
Indirect	0000H-FFFFH	@DPTR, @A+DPTR	Accesses external data memory (MOVX).
	0000H-FFFFH	@A+DPTR, @A+PC	Accesses region FF: of code memory (MOVC).

Table 5-3. Addressing Modes for Data Instructions in the MCS® 51 Architecture (Continued)

5.3.1.4 Indirect

In arithmetic and logical instructions that use indirect addressing, the source operand is always a byte, and the destination is either the accumulator or a byte register (R0–R15). The source address is a byte, word, or dword. The two architectures do indirect addressing via different registers:

- MCS 251 architecture. Memory is indirectly addressed via word and dword registers:
 - Word register (@WRj, j = 0, 2, 4, ..., 30). The 16-bit address in WRj can access locations 00:0000H–00:FFFFH.
 - Dword register (@DRk, k = 0, 4, 8, ..., 28, 56, and 60). The 24 least significant bits can access the entire 16-Mbyte address space. The upper eight bits of DRk must be 0. (If you use DR60 as a general data pointer, be aware that DR60 is the extended stack pointer register SPX.)
- MCS 51 architecture. Instructions use indirect addressing to access on-chip RAM, code memory, and external data RAM. (See the second note in "Data Addressing Modes" on page 5-4 regarding the region of external data RAM that is addressed by instructions in the MCS 51 architecture.)
 - Byte register (@Ri, i = 1, 2). Registers R0 and R1 indirectly address on-chip memory locations 00H–FFH and the lowest 256 bytes of external data RAM.
 - 16-bit data pointer (@DPTR or @A+DPTR). The MOVC and MOVX instructions use these indirect modes to access code memory and external data RAM.
 - 16-bit program counter (@A+PC). The MOVC instruction uses this indirect mode to access code memory.

intel

PROGRAMMING CONSIDERATIONS

Mode	Address Range of Operand	Assembly Language Notation	Comments
Register	00:0000H-00:001FH (R0-R7, WR0-WR3, DR0, DR2) (1)	R0–R15, WR0–WR30, DR0–DR28, DR56, DR60	R0–R7, WR0–WR6, DR0, and DR2 are in the register bank currently selected by the PSW and PSW1.
Immediate, 2 bits	N.A. (Operand is in the instruction)	#short = 1, 2, or 4	Used only in increment and decrement instructions.
Immediate, 8 bits	N.A. (Operand is in the instruction)	#data8 = #00H-#FFH	
Immediate, 16 bits	N.A. (Operand is in the instruction)	#data16 = #0000H#FFFFH	
Direct	00:0000H-00:007FH	dir8 = 00:0000H-00:007FH	On-chip RAM
Direct, 8 address bits	SFRs	dir8 = S:080H–S:1FFH (2) or SFR mnemonic	SFR address
Direct, 16 address bits	00:0000H-00:FFFFH	dir16 = 00:0000H–00:FFFFH	
Indirect, 16 address bits	00:0000H-00:FFFFH	@WR0-@WR30	
Indirect, 24 address bits	00:0000H-FF:FFFFH	@DR0-@DR30, @DR56, @DR60	Upper 8 bits of DRk must be 00H.
Displacement, 16 address bits	00:0000H-00:FFFH	@WRj + dis16 = @WR0 + 0H through @WR30 + FFFFH	Offset is signed; address wraps around in region 00:.
Displacement, 24 address bits	00:0000H-FF:FFFH	@DRk + dis24 = @DR0 + 0H through @DR28 + FFFFH, @DR56 + (0H–FFFFH), @DR60 + (0H–FFFFH)	Offset is signed, upper 8 bits of DRk must be 00H.

Table 5-4. Addressing Modes for Data Instructions in the MCS[®] 251 Architecture

NOTES:

These registers are accessible in the memory space as well as in the register file (see "8x930 Register File" on page 3-9).
 The MCS 251 architecture supports SFRs in locations S:000H–S:1FFH; however, in the 8x930 all

SFRs are in the range S:080H-S:0FFH.

5.3.1.5 Displacement

Several move instructions use displacement addressing to move bytes or words from a source to a destination. Sixteen-bit displacement addressing (@WRj+dis16) accesses indirectly the lowest 64 Kbytes in memory. The base address can be in any word register WRj. The instruction contains a 16-bit signed offset which is added to the base address. Only the lowest 16 bits of the sum are used to compute the operand address. If the sum of the base address and a positive offset exceeds FFFFH, the computed address wraps around within region 00: (e.g. F000H + 2005H becomes 1005H). Similarly, if the sum of the base address and a negative offset is less than zero, the computed address wraps around the top of region 00: (e.g., 2005H + F000H becomes 1005H).

Twenty-four-bit displacement addressing (@DRk+dis24) accesses indirectly the entire 16-Mbyte address space. The base address must be in DR0, DR4, ..., DR24, DR28, DR56, or DR60. The upper byte in the dword register must be zero. The instruction contains a 16-bit signed offset which is added to the base address.

5.3.2 Arithmetic Instructions

The set of arithmetic instructions is greatly expanded in the MCS 251 architecture. The ADD and SUB instructions (Table A-19 on page A-13) operate on byte and word data that is accessed in several ways:

- as the contents of the accumulator, a byte register (Rn), or a word register (WRj)
- in the instruction itself (immediate data)
- in memory via direct or indirect addressing

The ADDC and SUBB instructions (Table A-19) are the same as those for MCS 51 microcontrollers.

The CMP (compare) instruction (Table A-20 on page A-14) calculates the difference of two bytes or words and then writes to flags CY, OV, AC, N, and Z in the PSW and PSW1 registers. The difference is not stored. The operands can be addressed in a variety of modes. The most frequent use of CMP is to compare data or addresses preceding a conditional jump instruction.

Table A-21 on page A-14 lists the INC (increment) and DEC (decrement) instructions. The instructions for MCS 51 microcontrollers are supplemented by instructions that can address byte, word, and dword registers and increment or decrement them by 1, 2, or 4 (denoted by #short). These instructions are supplied primarily for register-based address pointers and loop counters.

The 8x930 architecture provides the MUL (multiply) and DIV (divide) instructions for unsigned 8-bit and 16-bit data (Table A-22 on page A-15). Signed multiply and divide are left for the user to manage through a conversion process. The following operations are implemented:

- eight-bit multiplication: 8 bits \times 8 bits \rightarrow 16 bits
- sixteen-bit multiplication: 16 bits \times 16 bits \rightarrow 32 bits
- eight-bit division: 8 bits \div 8 bits \rightarrow 16 bits (8-bit quotient, 8-bit remainder)
- sixteen-bit division: 16 bits \div 16 bits \rightarrow 32 bits (16-bit quotient, 16-bit remainder)

intel

PROGRAMMING CONSIDERATIONS

These instructions operate on pairs of byte registers (Rmd,Rms), word registers (WRjd,WRjs), or the accumulator and B register (A,B). For 8-bit register multiplies, the result is stored in the word register that contains the first operand register. For example, the product from an instruction MUL R3,R8 is stored in WR2. Similarly, for 16-bit multiplies, the result is stored in the dword register that contains the first operand register. For example, the product from the instruction MUL WR6,WR18 is stored in DR4.

For 8-bit divides, the operands are byte registers. The result is stored in the word register that contains the first operand register. The quotient is stored in the lower byte, and the remainder is stored in the higher byte. A 16-bit divide is similar. The first operand is a word register, and the result is stored in the double word register that contains that word register. If the second operand (the divisor) is zero, the overflow flag (OV) is set and the other bits in PSW and PSW1 are meaningless.

5.3.3 Logical Instructions

The 8x930 architecture provides a set of instructions that perform logical operations. The ANL, ORL, and XRL (logical AND, logical OR, and logical exclusive OR) instructions operate on bytes and words that are accessed via several addressing modes (Table A-23 on page A-16). A byte register, word register, or the accumulator can be logically combined with a register, immediate data, or data that is addressed directly or indirectly. These instructions affect the Z and N flags.

In addition to the CLR (clear), CPL (complement), SWAP (swap), and four rotate instructions that operate on the accumulator, 8x930 microcontroller has three shift commands for byte and word registers:

- SLL (Shift Left Logical) shifts the register one bit left and replaces the LSB with 0
- SRL (Shift Right Logical) shifts the register one bit right and replaces the MSB with 0
- SRA (Shift Right Arithmetic) shifts the register one bit right; the MSB is unchanged

5.3.4 Data Transfer Instructions

Data transfer instructions copy data from one register or memory location to another. These instructions include the move instructions (Table A-24 on page A-18) and the exchange, push, and pop instructions (Table A-25 on page A-21). Instructions that move only a single bit are listed with the other bit instructions in Table A-26 on page A-22.

MOV (Move) is the most versatile instruction, and its addressing modes are expanded in the 8x930 architecture. MOV can transfer a byte, word, or dword between any two registers or between a register and any location in the address space.

The MOVX (Move External) instruction moves a byte from external memory to the accumulator or from the accumulator to memory. The external memory is in the region specified by DPXL, whose reset value is 01H (see "Dedicated Registers" on page 3-12).

The MOVC (Move Code) instruction moves a byte from code memory (region FF:) to the accumulator.

MOVS (Move with Sign Extension) and MOVZ (Move with Zero Extension) move the contents of an 8-bit register to the lower byte of a 16-bit register. The upper byte is filled with the sign bit

(MOVS) or zeros (MOVZ). The MOVH (Move to High Word) instruction places 16-bit immediate data into the high word of a dword register.

The XCH (Exchange) instruction interchanges the contents of the accumulator with a register or memory location. The XCHD (Exchange Digit) instruction interchanges the lower nibble of the accumulator with the lower nibble of a byte in on-chip RAM. XCHD is useful for BCD (binary coded decimal) operations.

The PUSH and POP instructions facilitate storing information (PUSH) and then retrieving it (POP) in reverse order. Push can push a byte, a word, or a dword onto the stack, using the immediate, direct, or register addressing modes. POP can pop a byte or a word from the stack to a register or to memory.

5.4 BIT INSTRUCTIONS

A bit instruction addresses a specific bit in a memory location or SFR. There are four categories of bit instructions:

- SETB (Set Bit), CLR (Clear Bit), CPL (Complement Bit). These instructions can set, clear or complement any addressable bit.
- ANL (And Logical), ANL/ (And Logical Complement), ORL (OR Logical), ORL/ (Or Logical Complement). These instructions allow ANDing and ORing of any addressable bit or its complement with the CY flag.
- MOV (Move) instructions transfer any addressable bit to the carry (CY) bit or vice versa.
- Bit-conditional jump instructions execute a jump if the bit has a specified state. The bitconditional jump instructions are classified with the control instructions and are described in "Conditional Jumps" on page 5-13.

5.4.1 Bit Addressing

The bits that can be individually addressed are in the on-chip RAM and the SFRs (Table 5-5). The bit instructions that are unique to the MCS 251 architecture can address a wider range of bits than the instructions from the MCS 51 architecture.

There are some differences in the way the instructions from the two architectures address bits. In the MCS 51 architecture, a bit (denoted by bit51) can be specified in terms of its location within a certain register, or it can be specified by a bit address in the range 00H–7FH. The 8x930 architecture does not have bit addresses as such. A bit can be addressed by name or by its location within a certain register, but not by a bit address.

Table 5-6 illustrates bit addressing in the two architectures by using two sample bits:

- RAMBIT is bit 5 in RAMREG, which is location 23H. "RAMBIT" and "RAMREG" are assumed to be defined in user code.
- IT1 is bit 2 in TCON, which is an SFR at location 88H.

PROGRAMMING CONSIDERATIONS

Architecture	Bit-addressable Locations		
Architecture	On-chip RAM	SFRs	
MCS [®] 251 Architecture	20H-7FH	All defined SFRs	
MCS 51 Architecture	20H–2FH	SFRs with addresses ending in 0H or 8H: 80H, 88H, 90H, 98H,, F8H	

Table 5-5. Bit-addressable Locations

Table 5-7 lists the addressing modes for bit instructions and Table A-26 on page A-22 summarizes the bit instructions. "Bit" denotes a bit that is addressed by an instruction in the MCS 251 architecture and "bit51" denotes a bit that is addressed by an instruction in the MCS 51 architecture.

Table 3-0. Addressing two Sample Dits				
Location	Addressing Mode	MCS [®] 51 Architecture	MCS 251 Architecture	
On-chip RAM	Register Name	RAMREG.5	RAMREG.5	
	Register Address	23H.5	23H.5	
	Bit Name	RAMBIT	RAMBIT	
	Bit Address	1DH	NA	
SFR	Register Name	TCON.2	TCON.2	
	Register Address	88.2H	S:88.2H	
	Bit Name	IT1	IT1	
	Bit Address	8A	NA	

Table 5-6. Addressing Two Sample Bits

 Table 5-7. Addressing Modes for Bit Instructions

Architecture	Variants	Bit Address	Memory/SFR Address	Comments
MCS [®] 251 Memory NA 20H.0-7FH.7		20H.0–7FH.7		
Architecture (bit)	SFR	NA	All defined SFRs	
MCS 51	Memory	00H–7FH	20H.07FH.7	
Architecture (bit51)	SFR	80H-F8H	XXH.0–XXH.7, where XX = 80, 88, 90, 98,, F0, F8.	SFRs are not defined at all bit-addressable locations.

5.5 CONTROL INSTRUCTIONS

Control instructions—instructions that change program flow—include calls, returns, and conditional and unconditional jumps (see Table A-27 on page A-23). Instead of executing the next instruction in the queue, the processor executes a target instruction. The control instruction provides



the address of a target instruction either implicitly, as in a return from a subroutine, or explicitly, in the form of a relative, direct, or indirect address.

The 8x930 has a 24-bit program counter (PC), which allows a target instruction to be anywhere in the 16-Mbyte address space. However, as discussed in this section, some control instructions restrict the target address to the current 2-Kbyte or 64-Kbyte address range by allowing only the lowest 11 or lowest 16 bits of the program counter to change.

5.5.1 Addressing Modes for Control Instructions

Table 5-8 lists the addressing modes for the control instructions.

- Relative addressing: The control instruction provides the target address as an 8-bit signed offset (rel) from the address of the next instruction.
- Direct addressing: The control instruction provides a target address, which can have 11 bits (addr11), 16 bits (addr16), or 24 bits (addr24). The target address is written to the PC.
 - addr11: Only the lower 11 bits of the PC are changed; i.e., the target address must be in the current 2-Kbyte block (the 2-Kbyte block that includes the first byte of the next instruction).
 - addr16: Only the lower 16 bits of the PC are changed; i.e., the target address must be in the current 64-Kbyte region (the 64-Kbyte region that includes the first byte of the next instruction).
 - addr24: The target address can be anywhere in the 16-Mbyte address space.
- Indirect addressing: There are two types of indirect addressing for control instructions:
 - For the instructions LCALL @WRj and LJMP @WRj, the target address is in the current 64-Kbyte region. The 16-bit address in WRj is placed in the lower 16 bits of the PC. The upper eight bits of the PC remain unchanged from the address of the next instruction.
 - For the instruction JMP @A+DPTR, the sum of the accumulator and DPTR is placed in the lower 16 bits of the PC, and the upper eight bits of the PC are FF:, which restricts the target address to the code memory space of the MCS 51 architecture.

5-12

Description	Address Bits Provided	Address Range
Relative, 8-bit relative address (rel)	8	-128 to +127 from first byte of next instruction
Direct, 11-bit target address (addr11)	11	Current 2 Kbytes
Direct, 16-bit target address (addr16)	16	Current 64 Kbytes
Direct, 24-bit target address (addr24)†	24	00:0000H-FF:FFFH
Indirect (@WRj) [†]	16	Current 64 Kbytes
Indirect (@A+DPTR)	16	64-Kbyte region specified by DPXL (reset value = 01H)

[†]These modes are not used by instructions in the MCS[®] 51 architecture.

5.5.2 Conditional Jumps

The 8x930 architecture supports bit-conditional jumps, compare-conditional jumps, and jumps based on the value of the accumulator. A bit-conditional jump is based on the state of a bit. In a compare-conditional jump, the jump is based on a comparison of two operands. All conditional jumps are relative, and the target address (rel) must be in the current 256-byte block of code. The instruction set includes three kinds of bit-conditional jumps:

- JB (Jump on Bit): Jump if the bit is set.
- JNB (Jump on Not Bit): Jump if the bit is clear.
- JBC (Jump on Bit then Clear it): Jump if the bit is set; then clear it.

"Bit Addressing" on page 5-10 describes the bit addressing used in these instructions.

Compare-conditional jumps test a condition resulting from a compare (CMP) instruction that is assumed to precede the jump instruction. The jump instruction examines the PSW and PSW1 registers and interprets their flags as though they were set or cleared by a compare (CMP) instruction. Actually, the state of each flag is determined by the last instruction that could have affected that flag.

The condition flags are used to test one of the following six relations between the operands:

- equal (=), not equal (\neq)
- greater than (>), less than (<)
- greater than or equal (\geq), less than or equal (\leq)

For each relation there are two instructions, one for signed operands and one for unsigned operands (Table 5-9).

Operand		· ·	Rela	ition		
Туре	=	1⁄4	>	<	Š	3
Unsigned	JE	JNE	JG	JL	JGE	JLE
Signed		JINE	JSG	JSL	JSGE	JSLE

Table 5-9. Compare-conditional Jump Instructions

5.5.3 Unconditional Jumps

There are five unconditional jumps. NOP and SJMP jump to addresses relative to the program counter. AJMP, LJMP, and EJMP jump to direct or indirect addresses.

- NOP (No Operation) is an unconditional jump to the next instruction.
- SJMP (Short Jump) jumps to any instruction within -128 to 127 of the next instruction.
- AJMP (Absolute Jump) changes the lowest 11 bits of the PC to jump anywhere within the current 2-Kbyte block of memory. The address can be direct or indirect.
- LJMP (Long Jump) changes the lowest 16 bits of the PC to jump anywhere within the current 64-Kbyte region.
- EJMP (Extended Jump) changes all 24 bits of the PC to jump anywhere in the 16-Mbyte address space. The address can be direct or indirect.

5.5.4 Calls and Returns

The 8x930 architecture provides relative, direct, and indirect calls and returns.

ACALL (Absolute Call) pushes the lower 16 bits of the next instruction address onto the stack and then changes the lower 11 bits of the PC to the 11-bit address specified by the instruction. The call is to an address that is in the same 2-Kbyte block of memory as the address of the next instruction.

LCALL (Long Call) pushes the lower 16 bits of the next-instruction address onto the stack and then changes the lower 16 bits of the PC to the 16-bit address specified by the instruction. The call is to an address in the same 64-Kbyte block of memory as the address of the next instruction.

ECALL (Extended Call) pushes the 24 bits of the next instruction address onto the stack and then changes the 24 bits of the PC to the 24-bit address specified by the instruction. The call is to an address anywhere in the 16-Mbyte memory space.

RET (Return) pops the top two bytes from the stack to return to the instruction following a subroutine call. The return address must be in the same 64-Kbyte region.

ERET (Extended Return) pops the top three bytes from the stack to return to the address following a subroutine call. The return address can be anywhere in the 16-Mbyte address space.

PROGRAMMING CONSIDERATIONS

RETI (Return from Interrupt) provides a return from an interrupt service routine. The operation of RETI depends on the INTR bit in the UCONFIG1 or CONFIG1 configuration byte:

- For INTR = 0, an interrupt pushes the two lower bytes of the PC onto the stack in the following order: PC.7:0, PC.15:8. The RETI instruction pops these two bytes and uses them as the 16-bit return address in region FF:. RETI also restores the interrupt logic to accept additional interrupts at the same priority level as the one just processed.
- For INTR = 1, an interrupt pushes the three PC bytes and PSW1 onto the stack in the following order: PSW1, PC.23:16, PC.7:0, PC.15:8. The RETI instruction pops these four bytes and then returns to the specified 24-bit address, which can be anywhere in the 16-Mbyte address space. RETI also clears the interrupt request line. (See the note in Table 5-8 regarding compatibility with code written for MCS 51 microcontrollers.)

The TRAP instruction is useful for the development of emulations of an 8x930 microcontroller.

5.6 PROGRAM STATUS WORDS

The Program Status Word (PSW) register (Figure 5-2) and the Program Status Word 1 (PSW1) register (Figure 5-3) contain four types of bits:

- CY, AC, OV, N, and Z are flags set by hardware to indicate the result of an operation.
- The P bit indicates the parity of the accumulator.
- Bits RS0 and RS1 are programmed by firmware to select the active register bank for registers R0–R7.
- F0 and UD are available to the user as general-purpose flags.

The PSW and PSW1 registers are read/write registers; however, the parity bit in the PSW is not affected by a write. Individual bits can be addressed with the bit instructions (see "Bit Addressing" on page 5-10). The PSW and PSW1 bits are used implicitly in the conditional jump instructions (see "Conditional Jumps" on page 5-13).

The PSW register is identical to the PSW register in MCS 51 microcontrollers. The PSW1 register exists only in MCS 251 microcontrollers. Bits CY, AC, RS0, RS1, and OV in PSW1 are identical to the corresponding bits in PSW; i.e., the same bit can be accessed in either register. Table 5-10 lists the instructions that affect the CY, AC, OV, N, and Z bits.



Instruction Type	Instruction	Flags Affected (1), (5)				
Instruction Type	instruction	СҮ	ov	AC (2)	N	z
	ADD, ADDC, SUB, SUBB, CMP	Х	X	X	Х	х
Arithmetic	INC, DEC				Х	Х
	MUL, DIV (3)	0	X		Х	х
	DA	Х			Х	X
Logical	ANL, ORL, XRL, CLR A, CPL A, RL, RR, SWAP				Х	x
	RLC, RRC, SRL, SLL, SRA (4)	Х			Х	х
Dragon a Control	CJNE	Х			Х	Х
Program Control	DJNE				Х	Х

Table 5-10. The Effects of Instructions on the PSW and PSW1 Flags

NOTES:

1. X = the flag can be affected by the instruction.

0 = the flag is cleared by the instruction.

The AC flag is affected only by operations on 8-bit operands.
 If the divisor is zero, the OV flag is set, and the other bits are meaningless.
 For SRL, SLL, and SRA instructions, the last bit shifted out is stored in the CY bit.

5. The parity bit (PSW.0) is set or cleared by instructions that change the contents of the accumulator (ACC, Register R11).

PROGRAMMING CONSIDERATIONS

PSW		Address: S:D0H Reset State: 0000 0000B
7		0
Сү	AC	F0 RS1 RS0 OV UD P
	<u></u>	
Bit Number	Bit Mnemonic	Function
7	CY	Carry Flag:
		The carry flag is set by an addition instruction (ADD, ADDC) if there is a carry out of the MSB. It is set by a subtraction (SUB, SUBB) or compare (CMP) if a borrow is needed for the MSB. The carry flag is also affected by logical bit, bit move, multiply, decimal adjust, and some rotate and shift instructions (see Table 5-10).
6	AC	Auxiliary Carry Flag:
		The auxiliary carry flag is affected only by instructions that address 8-bit operands. The AC flag is set if an arithmetic instruction with an 8-bit operand produces a carry out of bit 3 (from addition) or a borrow into bit 3 (from subtraction). Otherwise, it is cleared. This flag is useful for BCD arithmetic (see Table 5-10).
5	F0	Flag 0:
		This general-purpose flag is available to the user.
4:3	RS1:0	Register Bank Select Bits 1 and 0:
		These bits select the memory locations that comprise the active bank of the register file (registers R0–R7).
		RS1 RS0 Bank Address
		0 0 0 00H–07H
		0 1 1 08H–0FH 1 0 2 10H–17H
		1 1 3 18H–1FH
2	ov	Overflow Flag:
		This bit is set if an addition or subtraction of signed variables results in an overflow error (i.e., if the magnitude of the sum or difference is too great for the seven LSBs in 2's-complement representation). The overflow flag is also set if a multiplication product overflows one byte or if a division by zero is attempted.
1	UD	User-definable Flag:
		This general-purpose flag is available to the user.
0	Р	Parity Bit:
		This bit indicates the parity of the accumulator. It is set if an odd number of bits in the accumulator are set. Otherwise, it is cleared. Not all instructions update the parity bit. The parity bit is set or cleared by instructions that change the contents of the accumulator (ACC, Register R11).

Figure 5-2. Program Status Word Register



PSW1		Address: S:D1H Reset State: 0000 0000B				
7 CY	AC	0 N RS1 RS0 OV Z —				
Bit Number	Bit Mnemonic	Function				
7	CY	Carry Flag: Identical to the CY bit in the PSW register.				
6	AC	Auxiliary Carry Flag: Identical to the AC bit in the PSW register.				
5	N	Negative Flag: This bit is set if the result of the last logical or arithmetic operation was negative (i.e., bit $15 = 1$). Otherwise it is cleared.				
4–3	RS1:0	Register Bank Select Bits 0 and 1: Identical to the RS1:0 bits in the PSW register.				
2	OV	Overflow Flag:				

Figure 5-3. Program Status Word 1 Register

Identical to the OV bit in the PSW register.

zero. Otherwise it is cleared.

This flag is set if the result of the last logical or arithmetic operation is

The value read from this bit is indeterminate. Write a zero to this bit.

Zero Flag:

Reserved:

1

0

Ζ

6

Interrupt System

CHAPTER 6 INTERRUPT SYSTEM

6.1 OVERVIEW

The 8x930, like other control-oriented microcontroller architectures[†], employs a program interrupt method. This operation branches to a subroutine and performs some service in response to the interrupt. When the subroutine completes, execution resumes at the point where the interrupt occurred. Interrupts may occur as a result of internal 8x930 activity (e.g., timer overflow) or at the initiation of electrical signals external to the microcontroller (e.g., serial port communication). In all cases, interrupt operation is programmed by the system designer, who determines priority of interrupt service relative to normal code execution and other interrupt service routines. Ten of the eleven interrupts are enabled or disabled by the system designer and may be manipulated dynamically.


A typical interrupt event chain occurs as follows. An internal or external device initiates an interrupt-request signal. This signal, connected to an input pin (see Table 6-1) and periodically sampled by the 8x930, latches the event into a flag buffer. The priority of the flag (see Table 6-2) is compared to the priority of other interrupts by the interrupt handler. A high priority causes the handler to set an interrupt flag. This signals the instruction execution unit to execute a context switch. This context switch breaks the current flow of instruction sequences. The execution unit completes the current instruction prior to a save of the program counter (PC) and reloads the PC with the start address of a firmware service routine. The firmware service routine executes assigned tasks and as a final activity performs a RETI (return from interrupt instruction). This instruction signals completion of the interrupt, resets the interrupt-in-progress priority, and reloads the program counter. Program operation then continues from the original point of interruption.

Signal Name	Туре	Description	Multiplexed With
INT1:0#	1	External Interrupts 0 and 1. These inputs set bits IE1:0 in the TCON register. If bits IT1:0 in the TCON register are set, bits IE1:0 are controlled by a negative-edge trigger on INT1#/INT0#. If bits IT1:0 are clear, bits IE1:0 are controlled by a low level trigger on INT1:0#.	P3.3:2

Table 6-1	. Interrupt S	ystem Input	Signals
-----------	---------------	-------------	---------

NOTE: Other signals are defined in their respective chapters and in Appendix B, "Signal Descriptions."

[†] A non-maskable interrupt (NMI#) is not included on the 8x930.



intel

Figure 6-1. Interrupt Control System



6.2 8x930 INTERRUPT SOURCES

Figures 6-1 and 6-2 illustrate the interrupt control system. The 8x930 has eleven interrupt sources; ten maskable sources and the TRAP instruction (always enabled). The maskable sources include two external interrupts (INT0# and INT1#), three timer interrupts (timers 0, 1, and 2), one programmable counter array (PCA) interrupt, one serial port interrupt, and three USB interrupts (one of which doubles as a hub interrupt). Each interrupt (except TRAP) has an interrupt request flag, which can be set by firmware as well as by hardware (see Table 6-3). For some interrupts, hardware clears the request flag when it grants an interrupt. Firmware can clear any request flag to cancel an impending interrupt.




Figure 6-2. USB/Hub Interrupt Control System



Mnemonic	Description	Address
FIE	USB Function Interrupt Enable Register. Enables and disables the receive and transmit done interrupts for the four function endpoints.	S:A2H
FIE1	USB Function Interrupt Enable Register. Available on the 8x930Ax only, this register enables and disables the receive and transmit done interrupts for the function endpoints 4 and 5.	S:A3H
FIFLG	USB Function Interrupt Flag Register. Contains the USB function's transmit and receive done interrupt flags for non-isochronous endpoints.	S:C0H
FIFLG1	USB Function Interrupt Flag Register. Contains the USB function's transmit and receive done interrupt flags for non-isochronous endpoints. This register, available in the $8x930Ax$ only, contains the function interrupt flags for endpoints 4 and 5.	S:C1H
HIE	Hub Interrupt Enable Register. Contains the hub interrupt enable bits.	S:A1H
HIFLG	Hub Interrupt Flag Register. Contains the hub interrupt status flags.	S:E8H
IEN0	Interrupt Enable Register 0. Enables individual programmable interrupts. Also provides a global enable for the programmable interrupts. The reset value for this register is zero (interrupts disabled).	S:A8H
IEN1	Interrupt Enable Register1. Enables individual programmable interrupts for the USB interrupts. The reset value of this register is zero (interrupts disabled).	S:B1H
IPL0	Interrupt Priority Low Register 0. Establishes relative priority for programmable interrupts. Used in conjunction with IPH0.	S:B8H
IPH0	Interrupt Priority High Register 0. Establishes relative priority for programmable interrupts. Used in conjunction with IPL0.	S:B7H
IPL1	Interrupt Priority Low Register 1. Establishes relative priority for programmable interrupts. Used in conjunction with IPH1.	S:B2H
IPH1	Interrupt Priority High Register 1. Establishes relative priority for programmable interrupts. Used in conjunction with IPL1.	S:B3H
PCON1	USB Power Control. Contains USB global suspend and resume interrupt bits. Also contains the USB reset separation enable and interrupt bits for the 8x930Ax. See Figure 15-2 on page 15-4.	S:DFH
SOFH	Start of Frame High Register. Contains isochronous data transfer enable and interrupt bits and the upper three bits of the 11-bit time stamp received from the host.	S:D3H
SOFL	Start of Frame Low Register. Contains the lower eight bits of the 11-bit time stamp received from the host.	S:D2H

Table 6-2. Interrupt System Special Function Registers

NOTE: Other SFRs are described in their respective chapters and in Appendix C, "Registers."

intal

6.2.1 External Interrupts

External interrupts INT0# and INT1# (INTx#) pins may each be programmed to be level-triggered or edge-triggered, dependent upon bits IT0 and IT1 in the TCON register (see Figure 11-6 on page 11-8). If ITx = 0, INTx# is triggered by a detected low at the pin. If ITx = 1, INTx# is negative-edge triggered. External interrupts are enabled with bits EX0 and EX1 (EXx) in the IEN0 register (see Figure 6-12). Events on the external interrupt pins set the interrupt request flags IEx in TCON. These request bits are cleared by hardware vectors to service routines only if the interrupt is negative-edge triggered. If the interrupt is level-triggered, the interrupt service routine must clear the request bit. External hardware must deassert INTx# before the service routine completes, or an additional interrupt is requested. External interrupt pins must be deasserted for at least four state times prior to a request.

External interrupt pins are sampled once every four state times (a frame length of 666.4 ns at 12 MHz). A level-triggered interrupt pin held low or high for any five-state time period guarantees detection. Edge-triggered external interrupts must hold the request pin low for at least five state times. This ensures edge recognition and sets interrupt request bit EXx. The CPU clears EXx automatically during service routine fetch cycles for edge-triggered interrupts.

Interrupt Name [†]	Global Enable	РСА	Timer 2	Serial Port	Timer 1	INT1#	Timer 0	INT0#
Bit Name in IEN0 Register	EA	EC	ET2	ES	ET1	EX1	ET0	EX0
Interrupt Priority- Within-Level (10 = Low Priority, 1 = High Priority)	NA	7	6	5	4	3	2	1
Bit Names in: IPH0 IPL0	Reserved Reserved	IPH0.6 IPL0.6	IPH0.5 IPL0.5	IPH0.4 IPL0.4	IPH0.3 IPL0.3	IPH0.2 IPL0.2	IPH0.1 IPL0.1	IPH0.0 IPL0.0
Programmable for Negative-edge Triggered or Level- triggered Detect?	NA	Edge	No	No	No	Yes	No	Yes
Interrupt Request Flag in CCON, T2CON, SCON, or TCON Register	NA	CCON: CF, CCF <i>x</i>	T2CON: TF2, EXF2	SCON: RI, TI	TCON: TF1	TCON: IE1	TCON: TF0	TCON: IE0
Interrupt Request Flag Cleared by Hardware?	No	No	No	No	Yes	Edge Yes, Level No	Yes	Edge Yes, Level No
ISR Vector Address	NA	FF: 0033H	FF: 002BH	FF: 0023H	FF: 001BH	FF: 0013H	FF: 000BH	FF: 0003H

Table 6-3. Interrupt Control Matrix

[†] The 8*x*930 also contains a TRAP interrupt, not cleared by hardware, with a vector address of FF007BH. For a discussion of TRAP and other interrupt sources, see "8x930 Interrupt Sources" on page 6-3.

Additional interrupts specific to USB and USB hub operation appear in Table 6-4.

Table 0-4. 050/100 Interrupt Control Matrix						
Interrupt Name	USB Global Suspend/Resume and USB Reset [†]	USB Function [Non-Isochronous Endpoint]	USB Hub/SOF [Isochronous Endpoint]			
Bit Name in IEN1 Register	ESR	EF	ESOF			
Interrupt Priority- Within-Level (10 = Low Priority, 1 = High Priority)	10	9	8			
Bit Names in: IPH1 IPL1	IPH1.2 IPL1.2	IPH1.1 IPL1.1	IPH1.0 IPL1.0			
Programmable for Negative-edge Triggered or Level- triggered Detect?	N/A	N/A	N/A			
Interrupt Request Flag in PCON1, FIFLG, HIFLG, or SOFH Register	PCON1: GSUS GRSM URST [†]	FIFLG: FTXD <i>x</i> , FRXD <i>x</i> <i>x</i> =0,1,2,3	SOFH:ASOF, HIFLG: HTXD0, HRXD0			
Interrupt Request Flag Cleared by Hardware?	No	No	No			
ISR Vector Address	FF:0053H	FF:004BH	FF:0043H			

Table 6-4. L	JSB/Hub	Interrupt	Control	Matrix
--------------	---------	-----------	---------	--------

intہ

[†] USB Reset interrupt applies to the 8x930Ax only.

6.2.2 Timer Interrupts

Two timer-interrupt request bits TF0 and TF1 (see TCON register, Figure 11-6 on page 11-8) are set by timer overflow (the exception is Timer 0 in Mode 3, see Figure 11-4 on page 11-6). When a timer interrupt is generated, the bit is cleared by an on-chip hardware vector to an interrupt service routine. Timer interrupts are enabled by bits ET0, ET1, and ET2 in the IEN0 register (see Figure 6-12).

Timer 2 interrupts are generated by a logical OR of bits TF2 and EXF2 in register T2CON (see Figure 11-12 on page 11-17). Neither flag is cleared by a hardware vector to a service routine. In fact, the interrupt service routine must determine if TF2 or EXF2 generated the interrupt, and then clear the bit. Timer 2 interrupt is enabled by ET2 in register IEN0.



6.3 PROGRAMMABLE COUNTER ARRAY (PCA) INTERRUPT

The programmable counter array (PCA) interrupt is generated by the logical OR of five event flags (CCFx) and the PCA timer overflow flag (CF) in the CCON register (see Figure 12-8 on page 12-14). All PCA interrupts share a common interrupt vector. Bits are not cleared by hardware vectors to service routines. Normally, interrupt service routines resolve interrupt requests and clear flag bits. This allows the user to define the relative priorities of the five PCA interrupts.

The PCA interrupt is enabled by bit EC in the IEN0 register (see Figure 6-1). In addition, the CF flag and each of the CCFx flags must also be individually enabled by bits ECF and ECCFx in registers CMOD and CCAPMx, respectively, for the flag to generate an interrupt (see Figure 12-7 on page 12-13 and Figure 12-9 on page 12-16).

NOTE

CCF*x* refers to five separate bits, one for each PCA module (CCF0, CCF1, CCF2, CCF3, CCF4). CCAPM*x* refers to 5 separate registers, one for each PCA module (CCAPM0, CCAPM1, CCAPM2, CCAPM3, CCAPM4).

6.4 SERIAL PORT INTERRUPT

Serial port interrupts are generated by the logical OR of bits RI and TI in the SCON register (see Figure 13-2 on page 13-4). Neither flag is cleared by a hardware vector to the service routine. The service routine resolves RI or TI interrupt generation and clears the serial port request flag. The serial port interrupt is enabled by bit ES in the IEN0 register (see Figure 6-12).

6.5 USB INTERRUPTS

There are three types of USB interrupts, as shown in Figure 6-2 on page 6-3: The USB function interrupt, used to control the flow of non-isochronous data; the hub/any start-of-frame interrupt (SOF), used to signal a hub interrupt or to monitor the transfer of isochronous data; and the global suspend/resume interrupt, used to allow USB power control and, for the 8x930Ax only, to provide a separate USB interrupt. These interrupts are enabled using the IEN1 register. See Table 6-4 and Figure 6-13.

6.5.1 USB Function Interrupt

The USB function generates two types of interrupts to control the transfer of non-isochronous data: the receive done interrupt and the transmit done interrupt. Individual USB function interrupts in the 8x930 are enabled by setting the corresponding bits in the FIE register (Figure 6-3). The 8x930Ax, with its six function endpoints, also uses the FIE1 register (Figure 6-4) to enable interrupts for endpoints 4 and 5.

NOTE

In order to use any of the USB function interrupts, the EF bit in the IEN1 register must be enabled.

The USB Function Interrupt Flag register (FIFLG, as shown in Figure 6-5) is used to indicate pending function interrupts for a given endpoint. The 8x930Ax, with its six function endpoints, also uses the FIFLG1 register (Figure 6-6) to indicate interrupts for endpoints 4 and 5. For all bits in FIFLG or FIFLG1, a '1' indicates that an interrupt is actively pending for that endpoint; a '0' indicates that the interrupt is not active. The interrupt status is shown in the FIFLG or FIFLG1 register (Figures 6-3 and 6-4).

	nterrupt Enable F	Reset State: 0000 0000E Register. Enables and disables the receive and transmit done interrupts for				
7						
FRXIE3	FTXIE3	FRXIE2 FTXIE2 FRXIE1 FTXIE1 FRXIE0 FTXIE0				
Bit Number	Bit Mnemonic	Function				
7	FRXIE3	Function Receive Interrupt Enable 3: Enables receive done interrupt for endpoint 3 (FRXD3).				
6	FTXIE3	Function Transmit Interrupt Enable 3: Enables transmit done interrupt for endpoint 3 (FTXD3).				
5	FRXIE2	Function Receive Interrupt Enable 2: Enables the receive done interrupt for endpoint 2 (FRXD2).				
4	FTXIE2	Function Transmit Interrupt Enable 2: Enables the transmit done interrupt for endpoint 2 (FTXD2).				
3	FRXIE1	Function Receive Interrupt Enable 1: Enables the receive done interrupt for endpoint 1 (FRXD1).				
2	FTXIE1	Function Transmit Interrupt Enable 1: Enables the transmit done interrupt for endpoint 1 (FTXD1).				
1	FRXIE0	Function Receive Interrupt Enable 0: Enables the receive done interrupt for endpoint 0 (FRXD0).				
0	FTXIE0	Function Transmit Interrupt Enable 0: Enables the transmit done interrupt for endpoint 0 (FTXD0).				

Figure 6-3. FIE: USB Function Interrupt Enable Register

INTERRUPT SYSTEM

FIE1		Address: S:A3H Reset State: 0000 0000B					
		egister 1. Available on the 8 <i>x</i> 930A <i>x</i> only, this register enables and nsmit done interrupts for function endpoints four and five.					
7		0					
		FRXIE5 FTXIE5 FRXIE4 FTXIE4					
Bit	Bit						
Number	Mnemonic	Function					
7:4		Reserved:					
3	FRXIE5	Function Receive Done Interrupt Enable 5:					
		Enables receive done interrupt for endpoint 5 (FTXD5).					
2	FTXIE5	Function Transmit Interrupt Enable 5:					
		Enables the transmit done interrupt for endpoint 5 (FTXD5).					
1	FRXIE4	Function Receive Interrupt Enable 4:					
	1	Enables the receive done interrupt for endpoint 4 (FRXD4).					
0	FTXIE4	Function Transmit Interrupt Enable 4:					
		Enables the transmit done interrupt for endpoint 4 (FTXD4).					
NOTE: W	hen the FRXIE.5	5:4 or FTXIE.5:4 is set, the interrupt is enabled and it will cause an					

OTE: When the FRXIE.5:4 or FTXIE.5:4 is set, the interrupt is enabled and it will cause an interrupt to the CPU, when a transmit of receive done flag is set. If the FRXIE.5:4 and FTXIE.5:4 is cleared, the interrupt is disabled. All these bits can be read/write by firmware.

Figure 6-4. FIE1: USB Function Interrupt Enable Register

The USB function generates a receive done interrupt for an endpoint x (x = 0-3) by setting the FRXDx bit in the FIFLG or FIFLG1 register (Figures 6-5 and 6-6). Only non-isochronous transfer can cause a receive done interrupt. Receive done interrupts are generated only when *all* of the following are true:

- 1. A valid SETUP or OUT token is received to function endpoint x, and
- 2. Endpoint x is enabled for reception (RXEPEN in EPCON = '1'), and
- 3. Receive is enabled (RXIE = '1') and STALL is disabled (RXSTL = '0') for OUT tokens (*or* the token received is a SETUP token), *and*
- 4. A data packet is received with no time-out *regardless* of transmission errors (CRC, bit-stuffing) or FIFO errors (overrun, underrun), *and*
- 5. There is no data sequence PID error.

Because the FRXDx bit is set and a receive done interrupt is generated regardless of transmission errors, this condition means either:

- 1. Valid data is waiting to be serviced in the receive FIFO for function endpoint x and that the data was received without error and has been acknowledged; or
- 2. Data was received with a receive data error and requires firmware intervention to be cleared. This could be either a transmission error or a FIFO-related error. You must check for these conditions and respond accordingly in the interrupt service routine (ISR).

The USB function generates a transmit done interrupt for an endpoint x ($x = 0-3^{\dagger}$) by setting the FTXDx bit in the FIFLG or FIFLG1 register (Figures 6-5 and 6-6). Only non-isochronous transfer can cause a transmit done interrupt. Transmit done interrupts are generated only when *all* of the following are true:

- 1. A valid IN token is received to function endpoint *x*, and
- 2. Endpoint x is enabled for transmission (TXEPEN = '1'), and
- 3. Transmit is enabled (TXIE = '1') and STALL is disabled (TXSTL = '0'), and
- 4. A data packet/byte count has been loaded in the transmit FIFO and was transmitted in response to the IN token *regardless* of whether or not a FIFO error occurs, *and*
- 5. An ACK is received from the host or there was a time-out in the SIE.

Because the FTXD*x* bit is set and a transmit done interrupt is generated regardless of transmission errors, this condition means either:

- 1. The transmit data has been transmitted and the host has sent an acknowledgment to indicate that is was successfully received; or
- 2. A transmit data error occurred during transmission of the data packet, which requires servicing by firmware to be cleared. You must check for these conditions and respond accordingly in the ISR.

NOTE

Setting an endpoint interrupt's bit in the Function Interrupt Enable register (FIE or FIE1, as shown in Figures 6-3 and 6-4) means that the interrupt is enabled and will cause an interrupt to be signaled to the microcontroller. Clearing a bit in the FIE register disables the associated interrupt source, which can no longer cause an interrupt even though its value will still be reflected in the FIFLG or FIFLG1 register (Figures 6-5 and 6-6).

^{\dagger} The 8x930Ax can be configured for up to six endpoints, 0-5.

7

INTERRUPT SYSTEM

0

FIFLG	Address: Reset State:	S:C0H 0000 0000B
Function Interrupt Flag Register. Contains the USB Function's flags for non-isochronous endpoints.	Transmit and Receive Do	one interrupt

|--|

Bit Number	Bit Mnemonic	Function
7	FRXD3	Function Receive Done Flag, Endpoint 3
6	FTXD3	Function Transmit Done Flag, Endpoint 3
5	FRXD2	Function Receive Done Flag, Endpoint 2
4	FTXD2	Function Transmit Done Flag, Endpoint 2
3	FRXD1	Function Receive Done Flag, Endpoint 1
2	FTXD1	Function Transmit Done Flag, Endpoint 1
1	FRXD0	Function Receive Done Flag, Endpoint 0
0	FTXD0	Function Transmit Done Flag, Endpoint 0

NOTES:

1. For all bits in the Interrupt Flag Register, a '1' indicates that an interrupt is actively pending; a '0' indicates that the interrupt is not active. The interrupt status is shown regardless of the state of the corresponding interrupt enable bit in the FIE.

2. Bits are set-only by hardware and clearable in firmware. Firmware can also set the bits for test purposes, allowing the interrupt to be generated in firmware.

3. A set bit indicates either: Valid data waiting to be serviced in the RX FIFO for the indicated endpoint and that the data was received without error and has been acknowledged; or Data was received with a Receive Data Error requiring firmware intervention to be cleared.

Figure 6-5. FIFLG: USB Function Interrupt Flag Register



~

FIFLG1

Address: Reset State:

S:C1H 0000 0000B

Function Interrupt Flag Register 1. Available on the 8x930Ax only, this register contains the USB Function's Transmit and Receive Done interrupt flags for non-isochronous endpoints.

1	U
	FRXD5 FTXD5 FRXD4 FTXD4

Bit Number	Bit Mnemonic	Function
7:4	—	Reserved: Write zeros to these bits.
3	FTXD5	Function Receive Done Flag, Endpoint 5:
2	FTXD5	Function Transmit Done Flag, Endpoint 5:
1	FRXD4	Function Receive Done Flag, Endpoint 4:
0	FTXD4	Function Transmit Done Flag, Endpoint 4:

NOTES:

1. For all bits in the Interrupt Flag Register, a '1' indicates that an interrupt is actively pending; a '0' indicates that the interrupt is not active. The interrupt status is shown regardless of the state of the corresponding interrupt enable bit in the FIE.

2. Bits are set-only by hardware and clearable in firmware. Firmware can also set the bits for test purposes, allowing the interrupt to be generated in firmware.

 A set bit indicates either: Valid data waiting to be serviced in the RX FIFO for the indicated endpoint and that the data was received without error and has been acknowledged; or Data was received with a Receive Data Error requiring firmware intervention to be cleared.

Figure 6-6. FIFLG1: USB Function Interrupt Flag Register

6.5.2 USB Start-of-frame Interrupt

The USB start-of-frame interrupt (SOF) is used to control the transfer of isochronous data. The 8x930 frame timer attempts to synchronize to the frame time automatically. When the frame timer is locked to the USB frame time, hardware sets the FTLOCK bit in SOFH (Figure 6-7). To enable the start-of-frame interrupt, set the SOFIE bit in SOFH.

The 8x930 generates a start-of-frame interrupt whenever a start-of-frame packet is received from the USB lines, or whenever a start-of-frame packet should have been received (i.e., an artificial SOF). The 8x930 generates an SOF interrupt by setting the ASOF bit in the SOFH SFR. When a start-of-frame interrupt occurs, the 8x930 loads the current value of the frame timer into the SOFH/SOFL registers (Figures 6-7 and 6-8).

NOTE

The start-of-frame interrupt shares an interrupt vector with the hub interrupt. When this interrupt is triggered, firmware must examine the ASOF bit in the SOFH SFR to determine that it was the start-of-frame interrupt that was triggered, and not the hub interrupt.

SOFH		Address: S:D3H Reset State: 0000 0000B				
		ister. Contains isochronous data transfer enable and interrupt bits and the -bit time stamp received from the host.				
7 0						
SOFACK	ASOF	SOFIE FTLOCK SOFODIS TS10 TS9 TS8				
Bit Number	Bit Mnemonic	Function				
7	SOFACK	SOF Token Received without Error (read-only):				
		When set, this bit indicates that the 11-bit time stamp stored in SOFL and SOFH is valid. This bit is updated every time a SOF token is received from the USB bus, and it is cleared when an artificial SOF is generated by the frame timer. This bit is set and cleared by hardware.				
6	ASOF	Any Start of Frame:				
		This bit is set by hardware to indicate that a new frame has started. The interrupt can result either from reception of an actual SOF packet or from an artificially-generated SOF from the frame timer. This interrupt is asserted in hardware even if the frame timer is not locked to the USB bus frame timing. When set, this bit is an indication that either an actual SOF packet was received or an artificial SOF was generated by the frame timer. This bit must be cleared by firmware or inverted and driven to the SOF# pin. The effect of setting this bit by firmware is the same as hardware: the external pin will be driven with an inverted ASOF value for eight $T_{CLK}s$.				
		This bit also serves as the SOF interrupt flag. This interrupt is only asserted in hardware if the SOF interrupt is enabled (SOFIE set) and the interrupt channel is enabled.				
5	SOFIE	SOF Interrupt Enable:				
		When this bit is set, setting the ASOF bit causes an interrupt request to be generated if the interrupt channel is enabled. Hardware reads but does not write this bit.				
4	FTLOCK	Frame Timer Locked (read-only):				
		When set, this bit indicates that the frame timer is presently locked to the USB bus' frame time. When cleared, this bit indicates that the frame timer is attempting to synchronize to the frame time.				

Figure 6-7. SOFH: Start of Frame High Register



0

SOFH (Coi	ntinued)				Address: Reset State:	S:D3H 0000 0000B
	Start of Frame High Register. Contains isochronous data transfer enable and interrupt bits and the upper three bits of the 11-bit time stamp received from the host.					oits and the
7						0
SOFACK	ASOF	SOFIE	FTLOCK	SOFODIS	TS10 TS9	TS8
Bit Number	Bit Mnemonic		Function			
3	SOFODIS	SOF# Pin Output Disable:				
		the ASOF to When this to	When set, no low pulse will be driven to the SOF# pin in response to setting the ASOF bit. The SOF# pin will be driven to '1' when SOFODIS is set. When this bit is clear, setting the ASOF bit causes the SOF# pin to be toggled with a low pulse for eight $T_{\rm CLK}s$.			
2:0	TS10:8	Time stamp received from host:				
		TS10:8 are the upper three bits of the 11-bit frame number issued with an SOF token. This time stamp is valid only if the SOFACK bit is set.				

Figure 6-7. SOFH: Start of Frame High Register (Continued)

SOFL	Address: Reset State:	S:D2H 0000 0000B
Start of Evenes Low Deviator Contains the lower sigh	t hite of the 11 hit time stown rose	ive of from the

Start-of-Frame Low Register. Contains the lower eight bits of the 11-bit time stamp received from the host.

7

TS7:0

Bit Number	Bit Mnemonic	Function
7:0	TS7:0	Time stamp received from host:
		This time stamp is valid only if the SOFACK bit in the SOFH register is set. TS7:0 are the lower eight bits of the 11-bit frame number issued with a SOF token. If an artificial SOF is generated, the time stamp remains at its previous value and it is up to firmware to update it. These bits are set and cleared by hardware.

Figure 6-8. SOFL: Start of Frame Low Register

INTERRUPT SYSTEM

The 8x930 uses the start-of-frame interrupt to signal either of two complementary events:

- 1. When transmitting: The next isochronous data packet needs to be retrieved from memory and loaded into the transmit FIFO in preparation for transmission in the next frame; or
- 2. When receiving: An isochronous packet has been received in the previous frame and needs to be retrieved from the receive FIFO.

Since the start-of-frame packet could be corrupted, there is a chance that a new frame could be started without successful reception of the SOF packet. For this reason, an artificial SOF is provided. The frame timer signals a time-out when an SOF packet has not been received within the allotted amount of time. In this fashion, the 8x930 generates an SOF interrupt reliably once each frame within 1 µs of accuracy, except when this interrupt is suspended or when the frame timer gets out-of-sync with the USB bus frame time.

In summary, in order to utilize the USB start-of-frame functionality for isochronous data transfer, the following must all be true:

- 1. The global enable bit must be set. That is, the EA bit must be set in the IEN0 register (Figure 6-12).
- 2. The isochronous endpoint any SOF interrupt must be enabled. That is, the ESOF bit must be set in the IEN1 register (Figure 6-13).
- 3. The start-of-frame interrupt must be enabled. That is, the SOFIE bit must be set in the SOFH Register (Figure 6-7).

NOTE

The SOF interrupt is brought out to an external pin (SOF#) in order to provide a 1 ms pulse, subject to the accuracy of the USB start-of-frame. This pin is enabled by clearing the SOFODIS bit in the SOFH register.

6.5.3 USB Hub Interrupt

The USB hub interrupt is used to signal a receive done or transmit done for hub endpoint 0.

To enable the hub interrupt:

- 1. Set the global enable bit (EA) in the IEN0 register (Figure 6-12)
- 2. Enable the hub endpoint 0 transmit done and receive done interrupts individually:
 - a. To enable the receive done interrupt, set the HRXE0 bit in the Hub Interrupt Enable SFR (HIE, as shown in Figure 6-9)
 - b. To enable the transmit done interrupt, set the HTXE0 bit in HIE



HIE	Address: Reset State:	S:A1H 0xxx xx00B
Hub Interrupt Enable Register. Enables and disab endpoint 0.	les the receive and transmit done inter	rrupts for hub
7		0
	— — HRXE0	HTXE0

Bit Number	Bit Mnemonic	Function
7:2		Reserved:
		Write zeros to these bits.
1	HRXE0	HRXE0:
		Enable the hub endpoint 0 receive done interrupt (HRXD0). [†]
0	HTXE0	HTXE0:
		Enable the hub endpoint 0 transmit done interrupt (HTXD0).†

interrupt, even though its value is still reflected in the HIFLG register.

Figure 6-9. HIE: Hub Interrupt Enable Register

The USB Hub Interrupt Flag Register (HIFLG, as shown in Figure 6-10) is used to indicate pending hub interrupts. For all bits in HIFLG, a '1' indicates that an interrupt is actively pending; a '0' indicates that the interrupt is not active. The interrupt status is shown in the HIFLG register regardless of the state of the corresponding interrupt enable bit in the HIE Register (Figure 6-9).

NOTE

The hub interrupt shares an interrupt vector with the start-of-frame interrupt. When this interrupt is triggered, firmware must examine the HIFLG SFR to determine that it was the hub interrupt that was triggered and not the start-offrame interrupt.

INTERRUPT SYSTEM

0

HIFLG	Address: Reset State:	S:E8H 0xxx xx00B
Hub Interrupt Flag Register. Contains the hub's transmit and endpoint 0.	receive done interrupt flag	is for hub

7

 HRXD0 HTXD0

Bit Number	Bit Mnemonic	Function
7:2		Reserved:
		Write zeros to these bits.
1	HRXD0	Hub Receive Done, Endpoint 0.:
		Hardware sets this bit to indicate that there is either: (1) valid data waiting to be serviced in the receive data buffer for hub endpoint 0 and that the data was received without error and has been acknowledged; or (2) that data was received with a FIFO error requiring firmware intervention to be cleared.
0	HTXD0	Hub Transmit Done, Endpoint 0:
		Hardware sets this bit to indicate that one of two conditions exists in the transmit data buffer for hub endpoint 0: (1) the transmit data has been transmitted and the host has sent acknowledgment which was successfully received; or (2) a FIFO-related error occurred during transmission of the data packet, which requires servicing by firmware to be cleared.

NOTES:

1. Note that because the HIFLG appears in the first SFR column, it is a bit-addressable SFR. All bits are set in hardware and cleared by firmware. Firmware can also set these bits for test purposes, allowing the interrupt to be generated by firmware.

 For both HRXD0 and HTXD0, a '1' indicates that an interrupt is actively pending; a '0' indicates that the interrupt is not active. The interrupt status is shown regardless of the state of the corresponding interrupt enable bit in the HIE.

Figure 6-10. HIFLG: Hub Interrupt Status Register

Inte

6.5.4 USB Global Suspend/Resume Interrupt

The 8x930 supports USB power control through firmware. The USB power control register (PCON1, as shown in Figure 15-2 on page 15-4) facilitates USB power control of the 8x930, including global suspend/resume and USB function resume.

NOTE

On the 8x930Ax only, the global suspend/resume interrupt shares an interrupt vector with the USB reset interrupt. When this interrupt is triggered, firmware must examine the GSUS and GRSM bits in the PCON1 SFR (Figure 15-2 on page 15-4) to determine that it was the global suspend/resume interrupt that was triggered, and not the USB reset interrupt.

6.5.4.1 Global Suspend

When a global suspend is detected by the 8x930, the global suspend bit (GSUS of PCON1) is set and the global suspend/resume interrupt is generated. Global suspend is defined as bus inactivity for more than 3 ms on the USB lines. For additional information, see "Global Suspend Mode" on page 15-8.

6.5.4.2 Global Resume

When a global resume is detected by the 8x930, the global resume bit (GRSM of PCON1) is set and the global suspend/resume interrupt is generated. As soon as resume signaling is detected on the USB lines, the oscillator is restarted. After executing the resume interrupt service routine, the 8x930 resumes operation from where it was when it was interrupted by the suspend interrupt. For additional information, see "Global Resume Mode" on page 15-10.

6.5.4.3 USB Remote Wake-up

The 8x930 can also initiate resume signaling to the USB lines through remote wake-up of the USB function while it is in powerdown/idle mode. While in powerdown mode, remote wake-up has to be initiated through assertion of an enabled external interrupt. The external interrupt has to be enabled and it must be configured with level trigger and with higher priority than a suspend/resume interrupt. An external interrupt restarts the clocks to the 8x930 and program execution branches to the external interrupt service routine.

Within this external interrupt service routine, you must set the remote wakeup bit (RWU in PCON1) to drive resume signaling on the USB lines to the host or upstream hub. After executing the external ISR, the program continues execution from where it was put into powerdown mode and the 8x930 resumes normal operation. For additional information, see "USB Remote Wake-up" on page 15-10.

6.5.5 8x930Ax USB Reset Separation

The 8x930Ax features an optional USB reset that functions independently from the chip reset. When the PCON1 SFR's URDIS bit is set, the MCS 251 core and peripherals will not reset when a USB reset signal is detected. After an 8x930Ax with URDIS set detects a USB reset signal, it resets all the USB blocks (including the USB SFRs), sets the URST bit in PCON1, and generates a USB reset interrupt. USB reset signals can originate only from the host PC or upstream hub.

INTERRUPT SYSTEM

intel

NOTE

The use of a separate USB reset is recommended only for applications where the device is required to be operated continually, even when the PC is powered-off. All other applications are advised against using the separate USB reset. Leaving the URDIS bit clear will ensure a robust, chip-level reset.

The USB reset must be implemented partially in firmware, including an initialization routine as part of chip start-up. To ensure compliance with USB-specified timing constraints and minimize the potential for data corruption, you must implement flag checking as part of your main routine, subroutines, and ISRs. These requirements increase the complexity of your firmware code.

If the 8x930Ax is in powerdown or suspend mode when the separate USB reset interrupt is generated, the device will wake up from powerdown or suspend mode upon receiving the USB reset signal. The ISR of a bus-powered device must set the LC bit of PCON (Figure 15-1 on page 15-3) in order to operate at 3 MHz. This ensures that the device meets the 100 mA current limit during enumeration, as required by the *Universal Serial Bus Specification*. Self-powered devices (i.e., devices drawing less than 100mA from the USB wires) may choose not to switch to Low Clock mode after detecting the USB reset.

NOTE

If desired, your firmware can handle the separate USB reset without using an ISR. To do this, you must clear the ESR bit in the IEN1 SFR. The USB reset hardware operations will still take place, but the ISR will not be called. That is, step 1 and step 2 under "USB Reset Hardware Operations" on page 6-22 will still occur, but step 3 will not. Your firmware must poll the URST flag periodically to detect the USB reset and take the appropriate action.

Since the global suspend and global resume interrupts share the same interrupt vector as USB reset, your firmware must also poll the GRSM and GSUS bits in PCON1 to detect global suspend or resume.

If, instead, you choose to implement a separate USB reset using an ISR, follow the procedure outlined in the following subsections and shown in Figure 6-11.

6.5.5.1 Initialization Required for USB Reset

Because USB reset implementation depends heavily on firmware, your code must perform the following initialization prior to execution of the main routine (See Figure 6-11):

- 1. To enable the USB reset interrupt on the 8x930Ax, your initialization routine must set the following bits to '1':
 - a. the EA bit of IEN0 (Figure 6-12)
 - b. the ESR bit of IEN1 (Figure 6-13)
 - c. the URDIS bit of PCON1 (Figure 15-2 on page 15-4)

2. Use bit 2 of IPH1/IPL1 to set the priority of the USB reset interrupt (See "Interrupt Priorities" on page 6-27).

NOTE

int

It is recommended that you set the USB reset interrupt to the highest priority.

3. After enabling the USB reset interrupt and assigning it a priority, your initialization routine should clear the USB_RST_FLG flag. This flag is a global variable declared in your firmware, not a bit in an SFR.

This flag, an indicator that a USB reset has occurred, will be examined at various points in your main routine, subroutines, and ISRs.

INTERRUPT SYSTEM




Figure 6-11. USB Reset Separation Operating Model



6.5.5.2 USB Reset Hardware Operations

When the host initiates a USB reset signal, the following series of events is performed by the 8x930Ax hardware (See Figure 6-11):

1. Upon detecting a USB reset signal, the 8x930Ax hardware resets all the USB blocks (i.e., the FIFOs, the SIU, the SIE, and the USB transceiver).

As a result of this process, all USB-related SFRs are reset to their default reset states. This includes EPINDEX, EPCON, SOFL, SOFH, FIE, FIFLG, FADDR, TXSTAT, TXDAT, TXCON, TXFLG, TXCNTL, TXCNTH, RXSTAT, RXDAT, RXCON, RXFLG, RXCNTL, RXCNTH, and PCON1. Note that PCON1 is only partially reset — the URDIS and URST bits retain their original values.

Because of this hardware reset, any USB-related operations (e.g., MOV TXDAT,A) will not provide valid data.

- 2. The 8x930Ax sets the PCON1.URST bit to indicate a USB reset to the ISR.
- 3. If the ESR bit in IEN1 is set, the 8x930Ax generates a USB reset interrupt, which causes a branch to the interrupt service routine whose vector is located at FF:0053H. This ISR services both the USB reset interrupt and the global suspend/resume interrupt.

6.5.5.3 USB Reset ISR

Because the USB reset interrupt shares an interrupt vector with the USB global suspend/resume interrupt, the interrupt service routine must play a dual role. The ISR must first check PCON1's URST bit to ensure that this interrupt is indeed a USB reset interrupt.

If URST = '0', then this interrupt must be a global suspend/resume interrupt and the ISR must branch to service that type of interrupt. See "USB Global Suspend/Resume Interrupt" on page 6-18 for a description of this portion of the ISR.

If the URST bit is set to '1', then this interrupt is a USB reset interrupt. The ISR must perform the following procedure (See Figure 6-11):

- 1. Clear PCON1's URST bit to indicate that the USB reset interrupt has been serviced.
- 2. Set the user flag USB_RST_FLG that was cleared as part of your initialization routine.

This flag is discussed in "Initialization Required for USB Reset" on page 6-19. Setting this flag is necessary to inform your firmware routines that a USB reset has occurred and that USB initialization must be performed.

- 3. Bus-powered devices must set the LC bit of PCON (Figure 15-1 on page 15-3) in order to operate at 3 MHz. This ensures that the device meets the *Universal Serial Bus Specification*'s 100 mA current limit during enumeration.
- 4. Restore any register values and return from interrupt.

The rest of the USB reset procedure will be initiated by a USB initialization routine that can be called from the main routine, subroutines, or other ISRs.

INTERRUPT SYSTEM

intel

6.5.5.4 Main Routine Considerations

Although the USB-related SFRs were reset by the USB reset ISR, they must also be initialized by a special USB initialization routine called by the main routine. Since the USB reset interrupt can occur at any time, the only way the main routine will know that a USB reset occurred is to periodically check the USB reset flag (USB_RST_FLG). This is the firmware flag that was set in Step 2 of the "USB Reset ISR" on page 6-22.

When a set reset flag is detected, the main routine branches to a USB initialization routine, which performs the following tasks (See Figure 6-11):

1. Clear the user flag USB_RST_FLG.

Clearing this flag indicates that USB initialization is not required. Clear this flag first in case a second USB reset occurs during this initialization routine, rendering this initialization invalid.

2. Initialize the USB-related SFRs to the values required by your program.

If your application requires any other SFRs to be initialized upon USB reset (e.g., SCON), now is the time to do so.

- 3. Restore any USB-related user flags specific to your application.
- 4. Flush all USB FIFOs. This is done by setting RXCLR in RXCON and TXCLR in TXCON. This must be done for each function endpoint.
- 5. Return to the calling routine.

At this point, the main routine can resume normal processing. Eventually, the host PC will transmit a SETUP token. This will trigger an interrupt that will perform USB enumeration.

NOTE

USB specifications require that all devices must be able to accept a device address via a SET_ADDRESS command no later than 10 ms after the reset is removed.

It is recommended that you ensure that the total time required for the following is less than 10ms:

- 1. The time to complete and exit from the USB reset ISR (accounting for latency see "Interrupt Processing" on page 6-32)
- 2. The time for the maximum number of instructions that could execute before your code recognizes that a USB reset has occurred (by checking USB_RST_FLG) and calls your USB initialization routine
- 3. The time to execute your USB initialization routine

This time constraint may require you to check USB_RST_FLG at multiple points in your code (and within any ISRs that may take longer than 10ms to perform). By inserting this checkpoint, your program can branch from a routine (or ISR) after the USB reset without having to complete the routine (or ISR). Your program can continue the interrupted routine after ensuring that the device is ready for USB enumeration.

CAUTION

If a USB reset interrupt occurs during execution of a USB receive ISR (e.g., receive done or start-of-frame), the 8x930Ax will reset the USB hardware. This will render invalid any data received during the USB transfer. If this is not detected by your firmware, misprocessing can occur.

The risk of USB reset-related misprocessing can be reduced if your USB receive/transmit ISRs check USB_RST_FLG before returning. If this flag is set, your code should branch to the USB initialization routine to initialize the USB-related SFRs and flush the FIFOs. If this is done, the only potential opportunity for misprocessing would be if the USB reset interrupt occurs between the test of USB_RST_FLG and the branch to the USB initialization routine.

NOTE

Because of the risk of misprocessing, however slight, it is recommended that applications that will not substantially benefit from a separate USB reset disable this option (by leaving the URDIS bit in PCON1 cleared) to simplify firmware coding and ensure a robust, chip-level reset.

6.6 INTERRUPT ENABLE

Each interrupt source (with the exception of TRAP) may be individually enabled or disabled by the appropriate interrupt enable bit in the IEN0 register at S:A8H (see Figure 6-12) or the IEN1 register at S:B1H (see Figure 6-13). Note IEN0 also contains a global disable bit (EA). If EA is set, interrupts are individually enabled or disabled by bits in IEN0 and IEN1. If EA is clear, all interrupts are disabled.

int_{el}.

0

IENO	Address: Reset State:	S:A8H 0000 0000B
Intervent Enchie Desister 0, JENO contained	we turned of interrupt enclude bits. The slobel	anahla hit


Interrupt Enable Register 0. IEN0 contains two types of interrupt enable bits. The global enable bit (EA) enables/disables all of the interrupts (including those in IEN1), except the TRAP interrupt, which is always enabled. The remaining bits enable/disable the other individual interrupts.

7

|--|

Bit Number	Bit Mnemonic	Function
7	EA	Global Interrupt Enable:
		Setting this bit enables all interrupts that are individually enabled by bits 0–6 of this register, as well as the interrupts enabled by the bits in the IEN1 SFR.
		Clearing this bit disables all interrupts, except the TRAP interrupt, which is always enabled.
6	EC	PCA Interrupt Enable:
		Setting this bit enables the PCA interrupt.
5	ET2	Timer 2 Overflow Interrupt Enable:
		Setting this bit enables the timer 2 overflow interrupt.
4	ES	Serial I/O Port Interrupt Enable:
		Setting this bit enables the serial I/O port interrupt.
3	ET1	Timer 1 Overflow Interrupt Enable:
		Setting this bit enables the timer 1 overflow interrupt.
2	EX1	External Interrupt 1 Enable:
		Setting this bit enables external interrupt 1.
1	ET0	Timer 0 Overflow Interrupt Enable:
		Setting this bit enables the timer 0 overflow interrupt.
0	EX0	External Interrupt 0 Enable:
		Setting this bit enables external interrupt 0.

Figure 6-12. IEN0: Interrupt Enable Register 0



intہ

Figure 6-13. IEN1: USB Interrupt Enable Register

intہ

6.7 INTERRUPT PRIORITIES

Ten of the eleven 8x930 interrupt sources (TRAP excluded) may be individually programmed to one of four priority levels. This is accomplished with the IPHX.x/IPLX.x bit pairs in the interrupt priority high (IPH1/IPH0 in Figure 6-14 and 6-16) and interrupt priority low (IPL1/IPL0) registers (Figures 6-15 and 6-17). Specify the priority level as shown in Table 6-5 using IPH0.x (or IPH1.x) as the MSB and IPL0.x (or IPL1.x) as the LSB.

Priority Level	IPH1. <i>x</i> , IPL1. <i>x</i>	IPH0.x, IPL0.x
0 Lowest Priority	00	00
1	01	01
2	10	10
3 Highest Priority	11	11

Table 6-5. Level of Priority

A low-priority interrupt is always interrupted by a higher priority interrupt but not by another interrupt of equal or lower priority. The highest priority interrupt is not interrupted by any other interrupt source. Higher priority interrupts are serviced before lower priority interrupts. The response to simultaneous occurrence of equal priority interrupts (i.e., sampled within the same fourstate interrupt cycle) is determined by a hardware priority-within-level resolver (see Table 6-6).

Priority Number	Interrupt Name
1 (Highest Priority)	INTO#
2	Timer 0
3	INT1#
4	Timer 1
5	Serial Port
6	Timer 2
7	PCA
8	USB Hub / SOF
9	USB Function
10	USB Global Suspend/Resume

Table 6-6. Interrupt Priority Within Level

IPH0			Address: S:B7H Reset State: x000 0000B	
Interrupt Priority High Control Register 0. IPH0, together with IPL0, assigns each interrupt in IEN0 a priority level from 0 (lowest) to 3 (highest):				
	IPH0.x	IPL0.x	Priority Level	
	0	0	0 (lowest priority)	
	0	1	1	
	1	0	2	
	1	1	3 (highest priority)	
7			0	
<u> </u>	— IPH0.6 IPH0.5 IPH0.4 IPH0.3 IPH0.2 IPH0.1 IPH0.0			
Bit Number	Bit Mnemonic		Function	
Number		Reserve this bit.	Function	
Number 7	Mnemonic —	Reserve this bit. PCA Inte	Function ed. The value read from this bit is indeterminate. Write a zero to	
Number 7 6	Mnemonic — IPH0.6	Reserve this bit. PCA Int Timer 2	Function ed. The value read from this bit is indeterminate. Write a zero to errupt Priority Bit High	
Number 7 6 5	Mnemonic — IPH0.6 IPH0.5	Reserve this bit. PCA Inte Timer 2 Serial I/	Function ed. The value read from this bit is indeterminate. Write a zero to errupt Priority Bit High Overflow Interrupt Priority Bit High	

intel

Figure 6-14. IPH0: Interrupt Priority High Register 0

Timer 0 Overflow Interrupt Priority Bit High

External Interrupt 0 Priority Bit High

1

0

IPH0.1

IPH0.0

INTERRUPT SYSTEM



IPL0			Address: S:B8H Reset State: x000 0000B
Interrupt Priorit priority level fro			r 0. IPL0, together with IPH0, assigns each interrupt in IEN0 a nest):
	IPH0.x	IPL0. <i>x</i>	Priority Level
	0	0	0 (lowest priority)
	0	1	1
	1	0	2
	1	1	3 (highest priority)
7			0
8. (A. 1997)	IPL0.6	IPL0.5	IPL0.4 IPL0.3 IPL0.2 IPL0.1 IPL0.0
		ARY AND REE	

Bit Number	Bit Mnemonic	Function		
7		Reserved. The value read from this bit is indeterminate. Write a zero to this bit.		
6	IPL0.6	PCA Interrupt Priority Bit Low		
5	IPL0.5	Timer 2 Overflow Interrupt Priority Bit Low		
4	IPL0.4	Serial I/O Port Interrupt Priority Bit Low		
3	IPL0.3	Timer 1 Overflow Interrupt Priority Bit Low		
2	IPL0.2	External Interrupt 1 Priority Bit Low		
1	IPL0.1	Timer 0 Overflow Interrupt Priority Bit Low		
0	IPL0.0	External Interrupt 0 Priority Bit Low		

Figure 6-15. IPL0: Interrupt Priority Low Register 0

IPH1			Address: S:B3H Reset State: x000 0000B
	riority High Con el from 0 (lowes		er 1. IPH1, together with IPL1, assigns each interrupt in IEN1 a nest):
	IPH1.x	IPL1.x	Priority Level
	0	0	0 (lowest priority)
	0	1	1
	. 1	0	2
	1	1	3 (highest priority)
			— IPH1.2 IPH1.1 IPH1.0
Bit Number	Bit Mnemonic		- IPH1.2 IPH1.1 IPH1.0 Function
Number		Reserve	Function
Number			Function
		Values r	Function
Number 7:3	Mnemonic —	Values r Global S	Function ed: read from these bits are indeterminate. Write zeros to these bits.

intel

Figure 6-16. IPH1: Interrupt Priority High Register 1

INTERRUPT SYSTEM



IPL1			Address: S:B2H Reset State: x000 0000B
	iority Low Cont I from 0 (lowes		ter 1. IPL1, together with IPH1, assigns each interrupt in IEN1 a ghest):
	IPH1.x	IPL1.x	Priority Level
	0	0	0 (lowest priority)
	0	1	1
	1	0	2
	1	1	3 (highest priority)
7			0
	-	-	— — IPL1.2 IPL1.1 IPL1.0
Bit Number	Bit Mnemonic		Function
7:3		Reserv	ved:
		Values	read from these bits are indeterminate. Write zeros to these bits.
2	IPL1.2	Global	Suspend/Resume Interrupt Priority Bit Low
1	IPL1.1	USB F	unction Interrupt Priority Bit Low
0	IPL1.0		lub/SOF Interrupt Priority Bit Low

Figure 6-17. IPL1: Interrupt Priority Low Register 1

6.8 INTERRUPT PROCESSING

Interrupt processing is a dynamic operation that begins when a source requests an interrupt and lasts until the execution of the first instruction in the interrupt service routine (see Figure 6-18). *Response time* is the amount of time between the interrupt request and the resulting break in the current instruction stream. *Latency* is the amount of time between the interrupt request and the execution of the first instruction in the interrupt service routine. These periods are dynamic due to the presence of both fixed-time sequences and several variable conditions. These conditions contribute to total elapsed time.




Figure 6-18. The Interrupt Process

Both response time and latency begin with the request. The subsequent minimum fixed sequence comprises the interrupt sample, poll, and request operations. The variables consist of (but are not limited to): specific instructions in use at request time, internal versus external interrupt source requests, internal versus external program operation, stack location, presence of wait states, page-mode operation, and branch pointer length.

NOTE

In the following discussion, external interrupt request pins are assumed to be inactive for at least four state times prior to assertion. In this chapter all external hardware signals maintain some setup period (i.e., less than one state time). Signals must meet V_{IH} and V_{IL} specifications prior to any state time under discussion. This setup state time is not included in examples or calculations for either response or latency.

6.8.1 Minimum Fixed Interrupt Time

All interrupts are sampled or polled every four state-times (see Figure 6-18). Two of eight interrupts are latched and polled per state time within any given window of four state-times. One additional state time is required for a context switch request. For code branches to jump locations in the current 64-Kbyte memory region (compatible with MCS 51 microcontrollers), the context switch time is 11 states. Therefore, the minimum fixed poll and request time is 16 states (4 poll states + 1 request state + 11 states for the context switch = 16 state times).

Therefore, this minimum fixed period rests upon four assumptions:

- The source request is an internal interrupt with high enough priority to take precedence over other potential interrupts,
- The request is coincident with internal execution and needs no instruction completion time,
- The program uses an internal stack location, and
- The ISR is in on-chip ROM.

6.8.2 Variable Interrupt Parameters

Both response time and latency calculations contain fixed and variable components. By definition, it is often difficult to predict exact timing calculations for real-time requests. One large variable is the completion time of an instruction cycle coincident with the occurrence of an interrupt request. Worst-case predictions typically use the longest-executing instruction in an architecture's code set. In the case of the 8x930, the longest-executing instruction is a 16-bit divide (DIV). However, even this 21- state instruction may have only 1 or 2 remaining states to complete before the interrupt system injects a context switch. This uncertainty affects both response time and latency.

6.8.2.1 Response Time Variables

Response time is defined as the start of a dynamic time period when a source requests an interrupt and lasts until a break in the current instruction execution stream occurs (see Figure 6-18). Response time (and therefore latency) is affected by two primary factors: the incidence of the request relative to the four-state-time sample window and the completion time of instructions in the response period (i.e., shorter instructions complete earlier than longer instructions).

NOTE

External interrupt signals require one additional state time in comparison to internal interrupts. This is necessary to sample and latch the pin value prior to a poll of interrupts. The sample occurs in the first half of the state time and the poll/request occurs in the second half of the next state time. Therefore, this sample and poll/request portion of the minimum fixed response and latency time is five states for internal interrupts and six states for external interrupts. External interrupts must remain active for at least five state times to guarantee interrupt recognition when the request occurs immediately after a sample has been taken (i.e., requested in the second half of a sample state time).

If the external interrupt goes active one state after the sample state, the pin is not resampled for another three states. After the second sample is taken and the interrupt request is recognized, the interrupt controller requests the context switch. The programmer must also consider the time to complete the instruction at the moment the context switch request is sent to the execution unit. If 9 states of a 10-state instruction have completed when the context switch is requested, the total response time is 6 states, with a context switch immediately after the final state of the 10-state instruction (see Figure 6-19).




Figure 6-19. Response Time Example #1

Conversely, if the external interrupt requests service in the state just prior to the next sample, response is much quicker. One state asserts the request, one state samples, and one state requests the context switch. If at that point the same instruction conditions exist, one additional state time is needed to complete the 10-state instruction prior to the context switch (see Figure 6-20). The total response time in this case is four state times. The programmer must evaluate all pertinent conditions for accurate predictability.

INTERRUPT SYSTEM

intel®




Figure 6-20. Response Time Example #2

6.8.2.2 Computation of Worst-case Latency With Variables

Worst-case latency calculations assume that the longest 8x930 instruction used in the program must fully execute prior to a context switch. The instruction execution time is reduced by one state with the assumption the instruction state overlaps the request state (therefore, 16-bit DIV is 21 state times - 1 = 20 states for latency calculations). The calculations add fixed and variable interrupt times (see Table 6-7) to this instruction time to predict latency. The worst-case latency (both fixed and variable times included) is expressed by a pseudo-formula:

FIXED_TIME + VARIABLES + LONGEST_INSTRUCTION = MAXIMUM LATENCY PREDICTION

Variable	INT0#, INT1#, T2EX	External Execution	Page Mode	>64K Jump to ISR (1)	External Memory Wait State	External Stack <64K (1)	External Stack >64K (1)	External Stack Wait State
Number of States Added	1	2	1	8	1 per bus cycle	4	8	1 per bus cycle

Table	6-7.	Interrur	ot La	atencv	Variables
10010	• • •	micorrap		aconoy	van abioo

NOTES:

1. <64K/>64K means inside/outside the 64-Kbyte memory region where code is executing.

2. Base-case fixed time is 16 states and assumes:

- A 2-byte instruction is the first ISR byte.
- Internal execution

— <64K jump to ISR</p>

- Internal stack

- Internal peripheral interrupt

6.8.2.3 Latency Calculations

Assume the use of a zero-wait-state external memory where current instructions, the ISR, and the stack are located within the same 64-Kbyte memory region (compatible with memory maps for MCS 51 microcontrollers.) Further, assume there are 3 states yet to complete in the current 21-state DIV instruction when INT0# requests service. Also assume INT0# has made the request one state prior to the sample state (as in Figure 6-20). Unlike Figure 6-20, the response time for this assumption is three state times as the current instruction completes in time for the branch to occur. Latency calculations begin with the minimum fixed latency of 16 states. From Table 6-7, one state is added for an INT0# request from external hardware; two states are added for external execution; and four states for an external stack in the current 64-Kbyte region. Finally, three states are added for the current instruction to complete. The actual latency is 26 states. Worst-case latency calculations predict 43 states for this example due to inclusion of total DIV instruction time (less one state).

Latency Factors	Actual	Predicted
Base Case Minimum Fixed Time	16	16
INT0# External Request	1	1
External Execution	2	2
<64K Byte Stack Location	4	4
Execution Time for Current DIV Instruction	3	20
TOTAL	26	43

6.8.2.4 Blocking Conditions

If all enable and priority requirements have been met, a single prioritized interrupt request at a time generates a vector cycle to an interrupt service routine (see CALL instructions in Appendix A, "Instruction Set Reference"). There are three causes of blocking conditions with hardware-generated vectors:

- 1. An interrupt of equal or higher priority level is already in progress (defined as any point after the flag has been set and the RETI of the ISR has not executed).
- 2. The current polling cycle is not the final cycle of the instruction in progress.
- 3. The instruction in progress is RETI or any write to the IEN0, IEN1, IPH0, IPH1, IPL0 or IPL1 registers.

Any of these conditions blocks calls to interrupt service routines. Condition two ensures the instruction in progress completes before the system vectors to the ISR. Condition three ensures at least one more instruction executes before the system vectors to additional interrupts if the instruction in progress is a RETI or any write to IEN0, IEN1, IPH0, IPH1, IPL0 or IPL1. The complete polling cycle is repeated every four state-times.

6.8.2.5 Interrupt Vector Cycle

When an interrupt vector cycle is initiated, the CPU breaks the instruction stream sequence, resolves all instruction pipeline decisions, and pushes multiple program counter (PC) bytes onto the stack. The CPU then reloads the PC with a start address for the appropriate ISR. The number of bytes pushed to the stack depends upon the INTR bit in the UCONFIG1 (Figure 4-4 on page 4-6) configuration byte. The complete sample, poll, request and context switch vector sequence is illustrated in the interrupt latency timing diagram (Figure 6-18).

NOTE

If the interrupt flag for a level-triggered external interrupt is set but denied for one of the above conditions and is clear when the blocking condition is removed, then the denied interrupt is ignored. In other words, blocked interrupt requests are not buffered for retention.

6.8.3 ISRs in Process

ISR execution proceeds until the RETI instruction is encountered. The RETI instruction informs the processor that the interrupt routine is completed. The RETI instruction in the ISR pops PC address bytes off the stack (as well as PSW1 for INTR = 1) and execution resumes at the suspended instruction stream.

NOTE

Some programs written for MCS 51 microcontrollers use RETI instead of RET to return from a subroutine that is called by ACALL or LCALL (i.e., not an interrupt service routine (ISR)). In the 8x930, this causes a compatibility problem if INTR = 1 in configuration byte CONFIG1. In this case, the CPU pushes four bytes (the three-byte PC and PSW1) onto the stack when the routine is called and pops the same four bytes when the RETI is executed. In contrast, RET pushes and pops only the lower two bytes of the PC. To maintain compatibility, configure the 8x930 with INTR = 0.

With the exception of TRAP, the start addresses of consecutive interrupt service routines are eight bytes apart. If consecutive interrupts are used (IE0 and TF0, for example, or TF0 and IE1), the first interrupt routine (if more than seven bytes long) must execute a jump to some other memory location. This prevents overlap of the start address of the following interrupt routine.

CAUTION

It is recommended that programmers set the contents of EPINDEX and/or HPINDEX once, at the start of each routine, instead of writing to the EPINDEX register prior to each access of an endpoint-indexed SFR and to HPINDEX prior to each access of a port-indexed SFR.

This means that interrupt service routines must save the contents of the EPINDEX and HPINDEX registers at the start of the routine and restore the contents at the end of the routine to prevent the EPINDEX and HPINDEX registers from being corrupted.



7

USB Function



CHAPTER 7 USB FUNCTION

This chapter describes the FIFOs and special function registers (SFRs) associated with the USB function interface. This chapter, along with Chapter 2, "Architectural Overview" and Chapter 9, "USB Programming Models," describes the operation of function interface on the 8x930Ax and 8x930Hx USB microcontrollers.

A data flow model for USB transactions, intended to bridge the hardware and firmware layers of the 8x930, is presented in truth table form in Appendix D, "Data Flow Model." The model describes 8x930 behavior in response to a particular USB event, given a known state/configuration.

The USB signals discussed in this chapter are described in Table 7-1. Pinout diagrams for the 8x930Ax and 8x930Hx appear in Appendix B, "Signal Descriptions."

The SFRs described in this chapter are listed in Table 7-2. The SFR definition tables that appear in this chapter also appear in alphabetical order in Appendix C, "Registers."

7.1 FUNCTION INTERFACE

The function interface provides a USB interface capability for one USB function. The main components of the function interface are the serial bus interface engine (SIE) and the function interface unit (FIU). Refer to the block diagrams in Figure 2-3 on page 2-6 (8x930Ax) and Figure 2-4 on page 2-7 (8x930Hx). The operation of the function interface is discussed in "Universal Serial Bus Module" on page 2-12. On the 8x930Hx, the hub accesses the function interface by means of the internal downstream port.

7.1.1 Function Endpoint Pairs

The endpoint pairs implemented on the 8x930Ax and 8x930Hx are listed in Tables 2-5. The EPINDEX register selects the endpoint pair for any given data transaction.

The 8x930Ax can be programmed to support either four function endpoint pairs (4EPP, 0-3) or six function endpoint pairs (6EPP, 0-5). See the EPCONFIG register (Figure 7-1 on page 7-5). The selection is made during initialization and should not be changed during program execution. Endpoint 0 handles only control data transfers. Endpoints 1 through 4 handle all four data transfer types: control, isochronous (ISO), interrupt, and bulk. Endpoint 5 handles three data transfer types: control, interrupt, and bulk.

The 8x930Hx supports four function endpoint pairs (identical to the four-endpoint pair option on the 8x930Ax) and two hub endpoint pairs. See "USB Hub Endpoints" on page 8-10.

7.1.2 Function FIFOs

The 8x930 provides a transmit/receive FIFO pair in support of each endpoint pair. Figure 7-1 on page 7-5 shows the byte capacities of the 8x930 FIFOs. For the 8x930Ax (with the four-endpoint pair option selected) and the 8x930Hx, the function endpoint 1 transmit/receive FIFO pair can be

programmed for capacities of 256/256, 512/512, 1024/0, or 0/1024 bytes respectively. This is done with the FFSZ1:0 bits in the TXCON register associated with function endpoint1.

For the 8x930Ax with the six-endpoint option selected, program the endpoint 1 transmit/receive FIFOs for 256/256 bytes (FFSZ1:0 = 00).

Transmit FIFOs are written by the CPU and then read by the FIU for transmission on the USB. Receive FIFOs are written by the FIU following reception from the host PC, then read by the CPU. All transmit FIFOs have the same architecture, and all receive FIFOs have the same architecture.

7.1.3 Special Function Registers (SFRs)

The FIU controls operations through the use of four sets of special functions registers (SFRs): the FIU SFRs, the transmit FIFO SFRs, the receive FIFO SFRs, and the USB interrupt SFRs. Table 7-2 lists the special function registers (SFRs) described in this chapter. USB interrupt SFRs are described in Chapter 6, "Interrupt System." Table 3-5 on page 3-16 and Table 3-6 on page 3-17 are SFR memory maps for the 8x930Ax and 8x930Hx.

The registers in the FIU SFR set are: EPINDEX, EPCON, TXSTAT, RXSTAT, SOFL, SOFH, and FADDR. The SOFH and SOFL SFRs are defined in Figure 6-7 on page 6-13 and Figure 6-8 on page 6-14. The remaining registers are defined in Figures 7-1 through 7-6.

Signal Name	Туре	Description	Alternate Function
PLLSEL2:0	I	Phase-locked Loop Select. Three-bit code selects the USB data rate (see Table 2-4 on page 2-10).	
SOF#	0	Start of Frame. The SOF# pin is asserted for eight states when an SOF token is received.	
D _{P0} , D _{M0}	Ι/Ο	USB Port 0. D _{P0} and D _{M0} are the data plus and data minus lines of differential USB upstream port 0. These lines do not have internal pullup resistors. For low-speed devices, provide an external 1.5 KΩ pullup resistor at D _{M0} . For full-speed devices, provide an external 1.5 KΩ pullup resistor at D _{P0} . NOTE: For the 8x930Ax, either D _{P0} or D _{M0} must be pulled high. Otherwise a continuous SE0 (USB reset) will be applied to these inputs causing the 8x930Ax to stay in reset. For the 8x930Hx, provide an external 1.5 KΩ pullup resistor at D _{P0} so the device indicates to the host that it is a full-speed device.	_
ECAP	I	External Capacitor . Must be connected to a 1 μ F capacitor (or larger) to ensure proper operation of the differential line driver. The other lead of the capacitor must be connected to V _{SS} .	—

Table 7-1. Non-hub USB Signal Descriptions

The registers in the transmit FIFO SFR set are TXDAT, TXCON, TXFLG, TXCNTL, and TXCNTH. These registers are defined in Figures 7-8 through 7-11 beginning on page 7-18.

The registers in the receive FIFO SFR set are RXDAT, RXCON, RXFLG, RXCNTL, and RXCNTH. These registers are defined in Figures 7-13 through 7-16 beginning on page 7-27.

The transmit SFR set, the receive SFR set, EPCON, TXSTAT, and RXSTAT are endpoint-in-dexed

CAUTION

Unless otherwise noted in the bit definition, SFRs can be read and written by firmware. All SFRs should be written using *read-modify-write instructions* only, due to the possibility of simultaneous writes by hardware and firmware. These instructions are listed in "Read-Modify-Write Instructions" on page 10-5.

7.1.3.1 Endpoint-indexed SFRs

As indicated in the SFR memory maps in Table 3-5 on page 3-16 (8x930Ax) and Table 3-6 on page 3-17 (8x930Hx), certain USB SFRs are endpoint-indexed. These SFRs are implemented as banks of registers similar to register file locations R0-R7 (Figure 3-7 on page 3-11). Endpoint-indexed SFRs are accessed by means of the SFR address and the current contents of the EPIN-DEX register (which selects the appropriate bank).

With the exception of hub endpoint 1, there is a bank of SFRs (TXDAT, TXCON, TXFLG, etc.) for each hub and function endpoint pair. Thus the 8x930Ax, with four-endpoint pair option selected, has four TXCON registers. When EPINDEX = 0000 0001, the function endpoint 1 TX-CON is accessed. When EPINDEX = 0000 0010, the function endpoint 2 TXCON is accessed. The contents of a given SFR are retained when other endpoints are selected.

Only SFRs necessary for device operation are implemented. For example, since hub endpoint 1 is transmit only, RXDAT for that endpoint is not implemented. The high-order byte count registers (TXCNTH and RXCNTH) are implemented only for function endpoint 1, since only that endpoint pair has FIFOs larger than 32 bytes.

7.1.3.2 Endpoint Selection

The most significant bit of the endpoint index register (EPINDEX) selects hub or function. The low-order bits (EPINX2:0 for the six-endpoint pair option and EPINX1:0 for the four-endpoint pair option) indicate the endpoint and serve as an index value for selecting the SFR bank. To specify the endpoint pair, write a value of the form Zxxx xYYYB or Zxxx xXYYB to EPINDEX, where Z specifies hub or function and YYY and YY specify the endpoint number. See Figure 7-2.

It is recommended that programmers set the contents of EPINDEX once, at the start of each routine, instead of writing the EPINDEX register prior to each access of an endpoint-indexed SFR. This means that interrupt service routines must save the contents of the EPINDEX register at the start of the routine and restore the contents at the end of the routine to prevent the EPINDEX register from being corrupted.



Mnemonic	Description	Address		
EPCON	Endpoint Control Register. Configures the operation of the endpoint specified by EPINDEX.	S:E1H		
EPCONFIG	Endpoint Configuration Register. Selects the four-endpoint pair or six- endpoint pair configuration for function endpoint 1 (8X930Ax only).			
EPINDEX	Endpoint Index Register. Selects the appropriate endpoint pair.	S:F1H		
FADDR	Function Address Register. Stores the USB function address for the device. The host PC assigns the address and informs the device via endpoint 0.	S:8FH		
RXCNTH	Receive FIFO Byte-Count High Register. High register in a two-register ring buffer used to store the byte count for the data packets received in the receive FIFO specified by EPINDEX.	S:E7H		
RXCNTL	Receive FIFO Byte-Count Low Register. Low register in a two-register ring buffer used to store the byte count for the data packets received in the receive FIFO specified by EPINDEX.	S:E6H		
RXCON	Receive FIFO Control Register. Controls the receive FIFO specified by EPINDEX.	S:E4H		
RXDAT	Receive FIFO Data Register. Receive FIFO data is read from this register (specified by EPINDEX).	S:E3H		
RXFLG	Receive FIFO Flag Register. These flags indicate the status of data packets in the receive FIFO specified by EPINDEX.	S:E5H		
RXSTAT	Endpoint Receive Status Register. Contains the endpoint status of the receive FIFO specified by EPINDEX.	S:E2H		
TXCNTH	Transmit Count High Register. High register in a two-register ring buffer used to store the byte count for the data packets in the transmit FIFO specified by EPINDEX.	S:F7H		
TXCNTL	Transmit Count Low Register. Low register in a two-register ring buffer used to store the byte count for the data packets in the transmit FIFO specified by EPINDEX.	S:F6H		
TXCON	Transmit FIFO Control Register. Controls the transmit FIFO specified by EPINDEX.	S:F4H		
TXDAT	Transmit FIFO Data Register. Transmit FIFO data is written to this register (specified by EPINDEX).	S:F3H		
TXFLG	Transmit Flag Register. These flags indicate the status of data packets in the transmit FIFO specified by EPINDEX.	S:F5H		
TXSTAT	Endpoint Transmit Status Register. Contains the endpoint status of the transmit FIFO specified by EPINDEX.	S:FAH		

Table 7-2. USB Function SFRs



t

he 8 <i>x</i> 930A ,	x function endpo	oint pair conf	iguration.		nawa wana wa wa na mana ka ma nga ka mana ka ma		
						SIXEPPEI	
Bit Number	Bit Mnemonic			Fun	ction		
7:1		Reserved:					
		Write zeroe	es to these I	oits.			
0	SIXEPPEN	Six-endpoi	Six-endpoint pair enable:				
		Set this bit to select the six-endpoint pair (6EPP) configuration, whic provides the following FIFO sizes (bytes).					
		EPINDEX	FFSZ1:0	Transmit FIFO	Receive FIFO		
		0xxx x000	xx	16	16		
		0xxx x001	00†††	256	256		
		0xxx x010	XX	32	32		
		0xxx x011 0xxx x100	XX XX	32 32	32 32		
		0xxx x100	XX XX	16	16		
				the four-endp FIFO sizes (b	oint pair (4EPP) config lytes).	guration, which	
		EPINDEX	FFSZ1:0	Transmit FIFO	Receive FIFO		
		0xxx xx00	XX	16	16		
		0xxx xx01	00	256	256		
			01	512	512		
			10	1024	0		
			11	0	1024		
	1	0xxx xx10	XX	16	16		

8x930Ax only. Early sample devices did not have this SFR.

0xxx xx11

^{††} Select the endpoint configuration during initialization and do not change during program execution.

16

16

^{†††} When using function endpoint 1 in the six-endpoint pair configuration, clear the FFSZ1:0 bits in TXCON to select the 256-byte size for the transmit and receive FIFOs.

хх

Figure 7-1. EPCONFIG: Endpoint Configuration Register



EPINDEX		Address: S:F1H Reset State: 1xxx x000B
		Reset State: 1xxx x000B This register identifies the endpoint pair. Its contents select the transmit and ve as an index to endpoint-specific SFRs.
8X930H <i>x</i>	7 HORF 7	0
8X930A <i>x</i> 4 EPP	7 7	
8X930A <i>x</i> 6 EPP		EPINX2 EPINX1 EPINX0
Bit Number	Bit Mnemonic	Function
7	HORF (8X930H <i>x</i>)	Hub/function Bit: 1 = Hub. Selects USB hub FIFOs and SFRs. 0 = Function. Selects USB function FIFOs and SFRs.
	 (8X930Ax)	Reserved: Although the reset state for this bit is "1", always write a zero to this bit for 8X930Ax applications.
6:3		Reserved: Write zeros to these bits.
2	— 8X930H <i>x</i> or 8X930A <i>x</i> (4 EPP)	Reserved: Write a zero to this bit. 8 <i>x</i> 930H <i>x</i>
1:0	EPINX1:0 8X930H <i>x</i> or 8X930A <i>x</i> (4 EPP)	Endpoint Index: EPINDEX [†] 0xxx xx00 Function Endpoint 0 0xxx xx01 Function Endpoint 1 0xxx xx10 Function Endpoint 2 0xxx xx11 Function Endpoint 3
2:0	EPINX2:0 8X930Ax (6 EPP)	Endpoint Index: EPINDEX [†] 0xxx x000 Function Endpoint 0 0xxx x001 Function Endpoint 1 0xxx x010 Function Endpoint 2 0xxx x011 Function Endpoint 3 0xxx x100 Function Endpoint 4 0xxx x101 Function Endpoint 5
FIFO pail	r. The value in	dentifies the endpoint pair and selects the associated transmit and receive this register plus SFR addresses select the associated bank of endpoint- TXCON, TXFLG, TXCNTH/L, RXDAT, RXCON, RXFLG, RXCNTH/L, RXSTAT).

Figure 7-2. EPINDEX: Endpoint Index Register

USB FUNCTION

EPCON (Endpoint-	indexed)	Address: S:E1H Reset State: Endpoint 0 0011 0101B Function Endpoints 1, 2, 3 0001 0000B						
Endpoint C	Endpoint Control Register. This SFR configures the operation of the endpoint specified by EPINDEX.							
7	7 0							
RXSTL								
Bit Number	Bit Mnemonic	Function						
7	RXSTL	Stall Receive Endpoint:						
		Stall Receive Endpoint. Set this bit to stall the receive endpoint. Clear this bit only when the host has intervened through commands sent down endpoint 0. When this bit is set and RXSETUP is clear, the receive endpoint will respond with a STALL handshake to a valid OUT token. When this bit is set and RXSETUP is set, the receive endpoint will NAK. This bit does not affect the reception of SETUP tokens by a control endpoint.						
6	TXSTL	Stall Transmit Endpoint:						
		Set this bit to stall the transmit endpoint. This bit should be cleared only when the host has intervened through commands sent down endpoint 0. When this bit is set and RXSETUP is clear, the receive endpoint will respond with a STALL handshake to a valid IN token. When this bit is set and RXSETUP is set, the receive endpoint will NAK						
5	CTLEP	Control Endpoint: [†] Set this bit to configure the endpoint as a control endpoint. Only control endpoints are capable of receiving SETUP tokens.						
4	RXSPM	Receive Single Packet Mode: [†]						
		Set this bit to configure the receive endpoint for single data packet operation. When enabled, only a single data packet is allowed to reside in the receive FIFO. NOTE: For control endpoints (CTLEP=1), this bit should be set for single packet mode operation as the recommended firmware model. However, it is possible to have a control endpoint configured in dual packet mode as long as the firmware handles the endpoint correctly.						
3	RXIE	Receive Input Enable:						
		Set this bit to enable data from the USB to be written into the receive FIFO. If cleared, the endpoint will not write the received data into the receive FIFO and at the end of reception, but will return a NAK handshake on a valid OUT token if the RXSTL bit is not set. This bit does not affect a valid SETUP token. A valid SETUP token and packet overrides this bit if it is cleared, and place the receive data in the FIFO.						
	•	NDEX = 1000 0000, $8x930Hx$ only), bits 5 and 4 are hard-wired to '1' since hub ontrol endpoint.						

Figure 7-3. EPCON: Endpoint Control Register



EPCON (Continued) (Endpoint-indexed)		Address: Reset State:	Endpoint 0 Function Endpoints 1, 2, 3	S:E1H 0011 0101B 0001 0000B			
•	Control Registe	r. This SFR configures the op	eration of the endpoint specified	· · ·			
7 RXSTL	TXSTL	CTLEP RXSPM	RXIE RXEPEN TXOE	0 TXEPEN			
Bit Number	Bit Mnemonic	Function					
2	RXEPEN	Receive Endpoint Enable: Set this bit to enable the receive endpoint. When disabled, the endpoint does not respond to a valid OUT or SETUP token. This bit is hardware read- only and has the highest priority among RXIE and RXSTL. Note that endpoint 0 is enabled for reception upon reset.					
1	TXOE	Transmit Output Enable: This bit is used to enable the data in TXDAT to be transmitted. If cleared, the endpoint returns a NAK handshake to a valid IN token if the TXSTL bit is not set.					
0	TXEPEN	Transmit Endpoint Enable: This bit is used to enable the transmit endpoint. When disabled, the endpoint does not respond to a valid IN token. This bit is hardware read only. Note that endpoint 0 is enabled for transmission upon reset.					
		NDEX = $1000\ 0000,\ 8x930Hx$ ontrol endpoint.	only), bits 5 and 4 are hard-wire	ed to '1' since hu			

Figure 7-3. EPCON: Endpoint Control Register (Continued)

TXSTAT (Endpoint-i	indexed)	Address: S:F2H Reset State: 0000 0000B							
Endpoint Transmit Status Register. Contains the current endpoint status of the transmit FIFO specific by EPINDEX.									
7		0							
TXSEQ — TXFLUSH TXSOVW TXVOID TXERR									
Bit Number	Bit Mnemonic	Function							
7	TXSEQ	Transmitter's Current Sequence Bit (read, conditional write): †							
		This bit will be transmitted in the next PID and toggled on a valid ACK handshake. This bit is toggled by hardware on a valid SETUP token. This bit can be written by firmware if the TXSOVW bit is set when written together with the new TXSEQ value.							
6:5		Reserved:							
		Write zeros to these bits.							
4	TXFLUSH	Transmit FIFO Packet Flushed (read-only):							
		When set, this bit indicates that hardware flushed a stale ISO data packet from the transmit FIFO due to a TXFIF1:0 = 11 at SOF. To guard against a missed IN token in ISO mode, if, with TXFIF1:0 = 11, no IN token is received for the current endpoint, hardware automatically flushes the oldest packet and decrements the TXFIF1:0 value.							
3	TXSOVW	Transmit Data Sequence Overwrite Bit: †							
		Write a '1' to this bit to allow the value of the TXSEQ bit to be overwritten. Writing a '0' to this bit has no effect on TXSEQ. This bit always returns '0' when read. ††							
2	TXVOID	Transmit Void (read-only): ***							
		A void condition has occurred in response to a valid IN token. Transmit void is closely associated with the NAK/STALL handshake returned by the function after a valid IN token, due to the conditions that cause the transmit FIFO to be unenabled or not ready to transmit.							
		Use this bit to check any NAK/STALL handshake returned by the function.							
		This bit does not affect the FTXD <i>x</i> , TXERR or TXACK bits. This bit is updated by hardware at the end of a non-isochronous transaction in response to a valid IN token. For isochronous transactions, this bit is not							

[†] Under normal operation, this bit should not be modified by the user.

updated until the next SOF.

^{††} The SIE will handle all sequence bit tracking. This bit should only be used when initializing a new configuration or interface.

ttt For additional information on the operation of these bits see Appendix D, "Data Flow Model."

Figure 7-4. TXSTAT: Transmit FIFO Status Register



	(Continued) nt-indexed)		Address: S:F2F Reset State: 0000 0000E	-		
Endpoin by EPIN		Register. Contains the current endpoin	t status of the transmit FIFO specifie	d		
7				0		
TXSE)	- TXFLUSH TXSOVW	TXVOID TXERR TXACH	<		
Bit Numbe	Bit Mnemonic	Function				
1	TXERR	Transmit Error (read-only):**				
		An error condition has occurred with the transmission. Complete or partial data has been transmitted. The error can be one of the following:				
		1. Data transmitted successfully but no handshake received 2. Transmit FIFO goes into underrun condition while transmitting				
		The corresponding transmit done bit, with 6EPP), is set when active. For no updated by hardware along with the T transmission (this bit is mutually exclu transactions, this bit is not updated un	n-isochronous transactions, this bit XACK bit at the end of the data sive with TXACK). For isochronous			
0	TXACK	Transmit Acknowledge (read-only):**				
		Data transmission completed and acknowledged successfully. The corresponding transmit done bit, FTXD <i>x</i> in FIFLG or FIFLG1 (8 <i>x</i> 930A <i>x</i> with 6EPP), is set when active. For non-isochronous transactions, this bit is updated by hardware along with the TXERR bit at the end of data transmission (this bit is mutually exclusive with TXERR). For isochronous transactions, this bit is not updated until the next SOF.				
† Under i	normal operation	, this bit should not be modified by the u	iser.			
†† The SII	E will handle all s	equence bit tracking. This bit should on	ly be used when initializing a new			

^{††} The SIE will handle all sequence bit tracking. This bit should only be used when initializing a new configuration or interface.

^{†††} For additional information on the operation of these bits see Appendix D, "Data Flow Model."

Figure 7-4. TXSTAT: Transmit FIFO Status Register (Continued)

USB FUNCTION

RXST (Endp	AT point-in	dexed)	Address: S:E2H Reset State: 0000 0000B				
			Register. Contains the current endpoint status of the receive FIFO specified ndexed SFR)				
7			0				
RXS	EQ	RXSETUP	STOVW EDOVW RXSOVW RXVOID RXERR RXACK]			
till melade Sector		and the second second second second		1			
Bi Num		Bit Mnemonic	Function				
7		RXSEQ	Receiver Endpoint Sequence Bit (read, conditional write): †				
			This bit will be toggled on completion of an ACK handshake in response to an OUT token. This bit will be set (or cleared) by hardware after reception of a SETUP token.				
			 This bit can be written by firmware if the RXSOVW bit is set when written along with the new RXSEQ value. NOTE: Always verify this bit after writing to ensure that there is no conflict with hardware, which could occur if a new SETUP token is received. 				
6	6 RXSETUP Received Setup Token:						
			This bit is set by hardware when a valid SETUP token has been received. When set, this bit causes received IN or OUT tokens to be NAKed until the bit is cleared to allow proper data management for the transmit and receive FIFOs from the previous transaction.				
			IN or OUT tokens are NAKed even if the endpoint is stalled (RXSTL or TXSTL) to allow a control transaction to clear a stalled endpoint.				
	Clear this bit upon detection of a SETUP token after the firmwa complete the status stage of a control transaction.						
5		STOVW	Start Overwrite Flag (read-only):				
			Set by hardware upon receipt of a SETUP token for any control endpoint to indicate that the receive FIFO is being overwritten with new SETUP data. When set, the FIFO state (FIF and read pointer) resets and is locked for this endpoint until EDOVW is set. This prevents a prior, ongoing firmware read from corrupting the read pointer as the receive FIFO is being cleared and new data is being written into it. This bit is cleared by hardware at the end of handshake phase transmission of the setup stage.				
			This bit is used only for control endpoints.				
† Unde	er norm	al operation,	this bit should not be modified by the user.	-			
†† Fora	additior	al informatio	n on the operation of these bits see Appendix D, "Data Flow Model."				
		l handle all se n or interface	equence bit tracking. This bit should be used only when initializing a new e.				

Figure 7-5. RXSTAT: Receive FIFO Status Register



(Endpoint-i	ndexed)	Reset State: 0000 0000B
	eceive Status X. (Endpoint-i	Register. Contains the current endpoint status of the receive FIFO specified ndexed SFR)
7		0
RXSEQ	RXSETUP	STOVW EDOVW RXSOVW RXVOID RXERR RXACK
Bit Number	Bit Mnemonic	Function
4	EDOVW	End Overwrite Flag: [†] This flag is set by hardware during the handshake phase of a SETUP stage. It is set after every SETUP packet is received and must be cleared prior to reading the contents of the FIFO. When set, the FIFO state (FIF and read pointer) remains locked for this endpoint until this bit is cleared. This prevents a prior, ongoing firmware read from corrupting the read pointer after the new data has been written into the receive FIFO. This bit is only used for control endpoints. NOTE: Make sure the EDOVW bit is cleared prior to reading the contents of the FIFO.
3	RXSOVW	Receive Data Sequence Overwrite Bit: †
		Write a '1' to this bit to allow the value of the RXSEQ bit to be overwritten. Writing a '0' to this bit has no effect on RXSEQ. This bit always returns '0' when read. ^{†††}
2	RXVOID	Receive Void Condition (read-only): ^{††}
		This bit is set when no valid data is received in response to a SETUP or OUT token due to one of the following conditions:
		1. The receive FIFO is still locked
		2. The EPCON register's RXSTL bit is set
		This bit is set and cleared by hardware. For non-isochronous transactions, this bit is updated by hardware at the end of the transaction in response to a valid OUT token. For isochronous transactions, it is not updated until the next SOF.

^{†††} The SIE will handle all sequence bit tracking. This bit should be used only when initializing a new configuration or interface.

Figure 7-5. RXSTAT: Receive FIFO Status Register (Continued)



(Endpoint-ii	,	Reset State: 0000 0000B					
	eceive Status X. (Endpoint-i	Register. Contains the current endpoint status of the receive FIFO specified ndexed SFR)					
7		0					
RXSEQ	RXSETUP	STOVW EDOVW RXSOVW RXVOID RXERR RXACK					
Bit Number	Bit Mnemonic	Function					
1	RXERR	Receive Error (read-only): ^{††}					
		Set when an error condition has occurred with the reception. Complete or partial data has been written into the receive FIFO. No handshake is returned. The error can be one of the following conditions:					
1. Data failed CRC check.							
		2. Bit stuffing error.					
		3. A receive FIFO goes into overrun or underrun condition while receiv					
		This bit is updated by hardware at the end of a valid SETUP or OUT token transaction (non-isochronous) or at the next SOF on each valid OUT token transaction (isochronous).					
		The corresponding FRXD <i>x</i> bit of FIFLG or FIFLG1 (8 <i>x</i> 930A <i>x</i> with 6EPP) is set when active. This bit is updated with the RXACK bit at the end of data reception and is mutually exclusive with RXACK.					
0	RXACK	Receive Acknowledged (read-only):**					
		This bit is set when data is received completely into a receive FIFO and an ACK handshake is sent. This read-only bit is updated by hardware at the end of a valid SETUP or OUT token transaction (non-isochronous) or at the next SOF on each valid OUT token transaction (isochronous).					
		The corresponding FRXD <i>x</i> bit of FIFLG or FIFLG1 (8 <i>x</i> 930A <i>x</i> with 6EPP) is set when active. This bit is updated with the RXERR bit at the end of data reception and is mutually exclusive with RXERR.					
Under nor	mal operation,	this bit should not be modified by the user.					
Eor additio	nal informatio	n on the operation of these bits see Appendix D, "Data Flow Model."					

configuration or interface.

Figure 7-5. RXSTAT: Receive FIFO Status Register (Continued)



0

FADDR

Address: S:8FH Reset State: 0000 0000B

Function Address Register. This SFR holds the address for the USB function. During bus enumeration it is written with a unique value assigned by the host.

7

A6:0

Bit Number	Bit Mnemonic	Function
7		Reserved:
		Write a zero to this bit.
6:0	A6:0	7-bit Programmable Function Address:
		This register is programmed through the commands received via endpoint 0 on configuration, which should be the only time the firmware should change the value of this register. This register is hardware read-only.

Figure 7-6. FADDR: Function Address Register

7.2 TRANSMIT FIFOS

The 8x930 has a transmit FIFO for each function endpoint pair. In this manual, the term "transmit FIFO" refers to the transmit FIFO associated with the current endpoint pair specified by the EPINDEX register. 8x930 FIFOs are listed in Table 2-5 and Table 2-6 on page 2-13.

7.2.1 Transmit FIFO Overview

The transmit FIFOs are circulating data buffers with the following features:

- support for up to two separate data sets of variable sizes[†]
- a byte count register to store the number of bytes in the data sets
- protection against overwriting data in a full FIFO
- capability to retransmit the current data set

All transmit FIFOs have the same architecture (Figure 7-7). The transmit FIFO and its associated logic can manage up to two data sets, data set 0 (ds0) and data set 1 (ds1). The ability to have two data sets in the FIFO supports back-to-back transmissions.




Figure 7-7. Transmit FIFO Outline

The CPU writes to the FIFO location specified by the *write pointer*, which automatically increments by one after a write. The *read marker* points to the first byte of data written to a data set, and the *read pointer* points to the next FIFO location to be read by the function interface. The read pointer automatically increments by one after a read.

[†] When operating in dual packet mode, the maximum packet size should be at most half the FIFO size to ensure that both packets will simultaneously fit in the FIFO (see the Endpoint description in the *Universal Serial Bus Specification*).

When a good transmission is completed, the read marker can be advanced to the position of the read pointer to set up for reading the next data set. When a bad transmission is completed, the read pointer can be reversed to the position of the read marker to enable the function interface to re-read the last data set for retransmission. The read marker advance and read pointer reversal can be accomplished two ways: explicitly by firmware or automatically by hardware, as specified by bits in the transmit FIFO control register (TXCON).

7.2.2 Transmit FIFO Registers

There are five registers directly involved in the operation of the transmit FIFOs:

- TXDAT, the transmit FIFO data register
- TXCNTH and TXCNTL, the transmit FIFO byte count registers referred to jointly as TXCNT
- TXCON, the transmit FIFO control register
- TXFLG, the transmit FIFO flag register

These registers are endpoint indexed, i.e., they are used as a set to control the operation of the transmit FIFO associated with the current endpoint specified by the EPINDEX register. Figures 7-8 through 7-11 beginning on page 7-18 describe the transmit FIFO registers and provide bit definitions.

7.2.3 Transmit Data Register (TXDAT)

Bytes are written to the transmit FIFO via TXDAT, the transmit FIFO data register (Figure 7-8 on page 7-18).

7.2.4 Transmit Byte Count Registers (TXCNTL/TXCNTH)

The format of the transmit byte count register depends on the endpoint. For endpoint 1, registers TXCNTH and TXCNTL form a two-register, ten-bit ring buffer. For endpoints 0, 2, and 3 (and for the 8x930Ax, endpoints 4 and 5), TXCNTL is used alone as a five-bit ring buffer. These formats are shown in Figure 7-9 on page 7-19. The term TXCNT refers to either of these arrangements.

The transmit FIFO byte count register (TXCNT) stores the number of bytes in either of the two data sets, data set 0 (ds0) and data set 1 (ds1). The FIFO logic for maintaining the data sets assumes that data is written to the FIFO in the following sequence:

- 1. The CPU first writes data bytes to TXDAT.
- 2. The CPU writes the number of bytes that were written to TXDAT to the byte count register TXCNT. TXCNT must be written after the write to TXDAT to guarantee data integrity. For function endpoint 1, TXCNTL should be written after TXCNTH. Writing to TXCNTH does not affect the TXFIF bits, however writing to TXCNTHL does set the associated TXFIF bits.



NOTE

TXCNTH does not need to be written if it is always 00H, as the reset value is 00H. However, if TXCNTH is not 00H, it should always be written even though the value does not change from the previous cycle; this is because the byte count registers are 2-byte circular buffers and not "static" registers.

For all endpoints except function endpoint 1, TXCNTH is not available and TXCNTL only contains BC4:0. Bits 7:5 are reserved in this case and should always be written with '0'.

The function interface reads the byte count register to determine the number of bytes in the set.

7.2.5 Transmit Data Set Management

Two read-only data set index bits, FIF1:0 in the TXFLG register, indicate which data sets (ds0 and/or ds1) have been written into the FIFO and are armed (ready for transmission). See the left side of Table 7-3. FIFx = 1 indicates that data set x has been written and is armed. Following reset, FIF1:0 = 00, signifying an empty FIFO. FIF1:0 also determine which data set is written next. Note that FIFO specifies the next data set to be written, except for the case of FIF1:0 = 11. In this case further writes to TXDAT or TXCNT are ignored.

NOTE

To simplify firmware development, it is recommended that you utilize control endpoints in single-packet mode only.

Two events cause the data set index bits to be updated:

- A new data set is written to the FIFO: the 8x930 writes bytes to the FIFO via TXDAT and writes the number of bytes to TXCNT. The data set index bits are updated after the write to TXCNT. This process is illustrated in Table 7-3.
- A data set in the FIFO is successfully transmitted: the function interface reads a data set from the FIFO, and when a good transmission is acknowledged, the read marker is advanced to the read pointer. The data set index bits are updated after the read marker is advanced. Note that in ISO mode, this happens at the next SOF.

FIF	1.0	Data S	Sets Wri	tten	Set for Next Write		Write bytes		FIF	
T IT	1.0	ds1	ds0		to TXCNT		to TXDAT.			
0	0	No	No	(Empty)	ds0]>	Write byte	>	0	1
0	1	No	Yes	(1 set)	ds1	1	count to TXCNT		1	1
1	0	Yes	No	(1 set)	ds0	1			1	1
1	1	Yes	Yes	(2 sets)	Write ignored	1			1	1

Table 7-3. Writing to the Byte Count Register

Table 7-4 summarizes how the actions following a transmission depend on the TXISO bit, the ATM bit, the TXACK bit, and the TXERR bit.

TXISO (TXCON.3)	ATM (TXCON.2)	TXERR (TXSTAT.1)	TXACK (TXSTAT.0)	Action at End of Transfer Cycle	
Х	Х	0	0	No operation.	
Х	0	0	1	Read marker, read pointer, and TXFIF bits remain unchanged. Managed by firmware.	
x	0	1	0	Read marker, read pointer, and TXFIF bits remain unchanged. Managed by firmware.	
0	1	0	1	Read marker advanced automatically. The TXFIF bit for the corresponding data set is cleared.	
0	1	1	0	Read pointer reversed automatically. The TXFIF bit for the corresponding data set remains unchanged.	
1	1	х	x	Read marker advanced automatically. The TXFIF bit for the corresponding data set is cleared at the SOF.	

Table 7-4. Truth Table for Transmit FIFO Manager
--

NOTE

For normal operation, set the ATM bit in TXCON. Hardware will automatically control the read pointer and read marker, and track the TXFIF bits.

TXDAT

(Endpoint-indexed)†

Address: S:F3H Reset State: xxxx xxxB

0

USB Transmit FIFO Data Register. Data to be transmitted by the FIFO specified by EPINDEX is first written to this register.

7

Transmit Data Byte

	Bit Number	Bit Mnemonic	Function			
	7:0	TXDAT.7:0	Transmit Data Byte (write-only):			
			To write data to the transmit FIFO, write to this register. The write pointer is incremented automatically after a write.			
†	For hub endpoint 1, TXDAT is used in a different manner. See Figure 8-6 on page 8-12.					

Figure 7-8. TXDAT: Transmit FIFO Data Register

USB FUNCTION



TXCNTH, TXCNTL		Address:			S:F7H S:F6H
(Endpoint-i	ndexed)	Reset States:	Endpoint 1	TXCNTH TXCNTL	xxxx xx00B 0000 0000B
			Other Endpoints [†]	TXCNTL	xxx0 0000B
used to sto	re the byte cou	High and Low Registers. High nt for the data packets in the tra nction endpoint 1 and is unava	ansmit FIFŎ specif	ied by EPIND	
15 (TXCNT	'Н)	Endpoint	1	·	8
	en na zakana zakana Rana data y ak an yengen			BC9	BC8
7 (TXCNTL	.) .)	<u>A CANALAN TALU DE TANA A SARU SARUKUT</u> MAKAR	in the second states of the second		0
BC7	BC6	BC5 BC4	BC3 BC2	BC1	BCO
213000000000000000000000000000000000000		All and a second s			
7 (TXCNTL	-)	Other Endpo	ints		0
	-		BC3 BC2	BC1	BC0
		r			······
Bit Number	Bit Mnemonic		Function		
Function E	ndpoint 1	· · · · · · · · · · · · · · · · · · ·			
15:10	_	Reserved.			
		Write zeros to these bits.			
9:0	BC9:0	Transmit Byte Count. (write, o Ten-bit, ring buffer. Stores tra function endpoint 1 only.			lemented for
Other Endp	ooints [†]				
7:0		Reserved.		· · · · · · · · · · · · · · · · · · ·	
		Write zeros to these bits.			
4:0	BC4:0	Transmit Byte Count. (write, or Five-bit, ring buffer. Stores tra and 3.			endpoints 0, 2,
Other end	points = Hub en	adpoint 0; function endpoints 0, plemented for hub endpoint 1.	3:2 or 0, 5:2 (6EP	P option, 8 <i>x</i> 9	30A <i>x</i> only). By
count regis	sters are not im	plemented for hub endpoint 1.			

Figure 7-9. TXCNTH/TXCNTL Transmit FIFO Byte Count Registers

NOTE

To send a status stage after a control write or no data control command or a null packet, write 0 to TXCNT.

TXCON (Endpoint-indexed)		Address: Reset State:	Function Endpoint 1 Other Endpoints [†]	S:F4H 000x 0100B 0xxx 0100B		
USB Trans		rol Register. Controls the t	ransmit FIFO specified by EPI	NDEX.		
Function Endpoint	7 TXCLR 1 7	FFSZ1 FFSZ0	- TXISO ATM			
Other Endpoints	TXCLR	-	- TXISO ATM	ADVRM REVRP		
Bit Number	Bit Mnemonic		Function			
7	TXCLR	Transmit Clear: Setting this bit flushes the transmit FIFO, resets all the read/write pointers and markers, sets the EMPTY bit in TXFLG, and clears all other bits in TXFLG. After the flush, hardware clears this bit. Setting this bit does not affect the ATM, TXISO, and FFSZ bits, or the TXSEQ bit in the TXSTAT register.				
6:5	FFSZ1:0 Function Endpoint 1 only	FIFO Size: For function endpoint 1 only (EPINDEX = 0000 0001B), these bits select the sizes of both the transmit and receive FIFOs. (There are no FFSZ bits in the corresponding RXCON.) These bits are not reset when the TXCLR bit is set in the TXCON register.				
			Size Receive Size			
		00 256 01 512 10 1024 11 0	256 512 0 1024			
	 Other End- points †	Reserved: Values read from this bit are indeterminate. Write zero to this bit.				
4	_	Reserved: Values read from this bit are indeterminate. Write zero to this bit.				
3	TXISO	Transmit Isochronous Data: Firmware sets this bit to indicate that the transmit FIFO contains isochronous data. The FIU uses this bit to set up the handshake protocol at the end of a transmission. This bit is not reset when TXCLR is set and must be cleared by firmware.				
only).		b endpoint 0; function end	points 0, 3:2 or 0, 5:2 (for 6EP	·		

intel

^{††} ATM mode is recommended. ADVRM and REVRP, which control the read marker and read pointer when ATM = 0, are used for test purposes,

Figure 7-10. TXCON: Transmit FIFO Control Register



TXCON (C (Endpoint-i		Address: S:F4H Reset State: Function Endpoint 1 000x 0100B Other Endpoints [†] 0xxx 0100B
USB Trans		rol Register. Controls the transmit FIFO specified by EPINDEX.
Function	7 TXCLR	0 FFSZ1 FFSZ0 — TXISO ATM ADVRM REVRP
Endpoint 1 Other	7 TXCLR	0 TXISO ATM ADVRM REVRP
Endpoints		
Bit Number	Bit Mnemonic	Function
2	АТМ	Automatic Transmit Management: Setting this bit (the default value) causes the read pointer and read marker to be adjusted automatically as indicated:
		TXISOTX Status Read Pointer Read Marker
		XACKUnchangedAdvanced (1)0NAKReversed (2)Unchanged1NAKUnchangedAdvanced (1)
		1. to origin of next data set 2. to origin of the data set last read
		This bit should always be set, except for test purposes. Setting this bit disables ADVRM and REVRP. This is a sticky bit that is not reset when TXCLR is set, but can be set and cleared by firmware. Hardware neither clears nor sets this bit.
1	ADVRM	Advance Read Marker Control (non-ATM mode only) ^{††} :
		Setting this bit prepares for the next packet transmission by advancing the read marker to the origin of the next data packet (the position of the read pointer). Hardware clears this bit after the read marker is advanced. This bit is effective only when the REVRP, ATM, and TXCLR bits are all clear.
0	REVRP	Reverse Read Pointer Control (non-ATM mode only) ^{††} :
		In the case of a bad transmission, the same data stack may need to be available for retransmit. Setting this bit reverses the read pointer to point to the origin of the last data set (the position of the read marker) so that the FIU can reread the last set for retransmission. Hardware clears this bit after the read pointer is reversed. This bit is effective only when the ADVRM, ATM, and TXCLR bits are all clear.
only). †† ATM mo	de is recomm	o endpoint 0; function endpoints 0, 3:2 or 0, 5:2 (for 6EPP option, 8x930Ax ended. ADVRM and REVRP, which control the read marker and read pointer ed for test purposes,

Figure 7-10. TXCON: Transmit FIFO Control Register (Continued)



0

TXFLG (Endpoint-indexed) Address: S:F5H Transmit FIFO Flag Register. These flags indicate the status of data packets in the transmit FIFO specified by EPINDEX. S:F5H

7

TXFIF1 TXFIF0 - TXEMP TXFULL TXURF	F TXOVF
------------------------------------	---------

	Bit Number	Bit Mnemonic	Function				
Γ	7:6	TXFIF1:0	FIFO Index Flags (read-only):				
			These flags indicate which data sets are present in the transmit FIFO. The FIF bits are set in sequence after each write to TXCNT to reflect the addition of a data set. Likewise, TXFIF1 and TXFIF0 are cleared in sequence after each advance of the read marker to indicate that the set is effectively discarded. The bit is cleared whether the read marker is advanced by firmware (setting ADVRM) or automatically by hardware (ATM = 1). The next-state table for the TXFIF bits is shown below:				
			TXFIF1:0	Operation	Flag	Next TXFIF1:0	Next Flag
			00 01 10 11	Wr TXCNT Wr TXCNT Wr TXCNT Wr TXCNT	X X X X	01 11 11 11	Unchanged Unchanged Unchanged TXOVF = 1
	· .		00 01 11 10	Adv RM Adv RM Adv RM Adv RM	X X X X	00 00 10/01 00	Unchanged Unchanged Unchanged Unchanged
			ХХ	Rev RP	х	Unchanged	Unchanged
		9	rule: Firmw. cause statu "decrement immediately frame "decr before and the TXFLU NOTE: To	are events caus s change only a ed" by the USB y. However, a su rements" TXFIF after writes to the SH bit in TXSTS	e status It SOF. T Therefo Iccessful only at S ne transm ST. Ire devel	XFIF is "incremente re, writes to TXCNT USB transaction ar SOF. You must chec	y, while USB events ed" by firmware and "increment" TXFIF ny time within a k the TXFIF flags F for traceability. See
	5:4		Reserved:				
			Values read	d from these bits	are ind	eterminate. Write ze	eros to these bits.
ſ	3	TXEMP	Transmit Fl	FO Empty Flag	(read-or	ıly):	
			same locat		pointer. I	e pointer has not rol Hardware clears this	led over and is at the bit when the
			Regardless transmit FI		SO mod	e, this bit always tra	acks the current
†Ī	When set, a	II transmissior	ns are NAKe	d.			

Figure 7-11. TXFLG: Transmit FIFO Flag Register



TXFLG (Co (Endpoint-i	•		Address: S:F5F Reset State: 00xx 1000E
specified b	IFO Flag Regis y EPINDEX.	ster. These flags indicate th	e status of data packets in the transmit FIFO
7 TXFIF1	TXFIFO		
Bit Number	Bit Mnemonic		Function
2	TXFULL	Transmit FIFO Full Flag (I	read-only):
			en the write pointer has rolled over and equals th ears this bit when the full condition no longer
			-ISO mode, this bit always tracks the current eck this bit to avoid causing a TXOVF condition.
1	TXURF	Transmit FIFO Underrun I	Flag (read, clear only) [†] :
		transmit FIFO or TXCNT [greater than the number of must be cleared through f unknown state, thus it is re	nen an additional byte is read from an empty This is caused when the value written to TXCNT of bytes written to TXDAT.]. This is a sticky bit that irmware. When this flag is set, the FIFO is in an ecommended that you reset the FIFO in your error g the TXCLR bit in TXCON.
		When the transmit FIFO u remains locked in the emp	inderruns, the read pointer will not advance — it oty position.
			ee with the data, hardware sets TXURF. This ted data was corrupted by a bit-stuffing or CRC
		rule: Firmware events cau cause status change only	URF, and TXFIF are handled using the following use status change immediately, while USB event at SOF. Since underrun can only be caused by at the next SOF regardless of where the underru
C	TXOVF	Transmit FIFO Overrun F	lag†:
		with TXFIF1:0 = 11. This i firmware. When this bit is	ditional byte is written to a full FIFO or full TXCN s a sticky bit that must be cleared through set, the FIFO is in an unknown state, thus it is set the FIFO in your error management routine (CON.
			verruns, the write pointer will not advance — it position. Check this bit after loading the FIFO pride agister.
		rule: Firmware events cau cause status change only firmware, TXOVF is upda	URF, and TXFIF are handled using the following use status change immediately, while USB event at SOF. Since overrun can only be caused by ted immediately. Check the TXOVF flag after O before writing to TXCNT.

Figure 7-11. TXFLG: Transmit FIFO Flag Register (Continued)

7.3 RECEIVE FIFOs

The 8x930 has a receive FIFO for each function endpoint pair. In this manual, the term "receive FIFO" refers to the receive FIFO associated with the current endpoint pair specified by the EPIN-DEX register. 8x930 FIFOs are listed in Table 2-5 and Table 2-6 on page 2-13.

7.3.1 Receive FIFO Overview

The receive FIFOs are circulating data buffers with the following features:

- support for up to two separate data sets of variable sizes[†]
- a byte count register that accesses the number of bytes in the data sets
- flags to signal a full FIFO and an empty FIFO
- capability to re-receive the last data set

Figure 7-12 illustrates a receive FIFO. A receive FIFO and its associated logic can manage up to two data sets, data set 0 (ds0) and data set 1 (ds1). The ability to have two data sets in the FIFO supports back-to-back receptions.

In many ways the receive FIFO is symmetrical to the transmit FIFO. The FIU writes to the FIFO location specified by the *write pointer*, which increments by one automatically following a write. The *write marker* points to the first byte of data written to a data set, and the *read pointer* points to the next FIFO location to be read by the 8x930. The read pointer increments by one automatically following a read.




Figure 7-12. Receive FIFO

[†] When operating in dual packet mode, the maximum packet size should not exceed one half the FIFO size to ensure that both packets will simultaneously fit in the FIFO (see the endpoint descriptor in the *Universal Serial Bus Specification*).

When a good reception is completed, the write marker can be advanced to the position of the write pointer to set up for writing the next data set. When a bad reception is completed, the write pointer can be reversed to the position of the write marker to enable the FIU to rewrite the last data set after receiving the data again. The write marker advance and write pointer reversal can be accomplished two ways: explicitly by firmware or automatically by hardware, as specified by bits in the receive FIFO control register.

The 8x930 should not read data from the receive FIFO before all bytes are received and successfully acknowledged because the reception may be bad.

The FIU can monitor the FIFO full flag (RXFULL bit in RXFLG) to avoid overwriting data in the receive FIFO. In the single packet mode, 8x930 can monitor the FIFO empty flag (RXEMP bit in RXFLG) to avoid reading a byte when the FIFO is empty.

7.3.2 Receive FIFO Registers

There are five registers directly involved in the operation of the receive FIFOs:

- RXDAT, the receive FIFO data register
- RXCNTH and RXCNTL, the receive FIFO byte count registers referred to jointly as RXCNT
- RXCON, the receive FIFO control register
- RXFLG, the receive FIFO flag register

These registers are endpoint indexed, i.e., they are used as set to control the operation of the receive FIFO associated with the current endpoint specified by the EPINDEX register. Figures 7-13 through 7-11 beginning on page 7-27 describe the receive FIFO registers and provide bit definitions.

7.3.2.1 Receive Data Register (RXDAT)

Received data bytes are written to the receive FIFO via the receive FIFO data register (RXDAT).

7.3.2.2 Receive Byte Count Registers (RXCNTL/RXCNTH)

The format of the receive byte count register depends on the endpoint. For endpoint 1, registers RXCNTH and RXCNTL form a ten-bit ring buffer which accommodates packet sizes of 0 to 1023 bytes. For endpoints 0, 2, and 3, RXCNTL is used alone as five-bit ring buffer to accommodate packet sizes of 0 to 16 bytes. These formats are shown in Table 7-14 on page 7-28. The term RXCNT refers to either of these arrangements.

The receive FIFO byte count register (RXCNT) stores the number of bytes in either of the two data sets, data set 0 (ds0) and data set 1 (ds1). The FIFO logic for maintaining the data sets assumes that data is written to the FIFO in the following sequence:

- 1. The USB interface first writes the received data packet into the receive FIFO.
- 2. The USB interface then writes the number of bytes that were written into the receive FIFO to the byte count register RXCNT.

NOTE

For all endpoints except function endpoint 1, RXCNTH is not available and RXCNTL only contains BC4:0. Bits 7:5 are reserved in this case and will always be read as '0'.

The CPU reads the byte count register to determine the number of bytes in the set.

The receive byte count register has a *read/write index* to allow it to access the byte count for either of the two data sets. This is similar to the methodology used for the transmit byte count register. After reset, the read/write index points to data set 0. Thereafter, the following logic determines the position of the read/write index:

- After a read of RXCNT, the read/write index (RXFIF) is unchanged
- After a write of RXCNT, the read/write index (RXFIF) is toggled

The position of the read/write index can also be determined from the data set index bits, FIF1:0 (see "Receive FIFO Data Set Management" on page 7-26).

CAUTION

Do not read RXCNT to determine if data is present in the receive FIFO. A read attempt to RXCNT during the time the receive FIFO is empty causes the RXURF flag in RXFLG to be set. Always read the RXFIF bits in RXFLG to determine if data is present in the receive FIFO. The RXFIF bits are updated after RXCNT is written (at the end of the receive operation, and at the SOF for ISO data).

7.3.3 Receive FIFO Data Set Management

As in the transmit FIFO, the receive FIFO uses a pair of bits (FIF1:0 in the RXFLG register) to indicate which data sets are present in the receive FIFO (see Table 7-5).

cu	=1:0	Da	ita Sets	Written
- ru	-1.0	ds1	ds0	
0	0	No	No	(Empty)
0	1	No	Yes	(1 set)
1	0	Yes	No	(1 set)
1	1	Yes	Yes	(2 sets)

Table 7-5. Status of the Receive FIFO Data Sets

Table 7-6 summarizes how the actions following a reception depend on the RXISO bit, the ARM bit, and the handshake issued by the 8x930.

USB FUNCTION

intel

RXISO (RXCON.3)	ARM (RXCON.2)	RXERR (RXSTAT.1)	RXACK (RXSTAT.0)	Action at End of Transfer Cycle
Х	Х	0	0	No operation.
X	0	0	1	Write marker, write pointer, and RXFIF bits remain unchanged. Managed by firmware.
x	0	1	0	Write marker, write pointer, and RXFIF bits remain unchanged. Managed by firmware.
0	1	0	1	Write marker advanced automatically. The RXFIF bit for the corresponding data set is set.
0	1	1	0	Write pointer reversed automatically.The RXFIF bit for the corresponding data set is cleared.
1	1	x	x	Write marker advanced automatically. If data was written to the receive FIFO, the RXFIF bit for the corresponding data set is set.

Table 7-6. Truth Table for Receive FIFO Management

NOTE

For normal operation, set the ARM bit in RXCON: hardware will automatically control the write pointer and write marker and track the RXFIF bits.

RXDAT (Endpoint-i	ndexed)		Address: Reset:	S:E3H xxxx xxxxB
Receive FI register.	FO Data Regist	er. Receive FIFO data specified by EPINDEX is st	ored and rea	d from this
7				0
		RXDAT.7:0		
Bit Number	Bit Mnemonic	Function		
7:0	RXDAT.7:0	To write data to the receive FIFO, the FIU writes data from the receive FIFO, the 8x930 reads from pointer and read pointer are incremented automatic read, respectively.	m this registe	r. The write

Figure 7-13. RXDAT: Receive FIFO Data Register

RXCNTH, RXCNTL			Address:			S:E7I S:E6I	-
(Endpoint-i	ndexed)		Reset States:				
				Endpoint 1	RXCNTH RXCNTL	xxxx xx000 0000 0000	_
				Other Endpoints [†]	RXCNTL	xxx0 0000	3
				h and low register in ved in the receive FIF			
15 (RXCN1	Г)		Endpoi	nt 1			8
		<u> </u>	_		BC9	BC8	
7 (RXCNTL	_)					I	0
BC7	BC6	BC5	BC4	BC3 BC2	BC1	BC0	
7 (RXCNTI	L)		Other End	points [†]			0
			BC4	BC3 BC2	BC1	BC0	
Bit	Bit						
Number	Mnemonic			Function			•
Endpoint 1	ndpoint 1						
15:10		Reserved. V	Vrite zeros to t	hese bits.			
9:0	BC9:0			ores receive byte co y.	unt (RXCNT).	Implemente	t
Other Endp	points [†]						
7:0		Reserved. V	Vrite zeros to t	hese bits.			
4.0	BC4·0	Receive Byt	e Count				

intہا®

Five-bit, ring buffer. Stores receive byte count (RXCNT). 3.

Other endpoints = Hub endpoint 0; function endpoints 0, 3:2 or 0, 5:2 (6EPP option, 8x930Ax only). Byte count registers are not implemented for hub endpoint 1.

Figure 7-14. RXCNTH/RXCNTL: Receive FIFO Byte Count Registers

CAUTION

Do not read RXCNT to determine if data is present in the receive FIFO. Always read the FIF bits in the RXFLG register. RXCNT contains random data during a receive operation. A read attempt to RXCNT during the time the receive FIFO is empty causes the RXURF flag in RXFLG to be set. Always read the FIF bits to determine if data is present in the receive FIFO. The RXFLG FIF bits are updated after RXCNT is written (at the end of the receive operation).

USB FUNCTION



RXCON Endpoint-i	ndexed)	Address: S:E4H Reset State: 0x00 0100B
Receive FII	FO Control Re	gister. Controls the receive FIFO specified by EPINDEX.
7		0
RXCLR	a da anti-arra da Santa Marina da Angela da A Marina da Angela da Ang	RXWS RXFFRC RXISO ARM ADVWM REVWP
Bit Number	Bit Mnemonic	Function
7	RXCLR	Clear the Receive FIFO:
		Set this bit to flush the entire receive FIFO. All flags in RXFLG revert to their reset states (RXEMP is set; all other flags clear). The ARM, RXISO and RXWS bits in this register and the RXSEQ bit in the RXSTAT register are not affected by this operation. Hardware clears this bit when the flush operation is completed.
6		Reserved:
		Values read from this bit are indeterminate. Write zero to this bit.
5	RXWS	Receive FIFO Wait-state Read:
		At the 8x930 core frequency of 12 MHz, not all instructions that access the receive FIFO are guaranteed to work due to critical paths inherent in the 8x930 architecture. While all MOV instructions from the receive FIFO are guaranteed to work at 12 MHz, arithmetic instructions (e.g., ADD, SUB, etc.) where the receive FIFO is the source and the register file the destination may not work at this speed. For applications using arithmetic instructions, set the RXWS bit to read the receive FIFO with one wait state — this will eliminate the critical path. This bit is not reset when the RXCLR bit is set.
4	RXFFRC	FIFO Read Complete: [†]
	•	Set this bit to release the receive FIFO when a data set read is complete. Setting this bit "clears" the RXFIF "bit" (in the RXFLG register) corresponding to the data set that was just read. Hardware clears this bit after the RXFIF bit is cleared. All data from this data set must have been read. Note that FIFO Read Complete only works if STOVW and EDOVW are cleared.
3	RXISO	Isochronous Data Type:†
		Set this bit to indicate that the receive FIFO is programmed to receive isochronous data and to set up the USB Interface to handle an isochronous data transfer. This bit is not reset when the RXCLR bit is set; it must be cleared by firmware.
		ed. ADVWM and REVWP, which control the write marker and write pointer for test purposes,

Figure 7-15. RXCON: Receive FIFO Control Register



7 RXCLR		RXWS	RXWS RXFFRC RXISO ARM ADVWM REVWP					
Bit Number	Bit Mnemonic			Function				
2	ARM	Auto Rece	ive Management	:				
			the write pointer he following cond	and write marker ar ditions:	e adjusted au	tomatically		
		RXISO	RXISO RX Status Write Pointer Write Marker					
		x	ACK	Unchanged	Advanced	I		
		0	NAK	Reversed	Unchange	ed		
		1	NAK	Unchanged	Advanced	ł		
		neither clea	When this bit is set, setting REVWP or ADVWM has no effect. Hardware neither clears nor sets this bit. This is a sticky bit that is not reset when RXCLR is set. NOTE: This bit should always be set, except for testing.					
1	ADVWM	Advance Write Marker: †						
		(For non-ARM mode only) Set this bit to advance the write marker to the origin of the next data set. Advancing the write marker is used for back-to- back receptions. Hardware clears this bit after the write marker is advanced. Setting this bit is effective only when the REVWP, ARM and RXCLR bits are clear.						
0	REVWP	Reverse W	/rite Pointer: †					
		of the last then re-rec from the sa Hardware	Reverse Write Pointer: [†] (For non-ARM mode only) Set this bit to return the write pointer to the origin of the last data set received, as identified by the write marker. The FIU can then re-receive the last data packet and write to the receive FIFO starting from the same origin when the host re-sends the same data packet. Hardware clears this bit after the write pointer is reversed. Setting this bit is effective only when the ADVWM, ARM, and RXCLR bits are all clear.					
			ne data packet ag	ta packet is bad. Wi gain, the write starts				

when ARM = 0, are used for test purposes,

Figure 7-15. RXCON: Receive FIFO Control Register (Continued)

intel

RXFLG (Endpoint-i	ndexed)					ldress: State:	S:E5H 00xx 1000B
	FO Flag Regis y EPINDEX.	ster. These fl	ags indicate the	status of	f data packets in	the recei	ve FIFO
7 BXFIF1	RXFIF0			RXEM	P RXFULL	RXURI	= RXOVF
Bit	Bit		U. and a manufacture of the second				sini Locoldeisiddaidd
Number	Mnemonic			Fu	Inction		
7:6	RXFIF1:0	Receive FI	FO Index Flags:	(read-or	nly)		
		FIFO (see write to RX bits are clear state table	Table 7-5 on pag CNT to reflect the ared in sequence	e 7-26). e additio e after ea shown b	n data packets and The RXFIF bits a on of a data packet ach setting of the pelow for operation	are upda et. Likew RXFFR	ted after each ise, the RXFIF C bit. The next
		RXFIF1:0	Operation	-	Next RXFIF1:0	Next	•
		00 01 10	Adv WM Adv WM Adv WM	X X X	01 01 11	Uncha Uncha Uncha	nged
		00 01 11 10	Set RXFFRC Set RXFFRC Set RXFFRC Set RXFFRC	X X X X	00 00 10/01 00	Uncha Uncha Uncha Uncha	nged nged
		XX	Rev WP	Х	Unchanged	Uncha	nged
					ned to operate in F states are 00 a		
		rule: Firmw cause statu "decrement immediatel "increments flags before RXFFRC ir NOTE: To	are events cause is change only a ed" by firmware. y. However, a su s" RXFIF only at e and after reads n RXCON. o simplify firmwar	e status t SOF. R Therefor ccessful SOF. Fo from the	RXFIF are handle change immedial XFIF is "increme re, setting RXFFR USB transaction r traceability, you e receive FIFO are opment, it is recor- single-packet mod	tely, whil nted" by C "decre within a must ch nd the se mmende	e USB events the USB and ements" RXFIF frame eck the RXFIF etting of
5:4	-	Reserved: Values read	d from these bits	are inde	eterminate. Write	zeros to	these bits.
3 .	RXEMP	Receive FI	O Empty Flag (read-onl	y):		
		read pointe pointer has longer exis	r and the write p rolled over. Harc ts. This is not a s	ointer eo Iware cle ticky bit	ite pointer is at th quals the write m ears the bit when and always track or non-ISO mode	arker and the emp is the cu	d neither ty condition no

Figure 7-16. RXFLG: Receive FIFO Flag Register



egister. These flags indicate the status of data packets in the receive FIFO (C) (C)<
Image: Description of the state of the
Function Receive FIFO Full Flag (read-only): Hardware sets this flag when the write pointer has rolled over and equals the read pointer. Hardware clears the bit when the full condition no longer exists. This is not a sticky bit and always tracks the current status of the receive FIFO, regardless of ISO or non-ISO mode. Receive FIFO Underrun Flag†: Hardware sets this bit when an additional byte is read from an empty receive FIFO or RXCNT. Hardware does not clear this bit, so you must clear it in firmware. When the receive FIFO underruns, the read pointer will not advance — it remains locked in the empty position. In ISO mode, RXOVF, RXURF, and RXFIF are handled using the following rule: Firmware events cause status change immediately, while USB events cause status change only at SOF. Since underrun can only be caused by firmware, RXURF is updated immediately. You must check the RXURF flag
Inc Receive FIFO Full Flag (read-only): Hardware sets this flag when the write pointer has rolled over and equals the read pointer. Hardware clears the bit when the full condition no longer exists. This is not a sticky bit and always tracks the current status of the receive FIFO, regardless of ISO or non-ISO mode. Receive FIFO Underrun Flag†: Hardware sets this bit when an additional byte is read from an empty receive FIFO or RXCNT. Hardware does not clear this bit, so you must clear it in firmware. When the receive FIFO underruns, the read pointer will not advance — it remains locked in the empty position. In ISO mode, RXOVF, RXURF, and RXFIF are handled using the following rule: Firmware events cause status change immediately, while USB events cause status change only at SOF. Since underrun can only be caused by firmware, RXURF is updated immediately. You must check the RXURF flag
 Hardware sets this flag when the write pointer has rolled over and equals the read pointer. Hardware clears the bit when the full condition no longer exists. This is not a sticky bit and always tracks the current status of the receive FIFO, regardless of ISO or non-ISO mode. Receive FIFO Underrun Flag†: Hardware sets this bit when an additional byte is read from an empty receive FIFO or RXCNT. Hardware does not clear this bit, so you must clear it in firmware. When the receive FIFO underruns, the read pointer will not advance — it remains locked in the empty position. In ISO mode, RXOVF, RXURF, and RXFIF are handled using the following rule: Firmware events cause status change only at SOF. Since underrun can only be caused by firmware, RXURF is updated immediately. You must check the RXURF flag
 read pointer. Hardware clears the bit when the full condition no longer exists. This is not a sticky bit and always tracks the current status of the receive FIFO, regardless of ISO or non-ISO mode. Receive FIFO Underrun Flag†: Hardware sets this bit when an additional byte is read from an empty receive FIFO or RXCNT. Hardware does not clear this bit, so you must clear it in firmware. When the receive FIFO underruns, the read pointer will not advance — it remains locked in the empty position. In ISO mode, RXOVF, RXURF, and RXFIF are handled using the following rule: Firmware events cause status change immediately, while USB events cause status change only at SOF. Since underrun can only be caused by firmware, RXURF is updated immediately. You must check the RXURF flag
 Hardware sets this bit when an additional byte is read from an empty receive FIFO or RXCNT. Hardware does not clear this bit, so you must clear it in firmware. When the receive FIFO underruns, the read pointer will not advance — it remains locked in the empty position. In ISO mode, RXOVF, RXURF, and RXFIF are handled using the following rule: Firmware events cause status change immediately, while USB events cause status change only at SOF. Since underrun can only be caused by firmware, RXURF is updated immediately. You must check the RXURF flag
 FIFO or RXCNT. Hardware does not clear this bit, so you must clear it in firmware. When the receive FIFO underruns, the read pointer will not advance — it remains locked in the empty position. In ISO mode, RXOVF, RXURF, and RXFIF are handled using the following rule: Firmware events cause status change immediately, while USB events cause status change only at SOF. Since underrun can only be caused by firmware, RXURF is updated immediately. You must check the RXURF flag
rule: Firmware events cause status change immediately, while USB events cause status change only at SOF. Since underrun can only be caused by firmware, RXURF is updated immediately. You must check the RXURF flag
after reads from the receive FIFO before setting the RXFFRC bit in RXCON NOTE: When this bit is set, the FIFO is in an unknown state. It is recommended that you reset the FIFO in the error management routine using the RXCLR bit in the RXCON register.
Receive FIFO Overrun Flag†:
This bit is set when the FIU writes an additional byte to a full receive FIFO or writes a byte count to RXCNT with FIF1:0 = 11. This is a sticky bit that <i>must</i> be cleared through firmware, although it can be cleared by hardware if a SETUP packet is received after an RXOVF error had already occurred.†
When this bit is set, the FIFO is in an unknown state, thus it is recommended that you reset the FIFO in the error management routine using the RXCLR bit in the RXCON register. When the receive FIFO overruns, the write pointer will not advance — it remains locked in the full position.
In ISO mode, RXOVF, RXURF, and RXFIF are handled using the following rule: Firmware events cause status change immediately, while USB events cause status change only at SOF. Since overrun can only be caused by the USB, RXOVF is updated only at the next SOF regardless of where the overrun occurred during the current frame.†

Figure 7-16. RXFLG: Receive FIFO Flag Register (Continued)

intel®

7.4 SIE DETAILS

The USB employs differential data signaling; refer to the signaling levels table in the "Electrical" chapter of *Universal Serial Bus Specification*. The specification defines: differential'1', differential'0', idle ('J' state), non-idle ('K' state), start-of-packet, end-of-packet, disconnect, connect, reset, and resume. The USB employs NRZI data encoding when transmitting packets. Refer to "Data Encoding/Decoding" in the *Universal Serial Bus Specification* for a description of NRZI data encoding and decoding. To ensure adequate signal transitions, bit stuffing is employed by the SIE when transmitting data. The SIE also does bit unstuffing when receiving data. Consult the "Flow Diagram for Bit Stuffing" figure in the "Bit Stuffing" section of the "Electrical" chapter for more information on bit stuffing.

Bits are sent out onto the bus, least significant bit (LSb) first, followed by the next LSb, and so on. Bytes are sent out onto the bus least significant byte (LSB) first, followed by the next LSB and so on. The SIE ensures that the LSb is first, but the 8x930 programmer must ensure the order of the bytes.

The SIE decodes and takes care of all packet types and packet fields mentioned in "Protocol Layer" chapter of *Universal Serial Bus Specification*. The FIU communicates data information and handshaking instructions to the SIE. Programmers should consult the "Interconnect Description," "USB Devices," and "USB Host" chapters of *Universal Serial Bus Specification* for detailed information on how the host and function communicate.

7.5 SETUP TOKEN RECEIVE FIFO HANDLING

SETUP tokens received by a control endpoint must be ACKed even if the receive FIFO is not empty. When a SETUP token is detected by the FIU, the FIU sets the STOVW bit of RXSTAT and then flushes the receive FIFO by hardware, setting the RXCLR bit of RXCON. The STOVW indicates a SETUP-initiated over-write (flush) is in progress. After the SETUP transaction is completed (i.e., ACK handshake), the FIU clears STOVW and sets EDOVW, indicating the receive FIFO over-write is complete and FIFO contents are stable. Reception of any SETUP packet, regardless of whether the receive FIFO is full or empty always sequences through the STOVW, EDOVW sequence described above.

Note that if the receive FIFO flush occurs in the middle of an 8x930 CPU data read cycle (from a previous USB transaction), the receive FIFO could underrun, thus setting the RXURF bit of RXFLG and positioning the read pointer in an unknown state. To prevent this, STOVW resets and locks the read pointer. The read pointer will remain locked until both the STOVW and EDOVW bits are cleared.

CAUTION

For SETUP packets only, firmware must clear EDOVW prior to reading data from the FIFO. If this is not done, data read from the FIFO will be invalid.

After processing a SETUP packet, firmware should always check the STOVW and EDOVW flags before setting the RXFFRC bit. When a SETUP packet either has been or is being received, setting of RXFFRC has no effect if either STOVW or EDOVW is set. It is up to the user to clear EDOVW which disables the RXFFRC blocking mechanism. Also note that the RXSETUP = 1 condition causes IN and OUT tokens to be NAKed automatically until RXSETUP is cleared. This



is true even if the transmit and/or receive endpoint is stalled (TXSTL = 1, RXSTL = 1), and is done to allow the clearing of a stall condition on a control endpoint.

NOTE

To simplify firmware development, it is recommended that you utilize control endpoints in single-packet mode only.

7.6 ISO DATA MANAGEMENT

ISO data management must always be performed in dual-packet mode. Interrupts are not generated when an ISO transmit or receive cycle is completed; ISO protocols should always be synchronized to the SOF interrupt. When transmitting, data written into the transmit FIFO at frame n is pre-buffered to be transmitted in frame n+1. This guarantees that data is always available to the host when requested anytime in a frame. When receiving, data written into the receive FIFO at frame n is pre-buffered to be read-out in frame n+1. This guarantees that data from the host is always available to the function every frame.

Isochronous data transfer is always guaranteed if the OUT or IN tokens from the host are not corrupted. When IN or OUT tokens to a function are corrupted, the host does not re-send the token. Function firmware needs to recognize this error condition and reconfigure the endpoints accordingly.

7.6.1 Transmit FIFO ISO Data Management

When an IN token is corrupted, the data to be transmitted from the transmit FIFO for an isochronous endpoint in the current frame will be flushed. Due to latency concerns, this is handled by hardware. This error condition can be detected by checking TXFIF1:0 = 11 at SOF. When this occurs, the oldest data packet will be flushed and the transmit FIFO read-pointers and read-markers will be advanced to the start "address" of the second data packet. The TXFIF will also be updated. Therefore, the second packet will be ready to be transmitted for the next frame. The first data packet is lost. The transmit flush bit, TXFLUSH in TXSTAT, is also set when this occurs.

For firmware traceability of FIFO status flags, some flags are updated immediately while others are updated only at SOF. TXOVF, TXURF, and TXFIF are handled using the following rule: firmware events cause status change immediately while USB events only cause status change at SOF. For example:

- TXOVF: Since overrun can only be caused by firmware, TXOVF is updated immediately.
- TXURF: Since underrun can only be caused by SIE, TXURF is updated at SOF.
- TXFIF: TXFIF is "incremented" by firmware and "decremented" by hardware. Therefore, writes to TXCNT will "increment" TXFIF immediately. However, a successful USB transaction anytime in a frame will only "decrement" TXFIF at SOF.

The following bits do not follow the above rule:

- TXEMP/TXFULL: These always reflect the current status of the FIFO.
- TXFLUSH: Firmware can detect a flush by monitoring this bit.

7.6.2 Receive FIFO ISO Data Management

For firmware traceability of FIFO status flags, some flags are updated immediately while others are updated only at SOF. RXOVF, RXURF, and RXFIF are handled using the following rule: firmware events cause status change immediately while USB events only cause status change at SOF. For example:

- RXURF: Since underrun can only be caused by firmware, RXURF is updated immediately.
- RXOVF: Since overrun can only be caused by SIE, RXOVF is updated at SOF.
- RXFIF: RXFIF is "incremented" by hardware and "decremented" by firmware. Therefore, setting RXFFRC will "decrement" RXFIF immediately. However, a successful USB transaction anytime in a frame will only "increment" RXFIF at SOF.
- RXEMP/RXFULL: The rule does not apply to the RXEMP and RXFULL flags, which always reflect the current status of the FIFO.



intel®

8

USB Hub



CHAPTER 8 USB HUB

This chapter describes the operation of the Intel Universal Serial Bus (USB) on-chip hub, as implemented in the 8x930Hx. This chapter introduces on-chip hub operation and includes information on bus enumeration, hub endpoint status and configuration, hub port control, hub suspend and resume, and hub power control.

The 8x930Ax microcontroller does not include a hub feature. Hence, this chapter does not apply to the 8x930Ax. To see how the hub fits in the 8x930Hx architecture, see Chapter 2, "Architectural Overview."

8.1 HUB FUNCTIONAL OVERVIEW

The on-chip hub provides an electrical interface between the USB host and the downstream ports. In many cases, this relationship exists as an interface between a USB host and other discrete USB devices. Besides serving as a control interface between the host and the downstream ports, the hub is also a USB device and must respond to the standard USB requests (described in Chapter 9 of *Universal Serial Bus Specification*) as well as hub class-specific requests (defined in Chapter 11 of *Universal Serial Bus Specification*).

The functionality between the PC host and the downstream ports that is handled by the hub includes:

- Connectivity management
- Downstream device connect/disconnect detection
- Power management, including suspend and resume functions
- Bus fault detection and recovery
- Full and low-speed device support

The hub functionality can be divided into two sub-functions: the hub repeater and the hub controller. The hub architecture is described in "The 8x930Hx USB Module" on page 2-14. A diagram of the hub architecture is shown in Figure 2-4 on page 2-7.

The hub controller function is split between four modules:

- Hub interface unit (HIU)
- Serial bus interface engine (SIE)
- Transmit and receive FIFOs for hub endpoint 0 and endpoint 1
- 8*x*930H*x* CPU

A functional diagram of the hub is shown in Figure 8-1 on page 8-2. The diagram shows the root port, which is the upstream port (port 0); the repeater, which is responsible for managing connectivity on a per packet basis; the hub controller, which provides status and control and permits host access to the hub; three external downstream ports, which provide a means of expanding the USB by permitting the connection of additional PC peripherals; and the internal downstream port, which provides an interface to the embedded function.




Figure 8-1. 8X930Hx Hub Functional Diagram

Refer to chapter 11 of *Universal Serial Bus Specification* for a more detailed description of the hub and its functionality. For a description of the transceiver see the "Driver Characteristics" and "Receiver Characteristics" sections of the "Electrical" chapter of the *Universal Serial Bus Spec-ification*. For electrical characteristics and data signal timing, see the "Bus Timing/Electrical Characteristics" and "Timing Diagram" sections of the same chapter.

Mnemonic	Name	Address
HADDR	Hub Address Register. Used by the HIU to perform token address decoding.	S:97H
HIE	Hub Interrupt Enable Register. Contains the hub interrupt enable bits. See "USB Hub Interrupt" on page 6-15.	S:A1H
HIFLG	Hub Interrupt Flag Register. Contains the hub interrupt status flags. See "USB Hub Interrupt" on page 6-15.	S:E8H
HPCON	Hub Port Control. Enables, disables, resets, suspends, and resumes the four hub ports. USB port-indexed using HPINDEX.	S:CFH

Table 8-1. USB Hub SFR	Table	8-1.	USB	Hub	SFR
------------------------	-------	------	-----	-----	-----

Mnemonic	Name	Address
HPINDEX	Hub Port Index Register. Provides port indexing into the HPSC, HPSTAT, and HPCON registers. See "Hub Port Indexing Using HPINDEX" on page 8-23 for details.	S:D4H
HPPWR	Hub Port Power Control. Controls power to the three downstream ports.	S:9AH
HPSC	Hub Port Status Change. Indicates a change in reset, suspend, enable, disable, or connect status. USB port- indexed using HPINDEX.	S:D5H
HPSTAT	Hub Port Status. Provides D_P , D_M , low-speed device, power, reset, suspend, enable, and disable status for the four hub ports. USB port-indexed using HPINDEX.	S:D7H
HSTAT	Hub Status and Configuration. Used to examine or enable remote wake-up, stall feature, endpoint 1, over- current status, and local power status	S:AEH

Table 8-1. USB Hub SFRs (Continued)

8.1.1 Port Connectivity States

In addition to the root port (port 0) the hub contains three external downstream ports, ports 1 through 3 and one internal downstream port, port 4.

Hub downstream ports may be in one of five possible states:

- powered off Power-switched ports are a USB option supported by the 8x930Hx. A powered off port supplies no power downstream, ignores all upstream-directed bus activity on the port, and its signal output buffers are placed in the Hi-Z state.
- disconnected Initial state upon power-up or reset, the port cannot propagate any upstream or downstream signaling. The port can detect a connect event, which causes it to transition to the disabled state.
- disabled Port can only propagate downstream-directed signaling arising from a reset request. A disabled port does not propagate upstream signaling if the hub is awake, but will detect disconnects and initiate resume signaling to the root port if the hub is suspended.
- enabled Port propagates all downstream and upstream signaling.
- suspended When suspended, the port will not stop propagating in the middle of a transaction. If hub is awake, no upstream or downstream connectivity can propagate through the port, except for downstream-directed reset signaling. If hub is suspended, idle-to-resume is propagated.

The transitions between these states are shown in Figure 8-2.




Figure 8-2. Hub State Flow

These port states are tracked and managed in the hub repeater based on hardware events (e.g., physical connection/disconnection of a device on a port) and firmware execution of host commands. Normal packet traffic is allowed to propagate through ports that are in the "enabled" state only, as described in "Per-packet Signaling Connectivity" on page 8-5.

The root port is the only upstream port; it is permanently powered on and enabled. Ports 1 through 3 are external downstream ports. They are power-switched ports that must be powered-on by host command, detect a device connection and then become enabled via host command prior to propagating USB packet traffic. Port 4 is an internal downstream port that is always powered on and always physically connected. It functionally supports port enabling. That is, the downstream port connectivity will not be enabled unless a port enable has been received from the host.



8.1.2 Per-packet Signaling Connectivity

The hub repeater establishes connectivity between ports for upstream and downstream traffic on a per-packet basis. Packet signaling connectivity for downstream, upstream, and idle traffic is illustrated in Figure 8-3. While the host can communicate with all the downstream ports simultaneously, as shown in the "downstream connectivity" illustration in Figure 8-3, only one port can communicate with the host at one time, as shown in the "Upstream Connectivity" illustration of the same figure. The host selects one of the downstream ports for upstream communication.




Figure 8-3. Packet Signaling Connectivity

Connections made by the repeater also depend on whether the port is attached to a full-speed or low-speed device and whether the USB packet is a full-speed or low-speed packet (with low-speed packets being identified by a PREamble token). Connections are made by the repeater using asynchronous control logic in order to meet the USB signal propagation requirements.

8.1.2.1 Connectivity to Downstream Ports Attached With Full-speed Devices

Downstream connectivity is established upon detection of a start of packet (SOP) transmitted on the root or upstream port by the USB host. As shown in Figure 8-3, the connection is made from the root port (port 0) to all enabled downstream ports attached with full-speed devices (ports 1, 2, & 3 in this case). Connectivity is *not* established to any enabled ports attached with low-speed devices. Upon detection of the end-of-packet (EOP), the repeater terminates the connectivity, reverting to the idle state, as shown in Figure 8-3.

Upstream connectivity is established upon detection of a SOP transmitted on any enabled downstream port. The connection is only made between a single downstream port and the root port by the repeater, as shown in "upstream connectivity" in Figure 8-3. The USB protocol does not allow packets to be transmitted by more than one downstream port simultaneously, but in an error scenario where this happens, the repeater would choose only one downstream port to connect upstream. Once again, upon detection of an EOP, the connectivity is terminated.



8.1.2.2 Connectivity to Downstream Ports attached with Low-speed Devices

Downstream connectivity is established in the same fashion for low-speed packets as for fullspeed packets, with the following exceptions:

- 1. Downstream low-speed packets are routed to all enabled ports, including ports attached with low-speed and full-speed devices.
- 2. Downstream low-speed packets contain a low-speed PREamble field which is recognized by the SIE. Upon detection of the PREamble, the repeater establishes the connection to all enabled low-speed downstream ports.
- 3. Packet data is inverted at the ports attached to low-speed devices for both upstream and downstream traffic.

Upstream connectivity is established in the same fashion for low-speed packets as for full-speed packets, with the exception that no PREamble is propagated prior to low-speed packets. The root port propagates low-speed packets upstream using full-speed signaling (edge rates).

8.2 BUS ENUMERATION

The USB host manages bus enumeration at system start-up or whenever a new USB device is attached to the host or to a hub's downstream port. Initially, the USB hub is in the unenumerated state and the hub address register (HADDR) contains the default value 00H. The host PC performs bus enumeration in which it identifies and addresses devices attached to the bus. During enumeration, a unique address assigned by the host is written to the HADDR of every hub device. The steps of the bus enumeration process are given in "Bus Enumeration" on page 9-16.

Information on descriptors and the HADDR register, required for bus enumeration, is provided in the following subsections.

8.2.1 Hub Descriptors

The 8x930Hx has five descriptors, as shown in Table 8-2. All are standard USB descriptors except the hub descriptor, which is class-specific. There is no descriptor for endpoint 0. A hub has only one valid configuration and interface. The actual descriptor field values are given in the section of *Universal Serial Bus Specification* referenced in the table.

The host reads the hub descriptors during bus enumeration. The host uses the values within the descriptors to determine device configuration. The hub descriptor is divided into several parts, which are shown in Table 8-3.

Descriptor	Size	Universal Serial Bus Specification Reference
Device	18 bytes	Section 9.7.1
Configuration	9 bytes	Section 9.7.2
Interface	9 bytes	Section 9.7.3
Endpoint	7 bytes	Section 9.7.4
Hub	9 bytes	Section 11.11.2

Table 8-2. 8x930Hx Descriptors

Table 8-3. Hub Descriptors

Field	Size	Offset	Description
bDescLength	1 byte	0	Number of bytes in this descriptor, including this byte.
bDescriptorType	1 byte	1	Descriptor Type
bNbrPorts	1 byte	2	Number of downstream ports this hub supports.
wHubCharacteristics	2 bytes	3	Determines power switching mode, identifies device as a compound device, and describes the over-current protection mode used by the device.
bPwrOn2PwrGood	1 byte	5	Time elapsed from when the power on sequence begins on a port until power is good on that port.
bHubContrCurrent	1 byte	6	Maximum current requirements of the hub controller.
DeviceRemovable	1 byte	7	Indicates if a port has a removable device attached.
PortPwrCtrlMask	1 byte	Variable	Indicates if a port is affected by a gang-mode power control request.

8.2.2 The Hub Address Register (HADDR)

During bus enumeration, the host PC communicates a unique address for the hub through hub endpoint 0 using the set address command. Device firmware must interpret and write this hub address to the Hub Address register (HADDR, as shown in Figure 8-4). This procedure is outlined in "Bus Enumeration" on page 9-16.

		Reset State:	0000 0000B
	ess Register. This SFR holds the addres h a unique value assigned by the host.	ss for the hub device. Duri	ng bus enumeration it is
7			
		Hub Address	
Bit Number	· · · · · · · · · · · · · · · · · · ·	Function	
	Reserved.	Function	
Number	Reserved. Write a zero to this bit.	Function	
Number		Function	

Figure 8-4. HADDR: Hub Address Register

8.3 HUB STATUS

Status and configuration of the USB hub function is performed by both standard and hub classspecific USB requests. These requests, generated by the host PC, manage and configure the status of the hub and its downstream ports. These USB requests are listed and explained in "Hub Status and Configuration" on page 9-17.

The hub has an internal downstream port (port 4) which operates differently than the external downstream ports. Because port 4 is physically connected to the embedded function and is powered-on at all times, USB requests intended for internal downstream port 4 are handled differently than similar requests to the other downstream ports. The management of the individual hub ports is discussed in "USB Hub Ports" on page 8-14.

The host PC may request that firmware check and change bits of the HSTAT SFR (Figure 8-5). See Table 9-1 on page 9-17 for a list of USB requests and their associated firmware actions.

0

HSTAT	Address: Reset State:	S:AEH x000 0000B
Link Status and Configuration Degister. This CED as	toing hits for remote wake up rea	iant status

Hub Status and Configuration Register. This SFR contains bits for remote wake-up request, status and status change indicators for over-current and hub endpoint 1 stall and enable.

7

Bit Number	Bit Mnemonic	Function
7	_	Reserved:
		The value read from this bit is indeterminate. Write a zero to this bit.
6	HRWUPE	Hub Remote Wake-up Enable Bit:
		Set if the device is currently enabled to request remote wake-up. This bit is modified through the SetFeature and ClearFeature requests using the DEVICE_REMOTE_WAKEUP feature selector. When '0,' the hub blocks resume signaling for connect/disconnect and resume events detected on downstream ports. NOTE: Do not set this bit until after the hub is enumerated and the host issues a SET_FEATURE command with a DEVICE_ REMOTE_WAKEUP feature selector.
5	EP1STL	Hub Endpoint 1 Stall Field:
		Set to '1' via the USB SetFeature request with endpoint stall feature selector. When '1,' will force a stall response when endpoint 1 is addressed. Reset with USB ClearFeature request with endpoint stall feature selector.
4	EP1EN	Hub Endpoint 1 Enable:
		 Set to '1' upon receipt of a USB SetConfiguration request value of 0001H. Endpoint 1 cannot respond unless this bit is set. Bit is reset upon receipt of configuration value other than 0001H or a system or USB reset. NOTE: This bit must be set in order for the UPWEN# pin to enable power to the downstream ports. Downstream power cannot be applied until this is done.
3	OVISC	Hub Over-current Indicator Status Change (read/clear-only): †
		Set to '1' if change is detected in the over-current status, even if the condition goes away before it is detected by firmware. Cleared via a USB ClearFeature request with C_HUB_OVER_CURRENT feature selector. Cleared to '0' if no change.
2		Reserved:
		The value read from this bit is indeterminate. Write a zero to this bit.
		n response to a Get Hub Status request from the USB host. This response i adding (MSB at left): 0000 0000 0000 00[3] 0 0000 0000 0000 0

Figure 8-5. HSTAT: Hub Status and Configuration Register



	HSTAT (Co	ntinued)	Address: Reset State:	S:AEH x000 0000B			
	Hub Status and Configuration Register. This SFR contains bits for remote wake-up request, status and status change indicators for over-current and hub endpoint 1 stall and enable.						
	7				0		
	-	HRWUPE E	PISTL EPIEN OVISC	- OVI	a lilling program and an and a start of the second se		
	Bit Number	Bit Mnemonic	Function	I			
	1	OVI	Latest Over-current Indicator (read-only): †				
		Hardware sets and clears this bit via the OVRI# input pin.'1' indicates an over-current condition. '0' indicates normal power operation.					
	0		Reserved:				
	The value read from this bit is indeterminate. Write a zero to this bit.						
†	Bits 1 and 3 are returned in response to a Get Hub Status request from the USB host. This response is a four-byte field with zero padding (MSB at left): 0000 0000 0000 00[3] 0 0000 0000 0000 0						

Figure 8-5. HSTAT: Hub Status and Configuration Register (Continued)

8.4 USB HUB ENDPOINTS

Table 8-4 gives the packet size, transfer type and implementation of the 8x930Hx hub endpoints. Bulk and isochronous transfers are not supported by the hub endpoints. The hub handles control transfers using endpoint 0 with a maximum packet size of eight bytes.

Hub endpoint 1 supports interrupt transfers only and has no endpoint receive buffer. Endpoint 1 is used to inform the host of a hub or port status change. Figure 8-7 on page 8-13 illustrates the format used to transmit status change information to the host. Since endpoint 1 transmits a single byte of information, TXDAT (Figure 8-6 on page 8-12) serves as the data buffer. Endpoint 1 operations are primarily controlled by hardware and do not involve firmware, except for the EP1STL and EP1EN bits in HSTAT (Figure 8-5).

Hub Endpoint	Max Packet Size	Transfer Type	Implementation
0	8 bytes	Control	Firmware- controlled
1	1 byte	Status Change Interrupt	Hardware- controlled

 Table 8-4. Hub Endpoint Configuration

intel

8.4.1 Hub Endpoint Indexing Using EPINDEX

The 8x930Hx hub endpoint 0 uses the same communication registers (TXCNTL, RXCNTL, TX-DAT, RXDAT, TXFLG, RXFLG, TXSTAT, RXSTAT, TXCON, and RXCON) as the embedded USB function endpoints. The EPINDEX register (Figure 7-2 on page 7-6), used to access the registers of the USB function endpoints, is also used to access the registers for hub endpoints.

To access the communication SFRs for the hub endpoints, first write a '1' to bit 7 of EPINDEX. To access the internal USB function's registers, write '0' to EPINDEX' bit 7. Regardless of whether you are accessing the hub or function endpoints, the LSbs of EPINDEX are used to control which endpoint's registers are accessed.

For additional information on how to use EPINDEX, see "Endpoint Selection" on page 7-3.

8.4.2 Hub Endpoint Control

Hub endpoint 1 of the 8x930Hx is controlled primarily by hardware, with these exceptions:

- Firmware can read endpoint 1's TXDAT SFR
- Firmware can stall hub endpoint 1 in response to a Set_Feature (ENDPOINT_STALL) request from the host by setting the EP1STL bit in HSTAT (Figure 8-5). Firmware can also clear this bit in response to a Clear_Feature request.
- Firmware can enable hub endpoint 1 in response to a Set_Configuration request from the host by setting the EP1EN bit in HSTAT (Figure 8-5 on page 8-9)

Firmware can control hub endpoint 0 through its EPCON register (Figure 7-3 on page 7-7) when EPINDEX has previously been set to 80H. Hub endpoint control for endpoint 0 behaves identically to function endpoint control, except that hub endpoint 0 is always a single-packet, control endpoint. Therefore, the corresponding bits (CTLEP and RXSPM) of its EPCON SFR are hardwired to '1'.

8.4.3 Hub Endpoint Transmit and Receive Operations

The 8x930Hx hardware uses hub endpoint 1's TXDAT register (Figure 8-6) to transmit a port status change interrupt to the host. Figure 8-7 shows how a hub or port status change is reflected in TXDAT.

TXDAT is cleared by firmware upon a ClearPortFeature request from the host. See "Monitoring Port Status Change Using HPSC" on page 8-20 for a description of how firmware interacts with the host to communicate a change in port status.

NOTE

Although the bits of hub endpoint 1's TXDAT SFR are firmware read-only, bits 4:0 of TXDAT can be cleared indirectly by writing to a port's HPSC SFR. Clearing all bits in a port's HPSC causes hardware to clear the bit associated with that port in hub endpoint 1's TXDAT.



				······································	and a second	
	TXDAT (Fo	or hub endpoi	nt 1 only)	EPINDEX=81H [†]	Address: Reset State:	S:F3H 0000 0000B
	7					0
				TXDAT.4 TXDAT.3	TXDAT.2 TXDAT	1 TXDAT.0
	Bit Number	Bit Mnemonic		Functio	on	
	7:5		Reserved:			
			Values read	from these bits are indeterm	inate.	
Ī	4:0	TXDAT.4:0	Hub Endpoir	nt 1 Status Change (read-onl	y ^{††}):	
			Hardware co appropriate I	ommunicates status changes pit:	to the host by settir	ng the
			TXDAT.0			
			TXDAT.1 TXDAT.2			
			TXDAT.3	port 3 status change		
			TXDAT.4	port 4 status change		
			endpoint 1 is	es a status change and '0' inc addressed via an IN token, t all bits are zero, a NAK hanc	he entire byte is sen	
†				n (and hub endpoint 0) data differently as shown in Figu		
††				are by writing to port x's HPS bit x in TXDAT. Bits can be c		

clearing the condition that caused the status change.

Figure 8-6. TXDAT: Hub Transmit Data Buffer (Endpoint 1)

intel

USB HUB




Figure 8-7. Status Change Communication To Host

The remaining hub transmit and receive registers communicate control information between the host and either the internal function or the downstream ports. The 8x930Hx communicates this control information through endpoint 0 using procedures identical to those outlined for the function control endpoint (function endpoint 0) in "Transmit FIFOs" on page 7-15 and "Receive FIFOs" on page 7-24.

NOTE

Hub endpoint 0's TX SFRs (e.g., TXDAT, TXCNTL, TXFLG, and TXSTAT) behave identically to their function counterparts. For example, when firmware writes to endpoint 0's TXDAT, hardware automatically transfers the byte into the transmit FIFO before the next write to TXDAT. Placing the byte count into hub endpoint 0's TXCNTL prepares the bytes to be transmitted from the FIFO through hub endpoint 0 at the next IN token.

8.5 USB HUB PORTS

In addition to the root port (port 0) and the embedded function addressed by port 4, the hub contains three external downstream ports, ports 1 through 3.

8.5.1 Controlling a Port Using HPCON

You can change a port's status by writing an encoded hub port control command to the hub port control register (HPCON, as shown in Figure 8-8). All four ports can be controlled by HPCON using the HPINDEX SFR for indexing. See "Hub Port Indexing Using HPINDEX" on page 8-23 for a description of how port indexing works. Table 8-6 on page 8-16 gives a complete description of the encoded hub port control commands. The 8x930Hx hardware can also change the status of a port, and some port features (i.e., low-speed/full-speed and connect/disconnect) can only be changed by hardware.

8x930Hx hardware ignores certain USB port requests if the request has no meaning within the context of the current port state. For example, there is no need to activate power to a port that is enabled, disabled, or suspended, because a port in one of these states already has power applied. An activate power request (SetPortFeature with a port power feature selector) is supported for a given port only when that port is in the powered-off state. For all other states, the request is ignored by hardware. Table 8-5 depicts the state-related USB requests and the port states for which they are ignored. Upon receipt of a state-related USB request, firmware must examine the HP-STAT SFR to determine the current port state. If the port is in a state where the request will be ignored by hardware, firmware must respond to the host by sending a STALL during the transaction status stage to indicate the command was not completed. Port states are discussed in "Port Connectivity States" on page 8-3 and shown in Figure 8-2 on page 8-4.

	Response by Port State [indicated by bit in HPSTAT]				
USB Request	Powered-Off [PPSTAT = 0]	Disconnected [PCSTAT = 0]	Disabled [PESTAT = 0]	Enabled [PESTAT = 1]	Suspended [PSSTAT = 1]
SetPortFeature (Port Power)		Ignored	Ignored	Ignored	Ignored
ClearPortFeature (Port Power)	Ignored				
SetPortFeature (Port Enable)	Ignored	Ignored		Ignored	Ignored
ClearPortFeature (Port Enable)	Ignored	Ignored	Ignored		Ignored
SetPortFeature (Port Reset)	Ignored	Ignored			
SetPortFeature (Port Suspend)	Ignored	Ignored	Ignored		lgnored
ClearPortFeature (Port Suspend)	Ignored	Ignored	Ignored	Ignored	

 Table 8-5. USB Requests Ignored by Hardware (by Port State)

USB HUB

After you request a port status change through HPCON, it may take the 8x930Hx hardware a period of time to affect the change, depending on the current state of the hub port and its current operation. You can check the HPSC SFR to see that your latest change has taken effect, as described in "Monitoring Port Status Change Using HPSC" on page 8-20.

NOTE

Port connect status cannot be changed through HPCON. This port feature is controlled by physically connecting or disconnecting a device from the port.

HPCON		Address: S:CFH Reset State: xxxx x000B
Hub Port C resume a p	-	r. Firmware writes to this register to disable, enable, reset, suspend, and
7		0
Bit Number	Bit Mnemonic	Function
7:3		Reserved: Write zeros to these bits.
2:0	HPCON.2:0	Encoded Hub Port Control Commands: All bits should be set and cleared by firmware after receiving the USB requests ClearPortFeature and SetPortFeature from the host. The bits are encoded as follows (all other bit combinations are ignored by the hardware): 000 — Disable port 001 — Enable port 010 — Reset and enable port 011 — Suspend port 100 — Resume port See Table 8-6 for a complete description of the encoded hub port control commands.

Figure 8-8. HPCON: Hub Port Control Register

Port 4 represents the internal downstream port and differs from the three downstream ports. The internal downstream port is always connected (and cannot be disconnected). Hub port control commands have a different effect on port 4 than they do on the external downstream ports, as shown in Table 8-6.

1



Code	Command	Condition	Results [Port x (x=1,2,3)]	Results [Port 4]
000	Disable port	Firmware should write '000' to HPCON upon receipt of a ClearPortFeature with a PORT_ENABLE feature selector.	Places port in the disabled state the next time the bus is idle.	Same
001	Enable port	Firmware should write '001' to HPCON upon receipt of a SetPortFeature with a PORT_ENABLE feature selector.	Places port in the enabled state the next time the bus is idle.	Same
	Reset and enable port	Firmware should write '010' to HPCON upon receipt of SetPortFeature with PORT_RESET feature selector.	Causes port <i>x</i> to immediately drive an SE0 downstream for at least 15 msec and then places the port in the enabled state.	Causes an internal hardware reset of the FIU and FIFO circuitry relating to the embedded function. Certain embedded function SFRs are reset to their default values (as listed in "Embedded Function Reset" on page 8-24). After at least 15 ms, hardware automatically places the port in the enabled state. Firmware should handle reset of any other firmware and hardware features relating to the embedded function immediately after initiating the reset and enable through this SFR (must be complete by 15 ms from start of reset).
011	Suspend port	Firmware should write '011' to HPCON upon receipt of SetPortFeature with PORT_SUSPEND feature selector.	Places the port in an idle "J" state the next time the bus is idle and prevents the port from propagating USB traffic.	Suspends the embedded function's port the next time the bus is idle, preventing port 4 from generating any USB traffic. Firmware should suspend port 4 only after doing any necessary processing (i.e., putting any external components in a low- power state) to place the embedded function into a suspended state.
100	Resume port	Firmware should write '100' to HPCON upon receipt of ClearPortFeature with PORT_SUSPEND feature selector.	Causes port <i>x</i> to immediately drive a "K" state downstream for at least 20 msec followed by a low- speed EOP, and then places the port back in the enabled state.	Places port 4 into the enabled state after 20 ms. Firmware should resume port 4 only after doing any necessary processing to take the embedded function out of the suspended (low-power) state.

Table 8-6. Encoded Hub Port Control Commands

intel

8.5.2 Examining a Port's Status Using HPSTAT

You can examine a port's status using the hub port status register (HPSTAT, as shown in Figure 8-9 on page 8-18). The HPSTAT SFR can show the status for any of the four ports by using the HPINDEX SFR for indexing. See "Hub Port Indexing Using HPINDEX" on page 8-23 for a description of how this indexing works.

HPSTAT gives the current D_p and D_M values for the selected port; these implement the Get Bus State diagnostic aid to facilitate system debug (See the *Universal Serial Bus Specification*). HP-STAT contains a bit that indicates when a low-speed device is attached to a port. HPSTAT also shows a given port's reset status, and whether the port is powered on or off, connected or disconnected, enabled or disabled, or suspended.

NOTE

Firmware-initiated port status changes are not reflected in HPSTAT until the next end-of-frame.

The HPSTAT SFR is read-only. To change the status of a port feature, you must do so indirectly using the HPCON SFR. The 8x930Hx hardware can also change the status of a port, and some features can only be changed by hardware. See "Controlling a Port Using HPCON" on page 8-14.



0

HPSTAT

Address: S:D7H Reset State: 0x00 0100B

Hub Port Status Register. This register indicates the current status for a port, including power, reset, suspend, low-speed device, enable, connect, D_P , and D_M status.

7

DPSTAT DMSTAT LSSTAT PPSTAT	PRSTAT PSSTAT PESTAT PCSTAT

Bit Number	Bit Mnemonic	Function
7	DPSTAT	D _P Status (read-only):
		Value of D_P for port x at end of last frame. Firmware must return this bit in response to a GetBusState request from the host.
		Port x ($x=1,2,3$): Set and cleared by hardware at the EOF2 point near the end of a frame (used for diagnostics).
1		Port 4: Hard-wired to '1', since there is no D_P signal for the embedded port
6	DMSTAT	D _M Status (read-only):
		Value of D_M for port x at end of last frame. Firmware must return this bit in response to a GetBusState request from the host.
		Port x ($x=1,2,3$): Set and cleared by hardware at the EOF2 point near the end of a frame (used for diagnostics).
		Port 4: Hard-wired to '0', since there is no D_M signal for the embedded port.
4	PPSTAT	Port Power Status (read-only):
		Port x (x =1,2,3): Set and cleared by hardware based on the present power status of the port, as controlled either by firmware using the HPPWR register, or by an overcurrent condition in hardware. '1' = port x is powered on. '0' = port x is powered off. The port x power status is only sampled at the EOF2 point near end-of-frame.
		Port 4: Hard-wired to '1', since the internal function is always powered-on.
5	LSSTAT	Low-speed Device Attach Status (read-only):
		Port x (x =1,2,3): Set and cleared by hardware upon detection of the presence or absence of a low-speed device at the EOF2 point near end-of-frame. '1' = low-speed device is attached to port x . '0' = full-speed device is attached to port x .
		Port 4: Hard-wired to '0' (full-speed), since port 4 is permanently attached to the embedded USB function.

NOTES:

Firmware returns the bits of this register in the first word of the 8x930Hx' response to the host's GetPortStatus request. See "GetPortStatus Request Firmware" on page 9-24.

Overcurrent indication is not represented on a per-port basis because the 8x930Hx supports ganged power control and overcurrent indication.

Figure 8-9. HPSTAT: Hub Port Status Register



HPSTAT (C	Continued)	Address: S:D7H Reset State: 0x00 0100B
		. This register indicates the current status for a port, including power, reset, ce, enable, connect, $\rm D_{\rm P},$ and $\rm D_{\rm M}$ status.
7		0
DPSTAT	DMSTAT	LSSTAT PPSTAT PRSTAT PSSTAT PESTAT PCSTAT
Bit Number	Bit Mnemonic	Function
3	PRSTAT	Port Reset Status (read-only):
		Port x (x =1,2,3): Set and cleared by hardware as a result of initiating a port x reset by writing to HPCON. '1' = reset signaling is currently asserted for port x . '0' = reset signaling is not asserted. Sampled only at the EOF2 point near end of frame.
		Port 4: Same as port x.
2	PSSTAT	Port Suspend Status (read-only):
		Port x (x =1,2,3): Set and cleared by hardware as controlled by firmware via HPCON. '1' = port x is currently suspended. '0' = not suspended. Sampled only at the EOF2 point near end of frame.
		Port 4: Same as port <i>x</i> .
1	PESTAT	Port Enable/Disable Status (read-only):
		Port x (x =1,2,3): Set and cleared by hardware as controlled by firmware via HPCON. '1' = port x is currently enabled. '0' = port is disabled. Sampled only at the EOF2 point near end of frame.
		Port 4: Same as port x.
0	PCSTAT	Port Connect Status (read-only):
		Port x connect status from previous frame time.
		Port x (x =1,2,3): Set and cleared by hardware after sampling the connect state at EOF2 near the end of the present frame. '1' = device is present on port x . '0' = device is not present. This bit will be set if either a physical connection is detected, or during a hub reset when a downstream device is already connected. This bit will be cleared if a disconnect is detected.
		Port 4: Hard-wired to '1', since the internal function is permanently connected.

Firmware returns the bits of this register in the first word of the 8*x*930H*x*' response to the host's GetPortStatus request. See "GetPortStatus Request Firmware" on page 9-24.

Overcurrent indication is not represented on a per-port basis because the 8x930Hx supports ganged power control and overcurrent indication.

Figure 8-9. HPSTAT: Hub Port Status Register (Continued)



8.5.3 Monitoring Port Status Change Using HPSC

When firmware changes the status of a port, there may be a delay between the time firmware requests the status change (using the HPCON register, as described in "Controlling a Port Using HPCON" on page 8-14) and the time hardware actually changes the state. This occurs because some port changes require hardware to perform auxiliary functions (such as driving a state downstream for up to 20ms). Additionally, some status changes are initiated by hardware. Firmware can determine when a port status change has occurred by monitoring the HPSC register (Figure 8-10 on page 8-21).

NOTE

Firmware-initiated port status changes are not reflected in HPSC until the next end-of-frame.

The 8x930Hx uses the 1-byte TXDAT register associated with endpoint 1 to communicate a port status change to the host (Figure 8-6 on page 8-12). Bits in this register are set by the 8x930Hx hardware to indicate which ports (or the hub itself) have changed status.

After receiving notification of a port status change through endpoint 1, the host may request additional information regarding the status change using a GetPortStatus request. 8x930Hx firmware must respond to the GetPortStatus request by transmitting the contents of the HPSTAT and HPSC registers to the host in a two-word format. This process is described in "GetPortStatus Request Firmware" on page 9-24.

The HPSC register (Figure 8-10) indicates which port feature has changed status. Port features whose status changes are reflected by HPSC include reset, suspend, enable, and connect.

0

PCSC

HPSC Address: S:D5H Reset State: xxx0 0000B Hub Port Status Change Register. This register indicates a change in status for a port, including overcurrent, reset, suspend, enable and connect status.

7 — — — — — — — — — — — — PSSC — PESC

Bit Number	Bit Mnemonic	Function
7:5		Reserved:
		Write zeros to these bits.
4	RSTSC	Reset Status Change (read-, clear-only):
		This bit is cleared in firmware via the USB host request ClearPortFeature with a C_PORT_RESET feature selector. '1' indicates reset of port complete; '0' indicates no change.
		Port x ($x=1,2,3$): This bit is set by hardware approximately 10 msec after receipt of a port reset and enable command (SetPortFeature with PORT_RESET feature selector).
		Port 4: This bit is set by hardware at the EOF2 point near the end of a frame after completion of the hardware-timed reset due to firmware execution of a port reset and enable command (SetPortFeature with PORT_RESET feature selector).
3	—	Reserved:
		Write a zero to this bit.
2	PSSC	Port Suspend Status Change (read-, clear-only):
		This bit is cleared by firmware upon a USB host request ClearPortFeature with C_PORT_SUSPEND feature selector. '1' = resume process complete; '0' = no change. The resume process is initiated by firmware upon reception of a SetPortFeature request with a PORT_SUSPEND feature selector.
		Port x ($x=1,2,3$): This bit is set by hardware upon completion of the firmware initiated resume process.
		Port 4: This bit is set by hardware 20 msec after the next EOF2 point after completion of the resume process.
OTE: Bits are returned as part of the second word (2 bytes) in response to a Get Port Status request from the USB host. The upper 11 MSbs are reserved and always '0' per USB 1.0: 0000 0000 000.4.3.2.1.0 (MSB at left)		

Figure 8-10. HPSC: Hub Port Status Change Register



		-				
HPSC ((Continued)	Address: S:D5H Reset State: xxx0 0000B				
	Hub Port Status Change Register. This register indicates a change in status for a port, including over- current, reset, suspend, enable and connect status.					
7		0				
		- RSTSC - PSSC PESC PCSC				
Bit Numbe	Bit Mnemonic	Function				
1	PESC	Port Enable/Disable Status Change (read, clear-only):				
		This bit's status does not change due to USB requests. This bit is cleared by firmware via the USB host request ClearPortFeature with a C_PORT_ENABLE feature selector. '1' indicates port enabled/ disabled status change; '0' indicates no change.				
		Port x (x =1,2,3): This bit is set by hardware due to hardware events only (this bit indicates the port was disabled due to babble, physical disconnects, or overcurrent).				
		Port 4: This bit is set by hardware at the EOF2 point near the end of frame due to hardware events only (e.g., the port was disabled due to babble).				
0	PCSC	Port Connect Status Change (read-, clear-only):				
		This bit is cleared by firmware via a USB host request ClearPortFeature with C_PORT_CONNECTION feature selector. '1' indicates connect status change; '0' indicates no change.				
		Port x ($x=1,2,3$): This bit is set by hardware at the EOF2 point near the end of a frame due to hardware connects and disconnects.				
		Port 4: This bit is set by hardware at the next EOF2 after completion of a hub reset (since the internal port is always connected).				
NOTE: Bits are returned as part of the second word (2 bytes) in response to a Get Port Status request from the USB host. The upper 11 MSbs are reserved and always '0' per USB 1.0: 0000 0000 000.4.3.2.1.0 (MSB at left)						

Figure 8-10. HPSC: Hub Port Status Change Register (Continued)

NOTE

While the HPSC register indicates which port features have changed status, it does not show the current status of any feature. Firmware must examine the HPSTAT register to determine if a given port is currently reset, suspended, powered on or off, connected or disconnected, enabled or disabled. See "Examining a Port's Status Using HPSTAT" on page 8-17 for details.



8.5.4 Hub Port Indexing Using HPINDEX

A port indexing scheme is used for port-specific SFRs for reasons similar to those described in "Endpoint Selection" on page 7-3 for endpoint-specific registers. Three sets of SFRs have been mapped into the port-indexed scheme: HPSC, HPSTAT, and HPCON.

Ports 1-4 are indexed by the binary value of the two lower bits of HPINDEX (Figure 8-11). Port 0 is reserved for the root port, but it is not indexed by HPINDEX since there are no port-specific SFRs for the root port.

CAUTION

Firmware writers may choose to set the contents of HPINDEX once at the start of each routine instead of writing to HPINDEX prior to each access of a portindexed SFR. Because of this, interrupt service routines must save the contents of the HPINDEX register at the start of the routine and restore the contents at the end of the ISR. This will prevent HPINDEX from being corrupted.

HPINDEX		Address S:D4H Reset State xxxx x000B			
Hub Port Index Register. This register contains the binary value of the port whose HPSC, HPSTAT, and HPCON registers are to be accessed.					
7	7 0				
		HPIDX2 HPIDX1 HPIDX0			
Bit Number	Bit Mnemonic	Function			
7:3		Reserved:			
		Write zeros to these bits.			
2:0	HPIDX.2:0	Port Index Select:			
		Used to select the port to be indexed by the following registers: HPSC, HPSTAT, and HPCON. This register is hardware read-only. The ports are addressed using the following HPID.2:0 bit combinations:			
		Port 1 = "001" Port 2 = "010" Port 3 = "011" Port 4 = "100" (internal port)			
NOTE: Port 0 = "000" (the root port) and all other combinations not shown above are not valid port indexes and are ignored					

Figure 8-11. HPINDEX: Hub Port Index Register

8.5.5 Embedded Function

The following subsections discuss considerations involved with the embedded function on internal downstream port 4. See "Embedded Function Suspend and Resume" on page 8-26 for additional embedded function information.

8.5.5.1 Embedded Function Reset

The USB host can generate an embedded port reset command to the hub to reset the 8x930Hx' embedded function. When this command is received, the embedded function's EPCON, FIFLG, FIE, TXSTAT, RXSTAT, TXCON, RXCON, FADDR, and PCON1 SFRs are reset to their default values, as are the SOFACK, ASOF, SOFIE, and SOFODIS bits of SOFH. The EPINDEX and SOFL SFRs remain unchanged. These SFRs are reset immediately after the write to HPCON, however bus traffic to the embedded function remains inactive for 15 ms. You may use this time frame to initialize the embedded function.

After an embedded function reset, the internal function must be re-enumerated by the host. This procedure is given in "Unenumerated State" on page 9-2.

8.5.5.2 Embedded Function Remote Wake-up

The HRWUPE bit in HSTAT (Figure 8-5 on page 8-9) must be set in order for any downstream port to initiate resume signaling. This includes port 4, the internal downstream port. Port 4 must be suspended and the HRWUPE bit in HSTAT must be set before the embedded function can initiate a remote wake-up. This is done by setting the RWU bit in PCON1 (Figure 15-2 on page 15-4).

8.6 SUSPEND AND RESUME

8.6.1 Hub Global Suspend and Resume

USB requirements state that a USB device must be capable of being placed in a low-power suspend mode in which the device draws less than 500 μ A from the USB lines. The hub and the embedded function are placed in suspend mode when a continuous idle state of more than 3.0 msec is detected on the hub root port. For an in-depth discussion of 8x930 suspend and resume, see "USB Power Control" on page 15-8.

Once the suspend has been detected, the GSUS bit in the PCON1 SFR is set and a microcontroller interrupt is generated (See "USB Global Suspend/Resume Interrupt" on page 6-18).

Firmware services the global suspend interrupt by setting the PD bit of the PCON SFR. This shuts off the device's clocks and crystal oscillator, placing the hub and embedded function in a USB suspend mode.



A resume event can be signaled in any of three ways:

- 1. The hub repeater asynchronously detects a resume state due to resume signaling or a connect/disconnect on the bus
- 2. The hub repeater detects a reset state on the bus' root port
- 3. An external interrupt powers-up the entire device, with a resume sequence initiated in firmware by setting the RWU bit in the PCON1 SFR (Figure 15-2 on page 15-4)

NOTE

Do not initiate a remote wake-up (by setting the RWU bit in PCON1) prior to 5ms after the last bus activity is detected (2ms after the 8x930Hx is suspended).

8.6.2 Remote Connectivity

During the suspend state of the hub, logical connectivity can also be established if a physical connection/disconnection is made on one of the downstream ports, or if a resume condition is signaled on a port, as shown in Figure 8-12 on page 8-26.

8.6.2.1 Resume Connectivity

The HRWUPE bit must be set in the HSTAT register (Figure 8-5 on page 8-9) before the connect or disconnect of a downstream device can initiate a remote wake-up. If this bit is not set, the downstream connect or disconnect will be ignored as a remote wake-up event. If a remote wake-up device signals a resume on a downstream port when the hub is in the suspend state (see Figure 8-12), the following process occurs:

- 1. The resume signaling causes the hub to wake up.
- 2. The repeater then establishes a connection from the port with the resume signal to the root port and all other enabled downstream ports.
- 3. The connectivity is then changed to downstream-only from the root port to all enabled downstream ports. This allows the host to drive the resume signaling downstream to the rest of the USB bus.

NOTE

The 8x930Hx hub cannot request a remote wake-up, although its embedded function can. For this to happen, the HRWUPE bit must be set in HSTAT and the embedded function must be enabled. The embedded function triggers the remote wake-up by setting the RWU bit in PCON1.




Figure 8-12. Resume Connectivity

8.6.2.2 Connectivity Due to Physical Connect/Disconnect

If a disconnect is made to a disabled port and the hub is in a global suspend state, a resume state is signaled as described in "Resume Connectivity" on page 8-25.

8.6.3 Embedded Function Suspend and Resume

Selective suspend is initiated on a downstream port when a SetPortFeature (suspend) command is received from the host via the USB bus. Individual external ports or the internal port can be suspended by USB command; however, the hub cannot be suspended by command. Refer to *Universal Serial Bus Specification* for more detail on the behavior of selective suspend in the USB system.

USB requirements state that the host can suspend the embedded function by issuing a SetPort-Feature (PORT_SUSPEND) request to the hub's port 4. Since the hub and function share hardware such as the SIE, it is not possible to simply shut-off the clock to all circuitry associated with the function when the hub is to remain operational.

When placed into the suspended state, the embedded function must behave as if it were connected to a hub whose actual downstream port was suspended. This means that the embedded function must not respond to SOFs or any normal bus traffic. This is done automatically by hardware. Firmware should place any external circuitry associated with the embedded function in a low-power state, if one exists. The embedded function should remain in this suspended state until the host initiates a ClearPortFeature (PORT_SUSPEND) or a SetPortFeature (PORT_RESET) request to the hub, or until a remote wake-up is signaled by the embedded function via an external interrupt.

8.7 HUB POWER DISTRIBUTION

USB hubs can supply a specified amount of power to their downstream components and are responsible for reporting their power distribution capabilities to the host during enumeration. Hubs may be either locally powered, bus powered, or a combination of the two. The distinction is made depending on how the user implements the power scheme at the board level, which should be indicated in the value of the bmAttributes field of the configuration descriptor.

A hub can only supply power in a downstream direction and must never drive power upstream. Bus-powered hubs must have port power switching for the downstream ports and are required to power off all downstream ports when the hub comes out of power-up or when it receives a reset on its root port. Port power can also be switched on or off under control of the host PC. Port power switching is optional for self-powered devices.

NOTE

Port power switching and over-current detection (discussed in the following subsections) are mutually exclusive. Over-current detection is required only for self-powered hubs, while port power switching is required only for buspowered hubs.

8.7.1 Port Power Switching

Port power switching is only supported on a ganged basis, therefore there is only one output pin used to enable power to the downstream devices.

From a USB perspective, power can be enabled on a per-port basis, but the power enable is active if any of the three ports are powered-on by the host. The host PC can selectively switch power on or off for a given port using a Set_Feature request with a Port_Power feature selector. The 8X930Hx firmware must respond to this port power request by setting or clearing the appropriate bit in the HPPWR SFR (Figure 8-13). An exception to this is the internal downstream port, Port 4, which is statically powered-on. The host PC may inquire about a port's power status using Get_Feature (Port_Power). Firmware must respond to this inquiry by checking and reporting on the PPSTAT bit (bit 4) of HPSTAT (on page 8-19).

HPPWR



S:9AH

Address:

Reset State: xxx1 000xB Hub Port Power Control Register. This register is used to control power to the hub's downstream ports. 7 HPPWR.4 HPPWR.3 HPPWR.2 HPPWR.1 Bit Bit Function Number Mnemonic 7.5 Reserved: The value read from these bits is indeterminate. Write zeros to these bits. 4 HPPWR.4 Port Power Control Register for USB Port 4 (read-only): Port 4 is an internal port and is always powered on. This bit is hard-wired to **'1**.' 3:1 HPPWB.3.1 Port Power Control Register for USB Ports 1-3: Bit 3 is power control for port 3, bit 2 for port 2, and bit 1 for port 1. These bits are set and cleared by firmware via a USB host request SetPortFeature with the PORT_POWER feature selector. These bits will also be cleared by hardware upon detection of an over-current condition. This is done to prevent oscillation of the UPWEN# pin during an over-current condition with bus-powered devices.

A value of '1' enables power to the downstream port and puts the port in a disconnected state. A value of '0' turns the downstream port power off.
 NOTE: The UPWEN# pin is set to '1' only if all three port power enable bits (bits 3:1) are '0,' due to the use of a ganged (shared) power enable scheme.
 Reserved:
 The value read from this bit is indeterminate. Write a zero to this bit.

Figure 8-13. HPPWR: Hub Port Power Control

8.7.2 Overcurrent Detection

The OVRI# pin is an input pin that indicates when an overcurrent condition has been detected on one of the downstream devices at the board level. It is used to asynchronously disable the UP-WEN# output pin, which switches power off to all three external ports. When the overcurrent condition is removed, the OVRI# pin is deasserted to a '1' state; however, the UPWEN# signal remains inactive since the HPPWR3:1 bits are reset when an overcurrent condition is detected (*unless* firmware has asserted one or more of these bits since the time the overcurrent was first detected). Due to the asynchronous nature of this signal, the user must be careful to guarantee that the OVRI# input is not "glitchy" or noisy, since glitches on this signal could have a detrimental impact on the system.

The state of the OVRI# pin can be read by the USB host via firmware, using the HSTAT (Figure 8-5 on page 8-9) OVI (HSTAT.1 — latest overcurrent indicator) and OVISC (HSTAT.3 — hub overcurrent status change) bits. OVI indicates if the overcurrent bit is presently asserted ('0') or

0



de-asserted ('1'). OVISC indicates whether the overcurrent status has changed since this bit was first cleared by firmware (i.e., this bit acts as a "sticky" bit which must be cleared in firmware).

Another fact to consider about the overcurrent condition is that all external ports are placed in the "powered off" state. This is true for both bus-powered and self-powered ports, even though self-powered ports may still be powered. This condition will remain until the host enables power to the ports via one of the HPPWR.3:1 bits.

8.7.3 Ganged Power Enable

The 8x930Hx uses a ganged power enable scheme to enable power to the three external downstream ports. This means that a single output pin, UPWEN# (pin 60) should be used at the boardlevel to switch power to all three of the downstream ports. The state of this power enable pin is controlled in two ways:

- by the collective ORed value of bits 3:1 of the HPPWR SFR (Figure 8-13) under control of firmware, and
- by the present state of the overcurrent sense input pin, OVRI# (pin 59).

If any of the HPPWR[3:1] bits are set, then the UPWEN# signal will be asserted (to a '0') as long as the OVRI# signal is not asserted (i.e., OVRI # = '1'). If the OVRI# signal is asserted ('0'), or if all three of the power enable bits in HPPWR are cleared, then the UPWEN# signal will be deasserted (to a '1').

Table 8-7 describes the state of the UPWEN# signal for all conditions of the HPPWR[3:1] signals and the OVRI# pin. Port power enable bits in the HPPWR SFR (Figure 8-13 on page 8-28) are set via the SetPortFeature PORT_POWER request from the USB host. They are cleared via the ClearPortFeature PORT_POWER request, or by hardware upon detection of an overcurrent condition.

HPPWR.3	HPPWR.2	HPPWR.1	OVRI#	UPWEN#
0 (disabled)	0 (disabled)	0 (disabled)	1 (disabled)	1 (disabled)
X	х	1	1	0 (enabled)
x	1	X	1	0
1	Х	X	1	0
х	х	X	0 (enabled)	1

Table 8-7. UPWIN# Pin State Truth Table

Since a single power enable output is used for three ports, the value of the corresponding HPPWR bit does *not* necessarily reflect the actual state of the port power, since all three bits must be disabled for power to be disabled. Similarly, a '1' bit in the HPPWR SFR might not reflect that power is actually enabled to any devices in the event of an overcurrent condition.



Note that the power enable signal for the internal port, HPPWR (for port 4), does not affect the state of the UPWEN# pin. Also, note that bus-powered devices *must* use the UPWEN# signal to switch power to downstream ports, however, port power switching for self-powered devices is optional.

NOTE

Before the UPWEN# pin can be enabled, the EP1EN bit in the HSTAT SFR (Figure 8-5 on page 8-9) must be set. See Section 11.9 of the *Universal Serial Bus Specification*.

8.8 HUB DEVICE SIGNALS

Table 8-8 lists device signals associated with the hub. Pin assignments are shown in Appendix B.

Signal Name	Туре	Description	Alternate Function
D _{P0,} D _{M0}	I/O	USB (Upstream) Port 0 . D_{P0} and D_{M0} are the data plus and data minus lines of differential USB port 0. These lines do not have internal pullup resistors. For low-speed devices, provide an external 1.5 K Ω pullup resistor at D_{M0} . For full-speed devices, provide an external 1.5 K Ω pullup resistor at D_{P0} .	
		NOTE: For the 8x930Hx, provide an external 1.5 K Ω pullup resistor at D _{P0} so the device indicates to the host that it is a full-speed device.	
D _{P1,} D _{M1}	I/O	USB (Downstream) Port 1 . D_{P1} and D_{M1} are the voltage plus and voltage minus lines of differential USB port 1. You must supply an external 15 K Ω pulldown resistor for these lines.	
D _{P2,} D _{M2}	1/0	USB (Downstream) Port 2 . D_{P2} and D_{M2} are the voltage plus and voltage minus lines of differential USB port 2. You must supply an external 15 K Ω pulldown resistor for these lines.	_
D _{P3,} D _{M3}	I/O	USB (Downstream) Port 3 . D_{P3} and D_{M3} are the voltage plus and voltage minus lines of differential USB port 3. You must supply an external 15 K Ω pulldown resistor for these lines.	

Table 8-8. Signal Descriptions

intel®



USB Programming Models



CHAPTER 9 USB PROGRAMMING MODELS

This chapter describes the programming models of the USB function interface and the hub interface. It provides flow charts of firmware routines needed to perform data transfers between the host PC and the embedded function, as well as routines needed to handle hub-oriented USB requests. It also describes briefly how the firmware interacts with the USB module hardware during these operations. Data operations refer to data transfers over the USB, whereas event operations are hardware operations such as attach and detach. For a description of the USB function interface as well as its FIFOs and special functions registers (SFRs), refer to Chapter 7, "USB Function." For further information about the USB hub interface, see Chapter 8, "USB Hub." For details on data flow in USB transactions refer to Appendix D.

Section 9.1 through section 9.5 discuss programming models for the 8x930Ax. These models also apply to the embedded function of the 8x930Hx. Section 9.6 contains the hub programming models for the 8x930Hx.




Figure 9-1. Program Flow

9.1 OVERVIEW OF PROGRAMMING MODELS

The USB function interface employs four types of routines: receive, transmit, setup, and receive SOF. Program flow is depicted in Figure 9-1 along with the type of token associated with each routine. Following device reset, the USB function enters the unenumerated state and after enumeration by the host, the idle state. From the idle state, it can enter any of the four routines.

9.1.1 Unenumerated State

Following device reset, the USB function enters the unenumerated state. Initially, the function address register FADDR contains the default value 00H. The host PC performs bus enumeration in which it identifies and addresses devices attached to the bus. During enumeration, a unique address assigned by the host is written to FADDR.

NOTE

Although the 8x930Hx performs the following enumeration process for its embedded function, this process is only part of a larger enumeration process for the hub. 8x930Hx firmware must perform the hub enumeration process outlined in "Bus Enumeration" on page 9-16 before performing the following process.

The 8x930Ax bus enumeration process has four steps:

- 1. Get descriptor. The host requests and reads the device descriptor to determine such information as device class, USB specification compliance level, maximum packet size for endpoint 0, vendor id, product id, etc. For detailed information on device descriptors, see the "Device Framework" chapter in *Universal Serial Bus Specification*.
- 2. Set address. The host sends the 8x930's function address in a data packet using function endpoint 0. Device firmware interprets the data and instructs the CPU to write the function address to FADDR.
- 3. Get configuration. The host requests and reads the device configuration descriptor to determine such information as the number of interfaces and endpoints; endpoint transfer type, packet size, and direction; power source; maximum power; etc. For detailed information on configuration descriptors, see the "Device Framework" chapter in *Universal Serial Bus Specification*. When the host requests the configuration descriptor, all related interface and endpoint descriptors are returned.
- 4. Set configuration. The host assigns a configuration value to the device to establish the current configuration. Devices can have multiple configurations.

9.1.2 Idle State

Following bus enumeration, the USB function enters the idle state. In this state, the 8x930 executes application code associated with the embedded function. Upon receipt of a token with the assigned address, the module enters the designated routine. The 8x930 remains in the idle state when not processing USB transmissions.



USB PROGRAMMING MODELS

9.1.3 Transmit and Receive Routines

When the 8x930 is sending and receiving packets in the transmit and receive modes, its operation depends on the type of data that is transferred—isochronous or non-isochronous—and the adjustment of the FIFO markers and pointers—automatic or manual. These differences affect both the 8x930 firmware and the operation of the 8x930 hardware. For isochronous data, a failed transfer is not retried (lossy data). For non-isochronous data, a failed transfer can be repeated. Data that can be repeated is considered lossless data. Automatic adjustment of the FIFO markers and pointers is accomplished by the function interface hardware. Manual adjustment is accomplished by the 8x930 firmware.

9.1.4 USB Interrupts

For an explanation of the USB global suspend/resume, function, hub, and SOF interrupts, see Chapter 6, "Interrupt System."

9.2 TRANSMIT OPERATIONS

9.2.1 Overview

A transmit operation occurs in three major steps:

- 1. Pre-transmit data preparation by firmware
- 2. Data packet transmission by function interface hardware
- 3. Post-transmit management by firmware

These steps are depicted in a high-level view of transmit operations (Figure 9-2). The pre-transmit and post-transmit operations are executed by the two firmware routines shown on the left side of the figure. Function interface hardware (right side of the figure) transmits the data packet over the USB line. Details of these operations are described in "Pre-transmit Operations" on page 9-6 and "Post-transmit Operations" on page 9-7.

Transmit operations for non-isochronous data begin with an interrupt request from the embedded function (e.g., a keyboard entry). The pre-transmit routine (ISR) for the function writes the data from the function to the transmit FIFO where it is held until the next IN token. Upon receipt of the next valid IN token, the function interface shifts the data out of the FIFO and transmits it over the USB. If the data packet is not ready for transmission, 8x930 hardware responds to the IN token with a NAK. The post-transmit routine checks the transmission status and performs data management tasks.

Completion of data transmission is indicated by a handshake returned by the host. This is then used to generate a transmit done interrupt to signal the end of data transmission to the CPU. The interrupt can also be used for activity tracking and fail-safe management. Fail-safe management permits recovery from lockups that can only be cleared by firmware.

Because a transmit done interrupt is generated regardless of transmission errors, this condition means either:

- 1. The transmit data has been transmitted and the host has sent an acknowledgment to indicate that is was successfully received; or
- 2. A transmit data error occurred during transmission of the data packet, which requires servicing by firmware to be cleared. You must check for these conditions and respond accordingly in the ISR.

For ISO data transmission, the cycle is similar. The significant differences are: the cycle is initiated by a start-of-frame (SOF) interrupt, there is no handshake associated with ISO transfer, and a transmit done interrupt is not generated. For ISO data transfers, the transaction status is updated at the end of the USB frame. The 8x930 supports one ISO packet per frame per endpoint.

Two bits in the transmit FIFO control register (TXCON, Figure 7-12 on page 7-24) have a major influence on transmit operation:

- The TXISO bit (TXCON.3) determines whether the transmission is for isochronous data (TXISO = 1) or non-isochronous data (TXISO = 0). For non-isochronous data only, the function interface receives a handshake from the host, toggles or does not toggle the sequence bit, and generates a transmission done interrupt (Figure 9-2). Also, for non-isochronous data, the post-transmit routine is an ISR; for isochronous data the post-transmit routine is an ISR; for isochronous data the post-transmit routine is an ISR initiated by an SOF token.
- The ATM bit (TXCON.2) determines whether the FIFO read marker and read pointer are managed automatically by the FIFO hardware (ATM = 1) or manually by the second firmware routine (ATM = 0). Use of the ATM mode is recommended. The ADVRM and REVRP bits, which control the read marker and read pointer when ATM = 0, are used primarily for test purposes. See bit definitions in TXCON (Figure 7-12).

intel®




Figure 9-2. High-level View of Transmit Operations

9.2.2 Pre-transmit Operations

Transmitted data originates in the embedded function, which might be a keyboard, mouse, joystick, scanner, etc. In event-control applications, the end function signals the availability of data with an interrupt request for the pre-transmit interrupt service routine (ISR). The ISR should prepare the data for transmission and initiate the transmission process. The flow chart in Figure 9-3 illustrates a typical pre-transmit ISR.

For the case of isochronous data, the interrupt is triggered by the USB function in response to a start-of-frame (SOF) packet.




Figure 9-3. Pre-transmit ISR (Non-Isochronous)

intel

9.2.3 Post-transmit Operations

Transmission status is updated at the end of data transmission based on the handshake received from the host (non-isochronous data) or based on the transmission process itself (isochronous data). For a non-isochronous transfer, the function interface generates a transmit done interrupt. The purpose of the post-transmit service routines is to manage the transmitter's state and to ensure data integrity for the next transmission. For isochronous data, the post-transmit routine should be embedded within the transfer request routine because both are triggered by an SOF. The flow of operations of typical post-transmit ISRs is illustrated in Figure 9-4 (non-isochronous data) and Figure 9-5 (isochronous data).




Figure 9-4. Post-transmit ISR (Non-isochronous)

intപ്പം




Figure 9-5. Post-transmit ISR (Isochronous)

intel

9.3 RECEIVE OPERATIONS

9.3.1 Overview

A receive operation is always initiated by the host, which sends an OUT token to the 8x930. The operation occurs in two major steps:

- 1. Data packet reception by the function interface (hardware)
- 2. Post-receive management by firmware

These steps are depicted in a high-level view of the receive operations in Figure 9-6. The post-receive operations are executed by the firmware routine shown on the left side of the figure. For details see "Post-receive Operations" on page 9-10. Function interface hardware (right side of figure) receives the data packet over the USB line.

Receive operations for non-isochronous data begin when the 8x930 receives a valid OUT token from the host. The received data is written to a data buffer FIFO. The 8x930 indicates completion of data received by returning a handshake to the host.

At the end of the receive cycle, the 8x930 generates a receive done interrupt to notify the CPU that a receive operation has occurred. Program execution branches to the interrupt service routine and transfers the data packet from the receive FIFO to its destination. The interrupt can also be used for fail-safe management and activity tracking.

For isochronous data, receive cycles are somewhat different. Data transactions are initiated by an OUT token. At the end of the OUT transaction, the 8x930Ax does not return handshake to the host and the receive done interrupt is not generated. Instead, the SOF interrupt is used for post receive management. The data reception status is updated at the next SOF. The 8x930 supports one ISO packet per frame per endpoint.

Two bits in the receive FIFO control register (RXCON, Figure 7-15 on page 7-29) have a major influence on receive operation:

- The ISO bit (RXCON.3) determines whether the reception is for isochronous data (ISO = 1) or non-isochronous data (ISO = 0). For non-isochronous data only, the function interface sends a handshake to the host, checks the sequence bit, and generates a receive-done (FRXDx) interrupt. Also, for non-isochronous data, the post-receive routine is an ISR; for isochronous data the post-receive routine can be a normal subroutine or ISR initiated by an SOF token.
- The ARM bit (RXCON.2) determines whether the FIFO write marker and write pointer are managed automatically by the FIFO hardware (ARM = 1) or manually by the firmware routine (ARM = 0). Use of the ARM mode is recommended. The ADVWM and REVWP bits, which control the write marker and write pointer when ARM = 0, are used primarily for test purposes. See bit definitions in RXCON (Figure 7-15).




Figure 9-6. High-level View of Receive Operations

9.3.2 Post-receive Operations

Reception status is updated at the end of data reception based on the handshake received from the host (non-isochronous data) or based on the transmission process itself (isochronous data). For a non-isochronous transfer, the function interface generates a receive done interrupt (FRXDx). The purpose of the post-receive service routine is to manage the receiver's state to ensure data integrity and latency for the next reception. The post-receive routine also transfers the data in the receive FIFO to the end function. For isochronous data, the post-receive routine should be called by the SOF ISR.

Flow diagrams for typical post-receive routines are presented in Figure 9-7 (non-isochronous data) and Figure 9-8 (isochronous data).

intel




Figure 9-7. Post-receive ISR (Non-isochronous)

Start: SOF ISR For Each Endpoint, No (RXACK = 1)Yes (RXERR = 1)Read Transaction Status (RXSTAT) Transmit Error? (Failed CRC Advance Receive or Bit Stuffing) No Error in FIFO to Next Packet Receive FIFO? Advance Receive FIFO Yes (RXOVF = 1) Read Data Packet to Next Packet Receive **Receive FIFO** Error Recovery Error No in Receive FIFO? Data Reconstruction by Application for Yes Lost Data (RXURF = 1)**Receive FIFO** Error Recovery Data Reconstruction Unlock Current Packet by Application for from Receive FIFO Lost Data set RXFFRC bit in RXCON) Unlock FIFO (set RXFFRC) RETI [†] Buffer Segmentation Management. Executed automatically by hardware at the end of a data transaction if ARM bit in TXCON is set. For isochronous transactions, there is no retry of current packet regardless of transaction status. A5074-01

Figure 9-8. Receive SOF ISR (Isochronous)

intel

9.4 SETUP TOKEN

An endpoint must be configured as a control endpoint in order to respond to SETUP tokens. (This will only be endpoint 0, since it must serve as a control endpoint.) Refer to the "Protocol Layer" section of the *Universal Serial Bus Specification* for details of SETUP token transactions and protocol.

A control data transfer is initiated by a valid SETUP token (i.e., the token PID received is good). Receive data transfer operations for a control endpoint are very similar to data transfers on non-control endpoints for non-setup tokens. However, the response of a control endpoint is different when it receives a setup token.

USB protocol specifies that setup tokens must be received and ACKed. Following receipt of a setup token, a control endpoint flushes the contents of the receive FIFO before writing it with received setup data. This may create an error condition in the FIFO due to the asynchronous nature of FIFO reads by the CPU and simultaneous writes by the function interface. To prevent this, STOVW and EDOVW are used to track when an overwrite is occurring. When the overwrite is complete, the user must clear EDOVW to read the SETUP packet. If EDOVW is not cleared, user firmware will only be able to read the first byte of the SETUP packet. Figure 9-9 illustrates the operations of a typical post-receive routine for a control endpoint.

intel




Figure 9-9. Post-receive ISR (Control)

intel

9.5 START-OF-FRAME (SOF) TOKEN

Figure 9-10 illustrates the hardware operations performed by the function interface for a start-offrame (SOF) token. The host issues an SOF token at a nominal rate of once every 1.0 ms. An SOF token is valid if the PID is good. The SOF token is not endpoint-specific; it should be received by every node on the bus.




Figure 9-10. Hardware Operations for SOF Token

9.6 HUB OPERATION

The primary objective of the programming model suggested here is to explain the linkage between the hardware and firmware of the 8x930Hx in operation.

9.6.1 Bus Enumeration

The USB host manages bus enumeration at system start-up or whenever a new USB device is attached to the host or to a hub's downstream port. Initially, the USB hub is in the unenumerated state and the hub address register HADDR contains the default value 00H. The host PC performs bus enumeration in which it identifies and addresses devices attached to the bus. During enumeration, a unique address assigned by the host is written to the HADDR of the hub device. An example enumeration for the hub and downstream ports is given here:

- 1. Get device descriptor. The host requests and reads the device descriptor to determine such information as device class, USB specification compliance level, maximum packet size for endpoint 0, vendor id, product id, etc. For additional information on the 8x930Hx descriptors, see "Hub Descriptors" on page 8-6.
- 2. Set address. The host sends the 8x930Hx's hub address in a data packet using hub endpoint 0. Device firmware interprets the data and instructs the CPU to write the hub address to HADDR. See "The Hub Address Register (HADDR)" on page 8-8.
- 3. Get configuration descriptor. The host requests and reads the device's configuration descriptor to determine such information as the number of interfaces and endpoints; endpoint transfer type, packet size, and direction; power source; maximum power; etc. When the host requests the configuration descriptor, all related interface, endpoint, and hub descriptors are returned. For additional information on the 8x930Hx descriptors, see "Hub Descriptors" on page 8-6.
- 4. Set configuration. The host assigns a configuration value to the device to establish the current configuration.
- 5. Next, the hub downstream ports start the state flow shown in Figure 8-2 on page 8-4. The host issues a SetPortPowerFeature request to the downstream ports that were declared in the hub descriptor. This moves the hub downstream ports to the disconnect state.
- 6. As connect detects occur, the host is notified through hub endpoint 1 (status change endpoint). The host then issues a GetPortStatus command retrieving the contents of HPSTAT and HPSC to determine the change for a specific downstream port. The host then issues a ClearPortConnectionFeature command which should cause the firmware to clear the PCSC bit in the HPSC register. This will indirectly clear the appropriate bit in TXDAT for hub endpoint 1. This moves the hub downstream port to the disabled state.
- 7. The host sends a SetPortResetFeature request for the specified downstream port. The host receives a response through hub endpoint 1 (status change endpoint). The host issues a GetPortStatus command retrieving the contents of HPSTAT and HPSC to determine the change for the specified downstream port. The host then issues a ClearPortResetFeature command which should cause the firmware to clear the RSTSC bit in the HPSC register. This moves the hub downstream port to the enabled state.



- 8. At this point, the device connected to the downstream port goes through the enumeration process discussed in "Unenumerated State" on page 9-2 (i.e., GetDeviceDescriptor, SetAddress, GetConfigurationDescriptor, and SetConfiguration).
- 9. The remaining external ports must go through steps 6 through 8.

9.6.2 Hub Status and Configuration

USB communication with the USB hub function is performed via the standard and hub class-specific USB requests. These requests control status management and configuration of the hub and its downstream ports. Since the hub is part of a compound device, it has an internal downstream port (port 4) which is unique from the external downstream ports. This is because port 4 is physically connected to the embedded function and is powered-on at all times. Thus several USB requests intended for internal downstream port 4 are handled differently from similar requests to the other downstream ports, as shown in Table 8-6 on page 8-16.

Table 9-1 is a summary of firmware actions required for standard USB requests sent to hub endpoint 0.

USB Request	Feature Selector / Type	Firmware Action Required
	DEVICE_REMOTE _WAKEUP	Set the HRWUPE bit of the HSTAT SFR. See "Hub Status" on page 8-8.
		Stall the endpoint specified in the Setup PID. See "Hub Endpoint Control" on page 8-11.
SET_FEATURE	ENDPOINT_STALL	Endpoint 0 specified: 1. Load 80H into EPINDEX (for hub endpoint 0) 2. Set RXSTL and TXSTL bits of EPCON SFR.
		Endpoint 1 specified:
		Set EP1STL bit of HSTAT SFR.
	DEVICE_REMOTE _WAKEUP	Clear HRWUPE bit of HSTAT SFR. See "Hub Status" on page 8-8.
		Cancel stall for the specified endpoint. See "Hub Endpoint Control" on page 8-11.
CLEAR_FEATURE	ENDPOINT_STALL	Endpoint 0 specified: 1. Load 80H into EPINDEX (for hub endpoint 0) 2. Clear RXSTL and TXSTL bits of EPCON SFR
		Endpoint 1 specified:
		Clear EP1STL bit of HSTAT SFR.
SET_CONFIGURATION	N/A	 Store hub endpoint 1 configuration value from value field in memory Set EP1EN bit of HSTAT SFR (Figure 8-5 on page 8-9) after the Status stage if 2-byte configuration value = 0001H
GET_CONFIGURATION	N/A	Read configuration value (one byte) from memory and send to the host.

Table 9-1. Firmware Actions for USB Requests Sent to Hub



Table 9-1. Firmware Actions for USB Requests Sent to Hub (Continued)
--

USB Request	Feature Selector / Type	Firmware Action Required
GET DESCRIPTOR	Device	Read device descriptor from memory and transmit to USB host through hub endpoint 0.
Configuration		Read configuration, interface, endpoint, and hub descriptors from memory and transmit to USB host through hub endpoint 0.
GET_INTERFACE	N/A	 Optional request for hubs which is not supported. Load 80H into EPINDEX (for hub endpoint 0) Set TXSTL bit of EPCON SFR so STALL is sent during status stage
	Device	Read HSTAT SFR bit HRWUPE (Figure 8-5 on page 8-9) and power configuration from memory and transmit to USB host using hub endpoint 0.
	Interface	Load 2 bytes of zero into transmit buffer and transmit to USB host. These bits are reserved in the initial version of USB.
GET_STATUS		Endpoint 0 specified:
	Endpoint	Load transmit buffer with value of zero if endpoint 0 is not stalled. No data can be returned if endpoint 0 is stalled, since STALL will be transmitted instead.
		Endpoint 1 specified:
		Load value of EP1STL bit of HSTAT SFR into transmit buffer (Figure 8-5 on page 8-9).
SET_ADDRESS	N/A	Read address value contained in request value field and store in HADDR SFR (Figure 8-4 on page 8-8) after successful completion of control transaction status stage.
SET_DESCRIPTOR	N/A	 Optional request for hubs which is not supported. Load 80H into EPINDEX (for hub endpoint 0) Set TXSTL bit of EPCON SFR so STALL is sent during status stage
SET_INTERFACE	N/A	 Optional request for hubs which is not supported. 1. Load 80H into EPINDEX (for hub endpoint 0) 2. Set TXSTL bit of EPCON SFR so STALL is sent during status stage
SYNCH_FRAME	N/A	 Optional request for hubs which is not supported. 1. Load 80H into EPINDEX (for hub endpoint 0) 2. Set TXSTL bit of EPCON SFR so STALL is sent during status stage

Table 9-2 summarizes firmware action for hub class-specific USB requests.

NOTE

Upon receipt of a state-related USB request (i.e., SetPortFeature, ClearPortFeature), firmware must examine the HPSTAT SFR to determine the current port state. If the port is in a state where the request will be ignored by



hardware, instead of performing the action given in Table 9-2, firmware must respond to the host by sending a STALL during the transaction status stage to indicate the command was not completed. Table 8-5 depicts the state-related USB requests and the port states for which they are ignored. See "Controlling a Port Using HPCON" on page 8-14 for additional information.

USB Requests	Feature Selector / Type / Index	Firmware Action Required	
SetHubFeature	_	 Unsupported request since there are no current feature selectors to match this request in the initial version of USB. 1. Load 80H into EPINDEX (for hub endpoint 0) 2. Set TXSTL bit of EPCON SFR so STALL is sent during status stage 	
	C_HUB_OVER_ CURRENT	Clear HSTAT SFR bit OVISC (hub over-current status change bit). HSTAT is shown in Figure 8-5 on page 8-9.	
ClearHubFeature	C_HUB_LOCAL_ POWER	 Unsupported request. Load 80H into EPINDEX (for hub endpoint 0) Set TXSTL bit of EPCON SFR so STALL is sent during status stage 	
GetBusState	Port 1,2,3 or 4	 Transfer the port bus signal values (D_P and D_M) to the host for diagnostic purposes. 1. Load <i>xxx</i>B into HPINDEX.2:0, where <i>xxx</i> is the binary representation of the port index 2. Transfer the DPSTAT and DMSTAT bits of HPSTAT (Figure 8-9 on page 8-18) to the transmit buffer of hub endpoint 0. Transmit these bits in a single byte, with DMSTAT as bit 0, DPSTAT as bit 1, and bits 2-7 as '0'. 	
GetHubDescriptor	N/A	Read hub descriptor from memory and transmit to USB host using hub endpoint 0.	
SetHubDescriptor	N/A	Optional request for hubs which is not supported. 1. Load 80H into EPINDEX (for hub endpoint 0) 2. Set TXSTL bit of EPCON SFR so STALL is sent during status stage	
GetHubStatus	N/A	Communicate the hub over-current status change, local power status change, current-overcurrent indicator, and current local power status to the host: Load HSTAT bits OVISC and OVI into transmit buffer, with LPS as the LSb. The HSTAT SFR is shown in Figure 8-5 on page 8-9.	
GetPortStatus	Port 1,2,3 or 4	Load the HPSTAT and HPSC SFRs for hub port 1,2,3 or 4 into the transmit buffer. See "GetPortStatus Request Firmware" on page 9-24 for additional information, including bit ordering and a flowchart.	

Table 9-2. Firmware Action for Hub Class-Specific Requests



USB Requests	Feature Selector / Type / Index	Firmware Action Required
	PORT_ENABLE	 Enables address and endpoint decoding for the downstream ports. For hub port 4, this enables address and endpoint decoding for the embedded function. 1. Load xxxB into HPINDEX.2:0, where xxx is the binary representation of the port index 2. Write "001" to bits 2:0 of the port's HPCON SFR (Figure 8-8 on page 8-15)
		Write "011" to bits 2:0 of the port's HPCON SFR.
SetPortFeature	PORT_SUSPEND	If hub port 4 is specified, the user cannot suspend the embedded function without also suspending the hub. Firmware must suspend any non-hub functionality associated with the embedded function prior to writing to HPCON. This is done by placing any external device hardware into a low-power suspend mode.
		See "SetPortFeature (PORT_SUSPEND) Firmware" on page 9-26 for additional information and a flowchart.
		Write "010" to bits 2:0 of the port's HPCON SFR.
	PORT_RESET	If port 4 is specified, firmware needs to reset all non-hub functionality in the microcontroller. Upon writing to port 4's HPCON SFR, a hardware reset is generated to the FIU and function FIFOs. Firmware must gracefully shut-down the application code, peripherals, etc. prior to writing to port 4's HPCON. Once written, the reset will be active in hardware for 10- 11 ms.
		See "SetPortFeature (PORT_RESET) Firmware" on page 9-27 for additional information and a flowchart.
	PORT_POWER	Set bit x of HPPWR (where x is the port specified in the request index field)
		Port power-on is also supported for port 4, but only for reasons of port compatibility since power for the embedded function cannot be switched (i.e., writing bit 4 of HPPWR does not affect any hardware).

Table 9-2. Firmware Action for Hub Class-Specific Requests (Continued)

USB PROGRAMMING MODELS



USB Requests	Feature Selector / Type / Index	Firmware Action Required
	PORT_ENABLE	 Requests port disable. Load xxxB into HPINDEX.2:0, where xxx is the binary representation of the port index Write "000" to bits 2:0 of the port's HPCON SFR (Figure 8-8 on page 8-15) For hub port 4, this will disable address and endpoint decoding for
	· · · · · · · · · · · · · · · · · · ·	the embedded function.
	PORT_SUSPEND	 Requests port resume. Load xxxB into HPINDEX.2:0, where xxx is the binary representation of the port index Write "100" to bits 2:0 of the port's HPCON SFR (Figure 8-8 on page 8-15)
		If port 4 is specified, firmware must also resume any non-hub functionality associated with the embedded function prior to writing to port 4's HPCON. This requires taking any external device hardware out of a low-power suspend mode.
		Request port power off.
		If any port other than port 4 is specified:
	PORT_POWER	Clear bit <i>x</i> of HPPWR (where <i>x</i> is the port specified in the request index field)
ClearPortFeature		 Port power off is not supported for port 4. If port 4 is specified: 1. Load 80H into EPINDEX (for hub endpoint 0) 2. Set TXSTL bit of EPCON SFR so STALL is sent during status stage
	C_PORT_ CONNECTION	 Request to clear port connect status change. 1. Load xxxB into HPINDEX.2:0, where xxx is the binary representation of the port index 2. Clear PCSC bit of HPSC SFR (Figure 8-10 on page 8-21)
	C_PORT_ ENABLE	 Request to clear hardware-initiated port enable/disable status change. 1. Load xxxB into HPINDEX.2:0, where xxx is the binary representation of the port index 2. Clear PESC bit of HPSC SFR (Figure 8-10 on page 8-21)
	C_PORT_ SUSPEND	 Request to clear port suspend status change. 1. Load xxxB into HPINDEX.2:0, where xxx is the binary representation of the port index 2. Clear PSSC bit of HPSC SFR (Figure 8-10 on page 8-21)
	C_PORT_ OVERCURRENT	 Unsupported request to clear port over-current status change. The 8x930Hx implements over-current detection on a hub-wide basis, not on a per-port basis. If received: 1. Load 80H into EPINDEX (for hub endpoint 0) 2. Set TXSTL bit of EPCON SFR so STALL is sent during status stage
	C_PORT_RESET	 Request to clear port reset status change. 1. Load xxxB into HPINDEX.2:0, where xxx is the binary representation of the port index 2. Clear RSTSC bit of HPSC SFR (Figure 8-10 on page 8-21)

9.6.3 Port Status Change Communication

The flowchart in Figure 9-11 shows how the hub communicates a change in port status to the host. This process involves 8X930Hx hardware, 8X930Hx firmware, and PC host firmware. The flow-chart illustrates the complete process at a high level. The process contains the following steps:

1. Any change in a port's reset, suspend, enable, or connect status is communicated to the host via hub endpoint 1's TXDAT register, as shown in Figure 8-7 on page 8-13. The information passed through hub endpoint 1 is sufficient to indicate which port (or the hub itself) changed status, but it does not indicate which status value changed or the current value of any status indicator.

Firmware has no involvement with USB communication to hub endpoint 1 (status change endpoint 1). This communication is handled completely in hardware and is discussed in "USB Hub Endpoints" on page 8-10

- 2. After the host receives notice of a change in port status through hub endpoint 1, host firmware can determine which status value changed and the current value of all the port's status indicators by transmitting a GetPortStatus request through hub endpoint 0. This request includes a Port_Index to tell the 8X930Hx which port is of interest to the host. See the Universal Serial Bus Specification for additional information.
- 3. The host's GetPortStatus request triggers the 8x930Hx' GetPortStatus routine. The firmware response to the GetPortStatus request provides the host with the port's current status along with an indication of any status changes that have occurred. See "GetPortStatus Request Firmware" on page 9-24 for a complete description of this routine.
- 4. The host resets the port status change indicators by issuing a separate ClearPortFeature request for each bit in HPSC that showed a change. Each ClearPortFeature request will include one of the following feature selectors:
 - a. C_PORT_CONNECTION to clear HPSC.PCSC
 - b. C_PORT_ENABLE to clear HPSC.PESC
 - c. C_PORT_SUSPEND— to clear HPSC.PSSC
 - d. C_PORT_RESET to clear HPSC.RSTSC
- 5. 8x930Hx firmware responds to each ClearPortFeature request by performing the actions shown in Table 9-2 on page 9-19.
- 6. Finally, the host must perform any actions necessitated by the status change.

intel

USB PROGRAMMING MODELS




Figure 9-11. Hub-to-host Port Status Communication

9.6.4 Hub Firmware Examples

Several of the firmware routines given in Table 9-2 have been selected as examples. The remaining routines should be coded similarly. The following subsections contain a flowchart and an additional explanation for these routines:

• GetPortStatus (Port_Index)

- SetPortFeature (PORT_SUSPEND)
- SetPortFeature (PORT_RESET)

9.6.4.1 GetPortStatus Request Firmware

Firmware responds to a GetPortStatus call by returning four bytes to the host using the flowchart procedure shown in Figure 9-12. The four bytes are arranged into a two-byte port status field and a two-byte port change field containing the contents of the HPSTAT and HPSC SFRs, respectively. Figure 9-13 shows the relationship between the four bytes returned by firmware and the contents of the HPSTAT and HPSC registers.




Figure 9-12. GetPortStatus Request

Transferring the contents of HPSTAT and HPSC into TXDAT requires additional code not shown in the flowchart. The bits of HPSTAT must be "converted" into a two-byte port status field, as

USB PROGRAMMING MODELS



shown in Figure 9-13, and transmitted to the host LSB first. The bits of HPSC must also be transmitted in a two-byte format, called the port change field.

The bit names are given in Figure 9-13, along with their position in the register (shown below the bit name) and their position in the transmitted two-byte field (shown above the bit names). Firmware must transmit the four bytes to the host in the byte order indicated (above the bit position).

NOTE

The HPSTAT bits are not directly mapped into the port status field. Firmware must clear bit three of byte one to indicate that power is normal (not overcurrent) for the port. This is done because the 8x930Hx indicates overcurrent on a ganged, not per-port, basis.




Figure 9-13. Firmware Response to GetPortStatus

9.6.4.2 SetPortFeature (PORT_SUSPEND) Firmware

This USB request suspends the downstream ports. The number of the port to be suspended is included in the request from the host. If hub port 4 is specified, firmware must also suspend any non-hub functionality associated with the embedded function and place any external device hardware into low-power suspend mode prior to writing to hub port 4's HPCON SFR.

To implement this routine, firmware must write "011" to bits 2:0 of the port's HPCON SFR. The flowchart in Figure 9-14 illustrates the process.




Figure 9-14. SetPortFeature (PORT_SUSPEND) Routine

USB PROGRAMMING MODELS

intel

9.6.4.3 SetPortFeature (PORT_RESET) Firmware

This USB request resets the downstream ports. The number of the port to be reset is included in the request from the host. To implement this routine, firmware must write "010" to bits 2:0 of the port's HPCON SFR. The flowchart in Figure 9-15 illustrates the process. Refer to Section 11.6.2 of the *Universal Serial Bus Specification* for a detailed description of this USB command.




Figure 9-15. SetPortFeature (PORT_RESET) Routine

If port 4 is specified, firmware must reset all non-hub functionality in the microcontroller. Firmware must gracefully shut-down the application code, peripherals, etc. prior to writing to port 4's HPCON.

Upon writing to port 4's HPCON SFR, a hardware reset is applied to the FIU and function FIFOs. When this reset is applied, the embedded function's EPCON, FIFLG, FIE, TXSTAT, RXSTAT, TXCON, RXCON, FADDR, and PCON1 SFRs are reset to their default values, as are the SO-FACK, ASOF, SOFIE, and SOFODIS bits of SOFH. The EPINDEX and SOFL SFRs remain un-

changed. These SFRs are reset immediately after the write to HPCON, however bus traffic to the embedded function remains inactive for 15 ms. You may use this time frame to initialize the embedded function.

intel

10

Input/Output Ports



CHAPTER 10 INPUT/OUTPUT PORTS

The 8x930 has four 8-bit input/output (I/O) ports for general-purpose I/O, external memory operations, and specific alternate functions (see Table 10-1). This chapter describes the ports and provides information on port loading, read-modify-write instructions, and external memory accesses. Chapter 16, "External Memory Interface," contains additional information about external memory operations.

10.1 INPUT/OUTPUT PORT OVERVIEW

All four 8x930 I/O ports are bidirectional. Each port contains a latch, an output driver, and an input buffer. Port 0 and port 2 output drivers and input buffers facilitate external memory operations. Port 0 drives the lower address byte onto the parallel address bus, and port 2 drives the upper address byte onto the bus. In nonpage mode, the data is multiplexed with the lower address byte on port 0. In page mode, the data is multiplexed with the upper address byte on port 2. Port 1 and port 3 provide both general-purpose I/O and special alternate functions.

Pin Name	Туре	Alternate Pin Name	Alternate Description	Alternate Type
P0.7:0	I/O	AD7:0	Address/Data (Nonpage Mode), Address (Page Mode)	I/O
P1.0	I/O	T2	Timer 2 Clock Input/Output	I/O
P1.1	I/O	T2EX	Timer 2 External Input	1
P1.2	I/O	ECI	PCA External Clock Input	I
P1.3	I/O	CEX0	PCA Module 0 I/O	I/O
P1.4	I/O	CEX1	PCA Module 1 I/O	I/O
P1.5	I/O	CEX2	PCA Module 2 I/O	I/O
P1.6	I/O	CEX3/WAIT#	PCA Module 3 I/O	I/O
P1.7	I/O	CEX4/A17/WCLK	PCA Module 4 I/O or 18th Address Bit	I/O(O)
P2.7:0	I/O	A15:8	Address (Nonpage Mode), Address/Data (Page Mode)	I/O
P3.0	I/O	RXD	Serial Port Receive Data Input	I (I/O)
P3.1	I/O	TXD	Serial Port Transmit Data Output	O (O)
P3.2	I/O	INT0#	External Interrupt 0	I
P3.3	I/O	INT1#	External Interrupt 1	· .1
P3.4	. I/O	то	Timer 0 Input	I
P3.5	I/O	T1	Timer 1 Input	I
P3.6	I/O	WR#	Write Signal to External Memory	0
P3.7	I/O	RD#/A16	Read Signal to External Memory or 17th Address Bit	0

Table 10-1. Input/Output Port Pin Descriptions

10.2 I/O CONFIGURATIONS

Each port SFR operates via type-D latches, as illustrated in Figure 10-1 for ports 1 and 3. A CPU "write to latch" signal initiates transfer of internal bus data into the type-D latch. A CPU "read latch" signal transfers the latched Q output onto the internal bus. Similarly, a "read pin" signal transfers the logical level of the port pin. Some port data instructions activate the "read latch" signal while others activate the "read pin" signal. Latch instructions are referred to as read-modify-write instructions (see "Read-Modify-Write Instructions" on page 10-5). Each I/O line may be independently programmed as input or output.

10.3 PORT 1 AND PORT 3

Figure 10-1 shows the structure of ports 1 and 3, which have internal pullups. An external source can pull the pin low. Each port pin can be configured either for general-purpose I/O or for its alternate input or output function (Table 10-1).

To use a pin for general-purpose output, set or clear the corresponding bit in the Px register (x = 1, 3). To use a pin for general-purpose input, set the bit in the Px register. This turns off the output driver FET.

To configure a pin for its alternate function, set the bit in the Px register. When the latch is set, the "alternate output function" signal controls the output level (Figure 10-1). The operation of ports 1 and 3 is discussed further in "Quasi-bidirectional Port Operation" on page 10-5.

10.4 PORT 0 AND PORT 2

Ports 0 and 2 are used for general-purpose I/O or as the external address/data bus. Port 0, shown in Figure 10-2, differs from the other ports in not having internal pullups. Figure 10-3 on page 10-4 shows the structure of port 2. An external source can pull a port 2 pin low.

To use a pin for general-purpose output, set or clear the corresponding bit in the Px register (x = 0, 2). To use a pin for general-purpose input, set the bit in the Px register to turn off the output driver FET.

INPUT/OUTPUT PORTS

intel




Figure 10-1. Port 1 and Port 3 Structure




Figure 10-2. Port 0 Structure




Figure 10-3. Port 2 Structure

When port 0 and port 2 are used for an external memory cycle, an internal control signal switches the output-driver input from the latch output to the internal address/data line. "External Memory Access" on page 10-7 discusses the operation of port 0 and port 2 as the external address/data bus.

NOTE

Port 0 and port 2 are precluded from use as general purpose I/O ports when used as address/data bus drivers.

Port 0 internal pullups assist the logic-one output for memory bus cycles only. Except for these bus cycles, the pullup FET is off. All other port 0 outputs are open drain.

10.5 READ-MODIFY-WRITE INSTRUCTIONS

Some instructions read the latch data rather than the pin data. The latch based instructions read the data, modify the data, and then rewrite the latch. These are called "read-modify-write" instructions. Table 10-2 contains a complete list of these special instructions. When the destination operand is a port, or a port bit, these instructions read the latch rather than the pin.

Instruction	Description	
ANL	logical AND, e.g., ANL P1, A	
ORL	logical OR, e.g., ORL P2, A	
XRL	logical EX-OR, e.g., XRL P3, A	
JBC	jump if bit = 1 and clear bit, e.g., JBC P1.1, LABEL	
CPL	complement bit, e.g., CPL P3.0	
INC	increment, e.g., INC P2	
DEC	decrement, e.g., DEC P2	
DJNZ	decrement and jump if not zero, e.g., DJNZ P3, LABEL	
MOV PX.Y, C	move carry bit to bit Y of port X	
CLR PX.Y	clear bit Y of port X	
SETB PX.Y set bit Y of port x		

Table 10-2. Re	ad-Modify-Write	Instructions
----------------	-----------------	--------------

It is not obvious that the last three instructions in Table 10-2 are read-modify-write instructions. These instructions read the port (all eight bits), modify the specifically addressed bit, and write the new byte back to the latch. These read-modify-write instructions are directed to the latch rather than the pin in order to avoid possible misinterpretation of voltage (and therefore, logic) levels at the pin. For example, a port bit used to drive the base of an external bipolar transistor cannot rise above the transistor's base-emitter junction voltage (a value lower than V_{IL}). With a logic one written to the bit, attempts by the CPU to read the port at the pin are misinterpreted as logic zero. A read of the latch rather than the pin returns the correct logic-one value.

10.6 QUASI-BIDIRECTIONAL PORT OPERATION

Port 1, port 2, and port 3 have fixed internal pullups and are referred to as "quasi-bidirectional" ports. When configured as an input, the pin impedance appears as logic one and sources current (see the 8x930 datasheet) in response to an external logic-zero condition. Port 0 is a "true bidirectional" pin. The pin floats when configured as input. Resets write logical one to all port latches. If logical zero is subsequently written to a port latch, it can be returned to input conditions by a logical one written to the latch. For additional electrical information, refer to the current 8x930 datasheet.

NOTE

Port latch values change near the end of read-modify-write instruction cycles. Output buffers (and therefore the pin state) update early in the instruction after the read-modify-write instruction cycle.

Logical zero-to-one transitions in port 1, port 2, and port 3 utilize an additional pullup to aid this logic transition (see Figure 10-4). This increases switch speed. The extra pullup briefly sources 100 times the normal internal circuit current. The internal pullups are field-effect transistors rather than linear resistors. Pullups consist of three p-channel FET (pFET) devices. A pFET is on when the gate senses logical zero and off when the gate senses logical one. pFET #1 is turned on for two oscillator periods immediately after a zero-to-one transition in the port latch. A logic one at the port pin turns on pFET #3 (a weak pullup) through the inverter. This inverter and pFET pair form a latch to drive logic one. pFET #2 is a very weak pullup switched on whenever the associated nFET is switched off. This is a traditional CMOS switch convention. Current strengths are 1/10 that of pFET #3.




Figure 10-4. Internal Pullup Configurations

10.7 PORT LOADING

Output buffers of port 1, port 2, and port 3 can each sink 1.6 mA at logic zero (see V_{OL} specifications in the 8x930 data sheet). These port pins can be driven by open-collector and open-drain devices. Logic zero-to-one transitions occur slowly as limited current pulls the pin to a logic-one condition (Figure 10-4 on page 10-6). A logic-zero input turns off pFET #3. This leaves only pFET #2 weakly in support of the transition. In external bus mode, port 0 output buffers each sink 3.2 mA at logic zero (see V_{OL1} in the 8x930 data sheet). However, the port 0 pins require external pullups to drive external gate inputs. See the latest revision of the 8x930 datasheet for complete electrical design information. External circuits must be designed to limit current requirements to these conditions.

10.8 EXTERNAL MEMORY ACCESS

The external bus structure is different for page mode and nonpage mode. In nonpage mode (used by MCS 51 microcontrollers), port 2 outputs the upper address byte; the lower address byte and the data are multiplexed on port 0. In page mode, the upper address byte and the data are multiplexed on port 2, while port 0 outputs the lower address byte.

The 8x930 CPU writes FFH to the P0 register for all external memory bus cycles. This overwrites previous information in P0. In contrast, the P2 register is unmodified for external bus cycles. When address bits or data bits are not on the port 2 pins, the bit values in P2 appear on the port 2 pins.

In nonpage mode, port 0 uses a strong internal pullup FET to output ones or a strong internal pulldown FET to output zeros for the lower address byte and the data. Port 0 is in a high-impedance state for data input.

In page mode, port 0 uses a strong internal pullup FET to output ones or a strong internal pulldown FET to output zeros for the lower address byte or a strong internal pulldown FET to output zeros for the upper address byte.

In nonpage mode, port 2 uses a strong internal pullup FET to output ones or a strong internal pulldown FET to output zeros for the upper address byte. In page mode, port 2 uses a strong internal pullup FET to output ones or a strong internal pulldown FET to output zeros for the upper address byte and data. Port 2 is in a high-impedance state for data input.

NOTE

In external bus mode port 0 outputs do not require external pullups.

There are two types of external memory accesses: external program memory and external data memory (see Chapter 16, "External Memory Interface"). External program memories utilize signal PSEN# as a read strobe. MCS 51 microcontrollers use RD# (read) or WR# (write) to strobe memory for data accesses. Depending on its RD1:0 configuration bits, the 8x930 uses PSEN# or RD# for data reads (See "Configuration Bits RD1:0" on page 4-8).

During instruction fetches, external program memory can transfer instructions with 16-bit addresses for binary-compatible code or with the external bus configured for extended memory addressing (17-bit or 18-bit).

External data memory transfers use an 8-, 16-, 17-, or 18-bit address bus, depending on the instruction and the configuration of the external bus. Table 10-3 lists the instructions that can be used for these bus widths.

Bus Width Instructions	
8	MOVX @Ri; MOV @Rm; MOV dir8
16	MOVX @DPTR; MOV @WRj; MOV @WRj+dis; MOV dir16
17	MOV @DRk; MOV @DRk+dis
18	MOV @DRk; MOV @DRk+dis

Table 10-3. Instructions for External Data Moves

NOTE

Avoid MOV P0 instructions for external memory accesses. These instructions can corrupt input code bytes at port 0.

External signal ALE (address latch enable) facilitates external address latch capture. The address byte is valid after the ALE pin drives V_{OL} . For write cycles, valid data is written to port 0 just prior to the write (WR#) pin asserting V_{OL} . Data remains valid until WR# is undriven. For read cycles, data returned from external memory must appear at port 0 before the read (RD#) pin is undriven (refer to the 8x930 datasheet for specifications). Wait states, by definition, affect bus-timing.

11

Timer/Counters and Watchdog Timer



CHAPTER 11 TIMER/COUNTERS AND WATCHDOG TIMER

This chapter describes the timer/counters and the watchdog timer (WDT) included as peripherals on the 8x930. When operating as a timer, a timer/counter runs for a programmed length of time, then issues an interrupt request. When operating as a counter, a timer/counter counts negative transitions on an external pin. After a preset number of counts, the counter issues an interrupt request.

The watchdog timer provides a way to monitor system operation. It causes a system reset if a firmware malfunction allows it to expire. The watchdog timer is covered in "Watchdog Timer" on page 11-16.

11.1 TIMER/COUNTER OVERVIEW

The 8x930 contains three general-purpose, 16-bit timer/counters. Although they are identified as timer 0, timer 1, and timer 2, you can independently configure each to operate in a variety of modes as a timer or as an event counter. Each timer employs two 8-bit timer registers, used separately or in cascade, to maintain the count. The timer registers and associated control and capture registers are implemented as addressable special function registers (SFRs). Four of the SFRs provide programmable control of the timers as follows:

- Timer/counter mode control register (TMOD) and timer/counter control register (TCON) control timer 0 and timer 1
- Timer/counter 2 mode control register (T2MOD) and timer/counter 2 control register (T2CON) control timer 2

Table 11-1 describes the external signals referred to in this chapter. Table 11-2 briefly describes the SFRs referred to in this chapter. For a map of the SFR address space, see Table 3-5 on page 3-16.

11.2 TIMER/COUNTER OPERATION

The block diagram in Figure 11-1 depicts the basic logic of the timers. Here timer registers THx and TLx (x = 0, 1, and 2) connect in cascade to form a 16-bit timer. Setting the run control bit (TRx) turns the timer on by allowing the selected input to increment TLx. When TLx overflows it increments THx; when THx overflows it sets the timer overflow flag (TFx) in the TCON or T2CON register. Setting the run control bit does not clear the THx and TLx timer registers. The timer registers can be accessed to obtain the current count or to enter preset values. Timer 0 and timer 1 can also be controlled by external pin INTx# to facilitate pulse width measurements.

The CTx# control bit selects timer operation or counter operation by selecting the divided-down system clock or external pin Tx as the source for the counted signal.

For timer operation (C/Tx# = 0), the timer register counts the divided-down system clock. The timer register is incremented once every peripheral cycle (once every six states). That is, at the internal clock frequency divided by six (F_{CLK}/6). Exceptions are the timer 2 clock-out and baud



rate modes, in which the timer register is incremented at the internal clock rate (F_{CLK}). See "Clock and Reset Unit" on page 2-9. Table 2-4 on page 2-10 and Figures 2-7, and 2-8 on page 2-11 show the relationship between F_{OSC} , F_{CLK} , state times, and peripheral cycles. Also see the 8x930 clock circuit block diagram in Figure 2-6 on page 2-9.

NOTE

The timing calculations in this chapter are based on the value of F_{CLK} , which is a function of PLLSEL2:0. See Table 2-4 on page 2-10.

For counter operation (C/Tx# = 1), the timer register counts the negative transitions on the Tx external input pin. The external input is sampled during every S5P2 state. "Clock and Reset Unit" on page 2-9 describes the notation for the states in a peripheral cycle. When the sample is high in one cycle and low in the next, the counter is incremented. The new count value appears in the register during the next S3P1 state after the transition was detected. Since it takes two peripheral cycles to recognize a negative transition, the maximum count rate is $F_{CLK}/12$. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full peripheral cycle.

Signal Name	Туре	Description	Alternate Function
T2	I/O	Timer 2 Clock Input/Output . This signal is the external clock input for the timer 2 capture mode; and it is the timer 2 clock-output for the clock-out mode.	P1.0
T2EX	I	Timer 2 External Input. In timer 2 capture mode, a falling edge initiates a capture of the timer 2 registers. In auto-reload mode, a falling edge causes the timer 2 registers to be reloaded. In the up-down counter mode, this signal determines the count direction: high = up, low = down.	P1.1
INT1:0#	1:0# I External Interrupts 1:0. These inputs set the IE1:0 interrupt flags in the TCON register. TCON bits IT1:0 select the triggering method: IT1:0 = 1 selects edge-triggered (high-to-low);IT1:0 = 0 selects level-triggered (active low). INT1:0# also serves as external run control for timer 1:0 when selected by TCON bits GATE1:0#.		P3.3:2
T1:0	1	Timer 1:0 External Clock Inputs . When timer 1:0 operates as a counter, a falling edge on the T1:0 pin increments the count.	P3.5:4




Figure 11-1. Basic Logic of the Timer/Counters

Mnemonic	Description	Address
TLO THO	Timer 0 Timer Registers. Used separately as 8-bit counters or in cascade as a 16-bit counter. Counts an internal clock signal with frequency $F_{CLK}/6$ (timer operation) or an external input (event counter operation).	S:8AH S:8CH
TL1 TH1	Timer 1 Timer Registers. Used separately as 8-bit counters or in cascade as a 16-bit counter. Counts an internal clock signal with frequency $F_{CLK}/6$ (timer operation) or an external input (event counter operation).	S:8BH S:8DH
TL2 TH2	Timer 2 Timer Registers. TL2 and TH2 connect in cascade to provide a 16-bit counter. Counts an internal clock signal with frequency $F_{CLK}/6$ (timer operation) or an external input (event counter operation).	S:CCH S:CDH
TCON	Timer 0/1 Control Register. Contains the run control bits, overflow flags, interrupt flags, and interrupt-type control bits for timer 0 and timer 1.	S:88H
TMOD	Timer 0/1 Mode Control Register. Contains the mode select bits, counter/timer select bits, and external control gate bits for timer 0 and timer 1.	S:89H
T2CON	Timer 2 Control Register. Contains the receive clock, transmit clock, and capture/reload bits used to configure timer 2. Also contains the run control bit, counter/timer select bit, overflow flag, external flag, and external enable for timer 2.	S:C8H
T2MOD	Timer 2 Mode Control Register. Contains the timer 2 output enable and down count enable bits.	S:C9H
RCAP2L RCAP2H	Timer 2 Reload/Capture Registers (RCAP2L, RCAP2H). Provide values to and receive values from the timer registers (TL2,TH2).	S:CAH S:CBH
WDTRST	Watchdog Timer Reset Register (WDTRST). Used to reset and enable the WDT.	S:A6H

Table 11-2. Timer/Counter and Watchdog Timer SFRs

11.3 TIMER 0

Timer 0 functions as either a timer or event counter in four modes of operation. Figures 11-2, 11-3, and 11-4 show the logical configuration of each mode.

Timer 0 is controlled by the four low-order bits of the TMOD register (Figure 11-5) and bits 5, 4, 1, and 0 of the TCON register (Figure 11-6). The TMOD register selects the method of timer gating (GATE0), timer or counter operation (T/C0#), and mode of operation (M10 and M00). The TCON register provides timer 0 control functions: overflow flag (TF0), run control (TR0), interrupt flag (IE0), and interrupt type control (IT0).

For normal timer operation (GATE0 = 0), setting TR0 allows TL0 to be incremented by the selected input. Setting GATE0 and TR0 allows external pin INT0# to control timer operation. This setup can be used to make pulse width measurements. See "Pulse Width Measurements" on page 11-10.

Timer 0 overflow (count rolls over from all 1s to all 0s) sets the TF0 flag generating an interrupt request.

11.3.1 Mode 0 (13-bit Timer)

Mode 0 configures timer 0 as a 13-bit timer which is set up as an 8-bit timer (TH0 register) with a modulo 32 prescalar implemented with the lower five bits of the TL0 register (Figure 11-2). The upper three bits of the TL0 register are indeterminate and should be ignored. Prescalar overflow increments the TH0 register.

11.3.2 Mode 1 (16-bit Timer)

Mode 1 configures timer 0 as a 16-bit timer with TH0 and TL0 connected in cascade (Figure 11-2). The selected input increments TL0.




Figure 11-2. Timer 0/1 in Mode 0 and Mode 1



11.3.3 Mode 2 (8-bit Timer With Auto-reload)

Mode 2 configures timer 0 as an 8-bit timer (TL0 register) that automatically reloads from the TH0 register (Figure 11-3). TL0 overflow sets the timer overflow flag (TF0) in the TCON register and reloads TL0 with the contents of TH0, which is preset by firmware. When the interrupt request is serviced, hardware clears TF0. The reload leaves TH0 unchanged. See "Auto-reload Set-up Example" on page 11-9.




Figure 11-3. Timer 0/1 in Mode 2, Auto-reload

11.3.4 Mode 3 (Two 8-bit Timers)

Mode 3 configures timer 0 such that registers TL0 and TH0 operate as separate 8-bit timers (Figure 11-4). This mode is provided for applications requiring an additional 8-bit timer or counter. TL0 uses the timer 0 control bits C/T0# and GATE0 in TMOD, and TR0 and TF0 in TCON in the normal manner. TH0 is locked into a timer function (counting F_{CLK} /6) and takes over use of the timer 1 interrupt (TF1) and run control (TR1) bits. Thus, operation of timer 1 is restricted when timer 0 is in mode 3. See the last paragraph of "Timer 1" on page 11-6 and "Mode 3 (Halt)" on page 11-9.




Figure 11-4. Timer 0 in Mode 3, Two 8-bit Timers

11.4 TIMER 1

Timer 1 functions as either a timer or event counter in three modes of operation. Figures 11-2 and 11-3 show the logical configuration for modes 0, 1, and 2. Timer 1's mode 3 is a hold-count mode.

Timer 1 is controlled by the four high-order bits of the TMOD register (Figure 11-5) and bits 7, 6, 3, and 2 of the TCON register (Figure 11-6). The TMOD register selects the method of timer gating (GATE1), timer or counter operation (T/C1#), and mode of operation (M11 and M01). The TCON register provides timer 1 control functions: overflow flag (TF1), run control (TR1), interrupt flag (IE1), and interrupt type control (IT1).

Timer 1 operation in modes 0, 1, and 2 is identical to timer 0. Timer 1 can serve as the baud rate generator for the serial port. Mode 2 is best suited for this purpose.

For normal timer operation (GATE1 = 0), setting TR1 allows timer register TL1 to be incremented by the selected input. Setting GATE1 and TR1 allows external pin INT1# to control timer operation. This setup can be used to make pulse width measurements. See "Pulse Width Measurements" on page 11-10.

Timer 1 overflow (count rolls over from all 1s to all 0s) sets the TF1 flag, generating an interrupt request.

When timer 0 is in mode 3, it uses timer 1's overflow flag (TF1) and run control bit (TR1). For this situation, use timer 1 only for applications that do not require an interrupt (such as a baud rate generator for the serial interface port) and switch timer 1 in and out of mode 3 to turn it off and on.

TIMER/COUNTERS AND WATCHDOG TIMER

TMOD		Address: S:89H Reset State: 0000 0000B		
		ol Register. Contains mode select, run control select, and counter/timer ner 0 and timer 1.		
7		0		
GATE1	C/T1#	M11 M01 GATE0 C/T0# M10 M00		
NG LL COM				
Bit Bit Function				
7	GATE1	Timer 1 Gate:		
		When GATE1 = 0, run control bit TR1 gates the input signal to the timer register. When GATE1 = 1 and TR1 = 1, external signal INT1 gates the timer input.		
6	C/T1#	Timer 1 Counter/Timer Select:		
		C/T1# = 0 selects timer operation: timer 1 counts the divided-down		
	system clock. C/T1# = 1 selects counter operation: timer 1 counts negative transitions on external pin T1.			
5, 4	M11, M01	Timer 1 Mode Select:		
		M11 M01 0 0 Mode 0: 8-bit timer/counter (TH1) with 5-bit prescalar (TL1) 0 1 Mode 1: 16-bit timer/counter 1 0 Mode 2: 8-bit auto-reload timer/counter (TL1). Reloaded from TH1 at overflow.		
		1 1 Mode 3: Timer 1 halted. Retains count.		
3	GATE0	Timer 0 Gate:		
		When GATE0 = 0, run control bit TR0 gates the input signal to the timer register. When GATE0 = 1 and TR0 = 1, external signal INT0 gates the timer input.		
2	C/T0#	Timer 0 Counter/Timer Select:		
		C/T0# = 0 selects timer operation: timer 0 counts the divided-down system clock. C/T0# = 1 selects counter operation: timer 0 counts negative transitions on external pin T0.		
1, 0	M10, M00	Timer 0 Mode Select:		
		M10 M00		
		0 0 Mode 0: 8-bit timer/counter (T0) with 5-bit prescalar (TL0)		
		0 1 Mode 1: 16-bit timer/counter 1 0 Mode 2: 8-bit auto-reload timer/counter (TL0). Reloaded		
		from TH0 at overflow. 1 1 Mode 3: TL0 is an 8-bit timer/counter. TH0 is an 8-bit timer using timer 1's TR1 and TF1 bits.		

Figure 11-5. TMOD: Timer/Counter Mode Control Register



0

TCON	Address: Reset State:	S:88H 0000 0000B
Timer/Counter Control Reg	ister. Contains the overflow and external interrupt flags and th	ne run control

Imer/Counter Control Register. Contains the overflow and external interrupt flags and the run control and interrupt transition select bits for timer 0 and timer 1.

7

TF1 TR1 TF0 TR0 IE1 IT1	IEO ITO
-------------------------	---------

Bit Number	Bit Mnemonic	Function
7 TF1		Timer 1 Overflow Flag:
		Set by hardware when the timer 1 register overflows. Cleared by hardware when the processor vectors to the interrupt routine.
6	TR1	Timer 1 Run Control Bit:
		Set/cleared by firmware to turn timer 1 on/off.
5	TF0	Timer 0 Overflow Flag:
		Set by hardware when the timer 0 register overflows. Cleared by hardware when the processor vectors to the interrupt routine.
4	TR0	Timer 0 Run Control Bit:
		Set/cleared by firmware to turn timer 1 on/off.
3 IE1		Interrupt 1 Flag:
		Set by hardware when an external interrupt is detected on the INT1# pin. Edge- or level- triggered (see IT1). Cleared when interrupt is processed if edge-triggered.
2	IT1	Interrupt 1 Type Control Bit:
		Set this bit to select edge-triggered (high-to-low) for external interrupt 1. Clear this bit to select level-triggered (active low).
1	IE0	Interrupt 0 Flag:
		Set by hardware when an external interrupt is detected on the INTO# pin. Edge- or level- triggered (see ITO). Cleared when interrupt is processed if edge-triggered.
0	ITO	Interrupt 0 Type Control Bit:
		Set this bit to select edge-triggered (high-to-low) for external interrupt 0. Clear this bit to select level-triggered (active low).

Figure 11-6. TCON: Timer/Counter Control Register

TIMER/COUNTERS AND WATCHDOG TIMER

11.4.1 Mode 0 (13-bit Timer)

Mode 0 configures timer 0 as a 13-bit timer, which is set up as an 8-bit timer (TH1 register) with a modulo-32 prescalar implemented with the lower five bits of the TL1 register (Figure 11-2). The upper three bits of the TL1 register are ignored. Prescalar overflow increments the TH1 register.

11.4.2 Mode 1 (16-bit Timer)

Mode 1 configures timer 1 as a 16-bit timer with TH1 and TL1 connected in cascade (Figure 11-2). The selected input increments TL1.

11.4.3 Mode 2 (8-bit Timer with Auto-reload)

Mode 2 configures timer 1 as an 8-bit timer (TL1 register) with automatic reload from the TH1 register on overflow (Figure 11-3). Overflow from TL1 sets overflow flag TF1 in the TCON register and reloads TL1 with the contents of TH1, which is preset by firmware. The reload leaves TH1 unchanged. See "Auto-reload Setup Example" on page 11-9.

11.4.4 Mode 3 (Halt)

Placing timer 1 in mode 3 causes it to halt and hold its count. This can be used to halt timer 1 when the TR1 run control bit is not available (i.e., when timer 0 is in mode 3). See the final paragraph of "Timer 1" on page 11-6.

11.5 TIMER 0/1 APPLICATIONS

Timer 0 and timer 1 are general purpose timers that can be used in a variety of ways. The timer applications presented in this section are intended to demonstrate timer setup, and do not represent the only arrangement nor necessarily the best arrangement for a given task. These examples employ timer 0, but timer 1 can be set up in the same manner using the appropriate registers.

11.5.1 Auto-reload Setup Example

Timer 0 can be configured as an eight-bit timer (TL0) with automatic reload as follows:

- 1. Program the four low-order bits of the TMOD register (Figure 11-5) to specify: mode 2 for timer 0, C/T0# = 0 to select $F_{CLK}/6$ as the timer input, and GATE0 = 0 to select TR0 as the timer run control.
- 2. Enter an eight-bit initial value (n_0) in timer register TL0, so that the timer overflows after the desired number of peripheral cycles.
- 3. Enter an eight-bit reload value (n_R) in register TH0. This can be the same as n_0 or different, depending on the application.
- 4. Set the TR0 bit in the TCON register (Figure 11-6) to start the timer. Timer overflow occurs after FFH + 1 n_0 peripheral cycles, setting the TF0 flag and loading n_R into TL0 from TH0. When the interrupt is serviced, hardware clears TF0.



- 5. The timer continues to overflow and generate interrupt requests every FFH + 1 n_R peripheral cycles.
- 6. To halt the timer, clear the TR0 bit.

11.5.2 Pulse Width Measurements

For timer 0 and timer 1, setting GATEx and TRx allows an external waveform at pin INTx# to turn the timer on and off. This setup can be used to measure the width of a positive-going pulse present at pin INTx#. Pulse width measurements using timer 0 in mode 1 can be made as follows:

- 1. Program the four low-order bits of the TMOD register (Figure 11-5) to specify: mode 1 for timer 0, C/T0# = 0 to select $F_{CLK}/6$ as the timer input, and GATE0 = 1 to select INT0 as timer run control.
- 2. Enter an initial value of all zeros in the 16-bit timer register TH0/TL0, or read and store the current contents of the register.
- 3. Set the TR0 bit in the TCON register (Figure 11-6) to enable INT0.
- 4. Apply the pulse to be measured to pin INTO. The timer runs when the pulse waveform is high.
- 5. Clear the TR0 bit to disable INT0.
- 6. Read timer register TH0/TL0 to obtain the new value.
- 7. Calculate pulse width = $6T_{CLK} \times (\text{new value} \text{initial value})$.
- 8. Example 1, PLLSEL2:0 = 100 (low speed): $F_{OSC} = 12$ MHz, $F_{CLK} = 6$ MHz, $T_{CLK} = 0.16667 \mu s$. If the new value = 10,000₁₀ counts and the initial value = 0, the pulse width = 6(0.16667) x (10,000 0) = 1 $\mu s \times 10,000 = 10$ ms.

Example 2, PLLSEL2:0 = 110 (full speed): $F_{OSC} = 12$ MHz, $F_{CLK} = 12$ MHz, $T_{CLK} = 0.08333$ µs. If the new value = 10,000₁₀ counts and the initial value = 0, the pulse width = 6(0.08333) x (10,000 - 0) = 0.5 µs × 10,000 = 5 ms.

11.6 TIMER 2

Timer 2 is a 16-bit timer/counter. The count is maintained by two 8-bit timer registers, TH2 and TL2, connected in cascade. The timer/counter 2 mode control register (T2MOD) as shown in Figure 11-11 on page 11-16) and the timer/counter 2 control register (T2CON) as shown in Figure 11-12 on page 11-17) control the operation of timer 2.

Timer 2 provides the following operating modes: capture mode, auto-reload mode, baud rate generator mode, and programmable clock-out mode. Select the operating mode with T2MOD and TCON register bits as shown in Table 11-3 on page 11-15. Auto-reload is the default mode. Setting RCLK and/or TCLK selects the baud rate generator mode.

Timer 2 operation is similar to timer 0 and timer 1. C/T2# selects the divided-down system clock (timer operation) or external pin T2 (counter operation) as the timer register input. Setting TF2 allows TL2 to be incremented by the selected input.

TIMER/COUNTERS AND WATCHDOG TIMER

The operating modes are described in the following paragraphs. Block diagrams in Figures 11-7 through 11-10 show the timer 2 configuration for each mode.

11.6.1 Capture Mode

In the capture mode, timer 2 functions as a 16-bit timer or counter (Figure 11-7). An overflow condition sets bit TF2, which you can use to request an interrupt. Setting the external enable bit EXEN2 allows the RCAP2H and RCAP2L registers to capture the current value in timer registers TH2 and TL2 in response to a 1-to-0 transition at external input T2EX. The transition at T2EX also sets bit EXF2 in T2CON. The EXF2 bit, like TF2, can generate an interrupt.




Figure 11-7. Timer 2: Capture Mode

11.6.2 Auto-reload Mode

The auto-reload mode configures timer 2 as a 16-bit timer or event counter with automatic reload. The timer operates an as an up counter or as an up/down counter, as determined by the down counter enable bit (DCEN). At device reset, DCEN is cleared, so in the auto-reload mode, timer 2 defaults to operation as an up counter.

11.6.2.1 Up Counter Operation

When DCEN = 0, timer 2 operates as an up counter (Figure 11-8). The external enable bit EXEN2 in the T2CON register provides two options (Figure 11-12). If EXEN2 = 0, timer 2 counts up to FFFFH and sets the TF2 overflow flag. The overflow condition loads the 16-bit value in the reload/capture registers (RCAP2H, RCAP2L) into the timer registers (TH2, TL2). The values in RCAP2H and RCAP2L are preset by firmware.

If EXEN2 = 1, the timer registers are reloaded by either a timer overflow or a high-to-low transition at external input T2EX. This transition also sets the EXF2 bit in the T2CON register. Either TF2 or EXF2 bit can generate a timer 2 interrupt request.




Figure 11-8. Timer 2: Auto-reload Mode (DCEN = 0)



11.6.3 Up/Down Counter Operation

When DCEN = 1, timer 2 operates as an up/down counter (Figure 11-9). External pin T2EX controls the direction of the count (Table 11-1 on page 11-2). When T2EX is high, timer 2 counts up. The timer overflow occurs at FFFFH which sets the timer 2 overflow flag (TF2) and generates an interrupt request. The overflow also causes the 16-bit value in RCAP2H and RCAP2L to be loaded into the timer registers TH2 and TL2.

When T2EX is low, timer 2 counts down. Timer underflow occurs when the count in the timer registers (TH2, TL2) equals the value stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and reloads FFFFH into the timer registers.

The EXF2 bit toggles when timer 2 overflows or underflows, changing the direction of the count. When timer 2 operates as an up/down counter, EXF2 does not generate an interrupt. This bit can be used to provide 17-bit resolution.




Figure 11-9. Timer 2: Auto-reload Mode (DCEN = 1)

11.6.4 Baud Rate Generator Mode

This mode configures timer 2 as a baud rate generator for use with the serial port. Select this mode by setting the RCLK and/or TCLK bits in T2CON. See Table 11-3. For details regarding this mode of operation, refer to "Baud Rates" on page 13-10.

int

11.6.5 Clock-out Mode

In the clock-out mode, timer 2 functions as a 50%-duty-cycle, variable-frequency clock (Figure 11-10). The generated clock signal appears on pin T2. The input clock increments TL0 at the internal clock frequency (F_{CLK}). The timer repeatedly counts to overflow from a preloaded value. At overflow, the contents of the RCAP2H and RCAP2L registers are loaded into TH2/TL2. In this mode, timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency as a function of F_{CLK} (Table 2-4 on page 2-10) and the value in the RCAP2H and RCAP2L registers:

Clock-out Frequency = $\frac{F_{CLK}}{2 \times (65535 - RCAP2H, RCAP2L)}$

For PLLSEL2:0 = 100 (low speed, $F_{CLK} = 6 \text{ MHz}$), timer 2 has a programmable frequency range of 45.8 Hz to 3 MHz. For PLLSEL2:0 = 110 (full speed, $F_{CLK} = 12 \text{ MHz}$), timer 2 has a programmable frequency range of 91.6 Hz to 6 MHz.

Timer 2 is programmed for the clock-out mode as follows:

- 1. Set the T2OE bit in T2MOD. This gates the timer register overflow to the ÷2 counter.
- 2. Clear the C/T2# bit in T2CON to select F_{CLK} as the timer input signal. This also gates the output of the $\div 2$ counter to pin T2.
- 3. Determine the 16-bit reload value from the formula and enter in the RCAP2H/RCAP2L registers.
- 4. Enter a 16-bit initial value in timer register TH2/TL2. This can be the same as the reload value, or different, depending on the application.
- 5. To start the timer, set the TR2 run control bit in T2CON.

Operation is similar to timer 2 operation as a baud rate generator. It is possible to use timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.




Figure 11-10. Timer 2: Clock Out Mode

Mode	RCLK OR TCLK (in T2CON)	CP/RL2# (in T2CON)	T2OE (in T2MOD)
Auto-reload Mode	0	0	0
Capture Mode	0	1	0
Baud Rate Generator Mode	1	х	Х
Programmable Clock-Out	X	0	1

Table 11-3.	Timer 2	Modes of	Operation



T2MOD	Address: Reset State:	S:C9H xxxx xx00B
Timer 2 Mode Control Register. Contains the timer 2 timer 2 .	down count enable and clock-out e	nable bits for
7		0
	T2OE	DOEN

Bit Number	Bit Mnemonic	Function
7:2		Reserved:
		Values read from these bits are indeterminate. Write zeros to these bits
1	T2OE	Timer 2 Output Enable Bit:
		In the timer 2 clock-out mode, connects the programmable clock output to external pin T2.
0 DCEN	Down Count Enable Bit:	
		Configures timer 2 as an up/down counter.

Figure 11-11. T2MOD: Timer 2 Mode Control Register

11.7 WATCHDOG TIMER

The peripheral section of the 8x930 contains a dedicated, hardware watchdog timer (WDT) that automatically resets the chip if it is allowed to time out. The WDT provides a means of recovering from routines that do not complete successfully due to firmware malfunctions. The WDT described in this section is not associated with the PCA watchdog timer, which is implemented in firmware.

11.7.1 Description

The WDT is a 14-bit counter that counts peripheral cycles, i.e., ($F_{CLK}/6$. The WDTRST special function register at address S:A6H provides control access to the WDT. Two operations control the WDT:

- Device reset clears and disables the WDT (see "Reset" on page 14-5).
- Writing a specific two-byte sequence to the WDTRST register clears and enables the WDT.

If it is not cleared, the WDT overflows on count 3FFFH + 1. For PLLSEL2:0 = 100 ($F_{CLK} = 6$ MHZ, a peripheral cycle is 1 µs), the WDT overflows in 1 µs × 16384 = 16.384 ms. For PLLSEL2:0 = 110 ($F_{CLK} = 12$ MHZ, a peripheral cycle is 0.5 µs), the WDT overflows in 0.5 µs × 16384 = 8.192 ms.

The WDTRST is a write-only register. Attempts to read it return FFH. The WDT itself is not read or write accessible. The WDT does *not* drive the external RESET pin.

intel

T2CON

Address: S:C8H Reset State: 0000 0000B

0

Timer 2 Control Register. Contains the receive clock, transmit clock, and capture/reload bits used to configure timer 2. Also contains the run control bit, counter/timer select bit, overflow flag, external flag, and external enable for timer 2.

7

TF2 EXF2 RCLK TCLK EXEN2 TR2 C/T2# CP/RL2#
--

Bit Number	Bit Mnemonic	Function	
7	TF2	Timer 2 Overflow Flag:	
		Set by timer 2 overflow. Must be cleared by firmware. TF2 is not set if $RCLK = 1$ or $TCLK = 1$.	
6	EXF2	Timer 2 External Flag:	
		If EXEN2 = 1, capture or reload caused by a negative transition on T2EX sets EFX2. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).	
5	RCLK	Receive Clock Bit:	
		Selects timer 2 overflow pulses ($RCLK = 1$) or timer 1 overflow pulses ($RCLK = 0$) as the baud rate generator for serial port modes 1 and 3.	
4	TCLK	Transmit Clock Bit:	
		Selects timer 2 overflow pulses (TCLK = 1) or timer 1 overflow pulses (TCLK = 0) as the baud rate generator for serial port modes 1 and 3.	
3	EXEN2	Timer 2 External Enable Bit:	
		Setting EXEN2 causes a capture or reload to occur as a result of a negative transition on T2EX unless timer 2 is being used as the baud rate generator for the serial port. Clearing EXEN2 causes timer 2 to ignore events at T2EX.	
2	TR2	Timer 2 Run Control Bit:	
		Setting this bit starts the timer.	
1	C/T2#	Timer 2 Counter/Timer Select:	
		C/T2# = 0 selects timer operation: timer 2 counts the divided-down system clock. $C/T2# = 1$ selects counter operation: timer 2 counts negative transitions on external pin T2.	
0	CP/RL2#	Capture/Reload Bit:	
		When set, captures occur on negative transitions at T2EX if EXEN2 = 1. When cleared, auto-reloads occur on timer 2 overflows or negative transitions at T2EX if EXEN2 = 1. The CP/RL2# bit is ignored and timer 2 forced to auto-reload on timer 2 overflow, if RCLK = 1 or TCLK = 1.	

Figure 11-12. T2CON: Timer 2 Control Register

11.7.2 Using the WDT

To use the WDT to recover from system malfunctions, the user program should control the WDT as follows:

- 1. Following device reset, write the two-byte sequence 1EH-E1H to the WDTRST register to enable the WDT. The WDT begins counting from 0.
- 2. Repeatedly for the duration of program execution, write the two-byte sequence 1EH-E1H to the WDTRST register to clear and enable the WDT before it overflows. The WDT starts over at 0.

If the WDT overflows, it initiates a device reset (see "Reset" on page 14-5). Device reset clears the WDT and disables it.

11.7.3 WDT During Idle Mode

Operation of the WDT during the power reduction modes deserves special attention. The WDT continues to count while the microcontroller is in idle mode. This means the user must service the WDT during idle. One approach is to use a peripheral timer to generate an interrupt request when the timer overflows. The interrupt service routine then clears the WDT, reloads the peripheral timer for the next service period, and puts the microcontroller back into idle.

11.7.4 WDT During PowerDown

The powerdown mode stops all phase clocks. This causes the WDT to stop counting and to hold its count. The WDT resumes counting from where it left off if the powerdown mode is terminated by INTO/INT1. To ensure that the WDT does not overflow shortly after exiting the powerdown mode, clear the WDT just before entering powerdown. The WDT is cleared and disabled if the powerdown mode is terminated by a reset.

intel®

12

Programmable Counter Array



CHAPTER 12 PROGRAMMABLE COUNTER ARRAY

This chapter describes the programmable counter array (PCA), an on-chip peripheral of the 8x930 that performs a variety of timing and counting operations, including pulse width modulation (PWM). The PCA provides the capability for a firmware watchdog timer (WDT).

12.1 PCA DESCRIPTION

The programmable counter array (PCA) consists of a 16-bit timer/counter and five 16-bit compare/capture modules. The timer/counter serves as a common time base and event counter for the compare/capture modules, distributing the current count to the modules by means of a 16-bit bus. A special function register (SFR) pair, CH/CL, maintains the count in the timer/counter, while five SFR pairs, CCAPxH/CCAPxL, store values for the modules (see Figure 12-1). Additional SFRs provide control and mode select functions as follows:

- The PCA timer/counter mode register (CMOD) and the PCA timer/counter control register (CCON) control the operation of the timer/counter. See Figure 12-7 on page 12-13 and Figure 12-8 on page 12-14.
- Five PCA module mode registers (CCAPM*x*) specify the operating modes of the compare/capture modules. See Figure 12-9 on page 12-16.

For a list of SFRs associated with the PCA, see Table 12-1. For an SFR address map, see Table 3-5 on page 3-16. Port 1 provides external I/O for the PCA on a shared basis with other functions. Table 12-2 identifies the port pins associated with the timer/counter and compare/capture modules. When not used for PCA I/O, these pins can be used for standard I/O functions.

The operating modes of the five compare/capture modules determine the functions performed by the PCA. Each module can be independently programmed to provide input capture, output compare, or pulse width modulation. Module 4 only also has a watchdog-timer mode.

The PCA timer/counter and the five compare/capture modules share a single interrupt vector. The EC bit in the IEN0 special function register is a global interrupt enable for the PCA. Capture events, compare events in some modes, and PCA timer/counter overflows all set flags in the CCON register. Setting the overflow flag (CF) generates a PCA interrupt request if the PCA timer/counter interrupt enable bit (ECF) in the CMOD register is set (Figure 12-1). Setting a compare/capture flag (CCFx) generates a PCA interrupt request if the ECCFx interrupt enable bit in the corresponding CCAPMx register is set (Figures 12-2 and 12-3). For a description of the 8x930 interrupt system see Chapter 6, "Interrupt System".

12.1.1 Alternate Port Usage

PCA modules 3 and 4 share port pins with the real-time wait state and address functions as follows:

- PCA module 3 P1.6/CEX3/WAIT#
- PCA module 4 P1.7/CEX4/A17/WCLK

When the real-time wait state functions are enabled (using the WCON register), the corresponding PCA modules are automatically disabled. Configuring the 8x930 to use address line A17 (specified by UCONFIGO, bits RD1:0) overrides the PCA module 3 and WCLK functions. When a real-time wait state function is enabled, do not use the corresponding PCA module.

NOTE

It is not advisable to alternate between PCA operations and real-time wait state operations at port 1.6 (CEX3/WAIT#) or port 1.7 (CEX4/WCLK). See "External Bus Cycles with Real-time Wait States" on page 16-11.

12.2 PCA TIMER/COUNTER

Figure 12-1 depicts the basic logic of the timer/counter portion of the PCA. The CH/CL special function register pair operates as a 16-bit timer/counter. The selected input increments the CL (low byte) register. When CL overflows, the CH (high byte) register increments after two oscillator periods; when CH overflows it sets the PCA overflow flag (CF in the CCON register) generating a PCA interrupt request if the ECF bit in the CMOD register is set.

The CPS1 and CPS0 bits in the CMOD register select one of four signals as the input to the timer/counter (Figure 12-7 on page 12-13):

- $F_{CLK}/6$. Provides a clock pulse at S5P2 of every peripheral cycle. With PLLSEL2:0 = 100 and $F_{OSC} = 12$ MHz, the timer/counter increments every 1000 nanoseconds. With PLLSEL2:0 = 110 and $F_{OSC} = 12$ MHz, the timer/counter increments every 500 nanoseconds.
- $F_{CLK}/2$. Provides clock pulses at S1P2, S3P2, and S5P2 of every peripheral cycle. With PLLSEL2:0 = 100 and F_{OSC} = 12 MHz, the timer/counter increments every 333 1/3 nanoseconds. With PLLSEL2:0 = 110 and F_{OSC} = 12 MHz, the timer/counter increments every 166 2/3 nanoseconds.
- Timer 0 overflow. The CL register is incremented at S5P2 of the peripheral cycle when timer 0 overflows. This selection provides the PCA with a programmable frequency input.
- External signal on P1.2/ECI. The CPU samples the ECI pin at S1P2, S3P2, and S5P2 of every peripheral cycle. The first clock pulse (S1P2, S3P2, or S5P2) that occurs following a high-to-low transition at the ECI pin increments the CL register. The maximum input frequency for this input selection is $F_{OSC}/8$.

For a description of peripheral cycle timing, see "Clock and Reset Unit" on page 2-9.

PROGRAMMABLE COUNTER ARRAY

Setting the run control bit (CR in the CCON register) turns the PCA timer/counter on, if the output of the NAND gate (Figure 12-1) equals logic 1. The PCA timer/counter continues to operate during idle mode unless the CIDL bit of the CMOD register is set. The CPU can read the contents of the CH and CL registers at any time. However, writing to them is inhibited while they are counting (i.e., when the CR bit is set).




Figure 12-1. Programmable Counter Array[†]

[†] This figure depicts the case of PLL off (PLLSEL2:0 = 001 or 100). For the case of PLL on (PLLSEL2:0 = 110), the clock frequencies at inputs 00 and 01 of the CPSx selector are twice that for PLLSEL2:0 = 100 (PLL off). See Table 2-4 on page 2-10.

Mnemonic	Description	Address
CL CH	PCA Timer/Counter. These registers serve as a common 16-bit timer or event counter for the five compare/capture modules. Counts $F_{OSC}/12$, $F_{OSC}/4$, timer 0 overflow, or the external signal on P1.2/ECI, as selected by CMOD. In PWM mode CL operates as an 8-bit timer.	S:E9H S:F9H
CCON	PCA Timer/Counter Control Register. Contains the run control bit and the overflow flag for the PCA timer/counter, and interrupt flags for the five compare/capture modules.	S:D8H
CMOD	PCA Timer/Counter Mode Register. Contains bits for disabling the PCA timer/counter during idle mode, enabling the PCA watchdog timer (module 4), selecting the timer/counter input, and enabling the PCA timer/counter overflow interrupt.	S:D9H
CCAP0H CCAP0L	PCA Module 0 Compare/Capture Registers. This register pair stores the comparison value or the captured value. In the PWM mode, the low-byte register controls the duty cycle of the output waveform.	S:FAH S:EAH
CCAP1H CCAP1L	PCA Module 1 Compare/Capture Registers. This register pair stores the comparison value or the captured value. In the PWM mode, the low-byte register controls the duty cycle of the output waveform.	S:FBH S:EBH
CCAP2H CCAP2L	PCA Module 2 Compare/Capture Registers. This register pair stores the comparison value or the captured value. In the PWM mode, the low-byte register controls the duty cycle of the output waveform.	S:FCH S:ECH
CCAP3H CCAP3L	PCA Module 3 Compare/Capture Registers . This register pair stores the comparison value or the captured value. In the PWM mode, the low-byte register controls the duty cycle of the output waveform.	S:FDH S:EDH
CCAP4H CCAP4L	PCA Module 4 Compare/Capture Registers. This register pair stores the comparison value or the captured value. In the PWM mode, the low-byte register controls the duty cycle of the output waveform.	S:FEH S:EEH
CCAPM0 CCAPM1 CCAPM2 CCAPM3 CCAPM4	PCA Compare/Capture Module Mode Registers. Contain bits for selecting the operating mode of the compare/capture modules and enabling the compare/capture flag. See Table 12-3 on page 12-15 for mode select bit combinations.	S:DAH S:DBH S:DCH S:DDH S:DEH

Table 12-1. PCA Special Function Registers	s (SFRs)	
--	----------	--

Table 12-2. External Signals

Signal Name	Туре	Description	Alternate Function
ECI	I	PCA Timer/counter External Input. This signal is the external clock input for the PCA timer/counter.	P1.2
CEX0 CEX1 CEX2 CEX3 CEX4	I/O	Compare/Capture Module External I/O. Each compare/capture module connects to a Port 1 pin for external I/O. When not used by the PCA, these pins can handle standard I/O.	P1.3 P1.4 P1.5 P1.6/WAIT# P1.7/A17/WCLK

PROGRAMMABLE COUNTER ARRAY



12.3 PCA COMPARE/CAPTURE MODULES

Each compare/capture module is made up of a compare/capture register pair (CCAPxH/CCAPxL), a 16-bit comparator, and various logic gates and signal transition selectors. The registers store the time or count at which an external event occurred (capture) or at which an action should occur (comparison). In the PWM mode, the low-byte register controls the duty cycle of the output waveform.

The logical configuration of a compare/capture module depends on its mode of operation (Figures 12-2 through 12-5). Each module can be independently programmed for operation in any of the following modes:

- 16-bit capture mode with triggering on the positive edge, negative edge, or either edge.
- Compare modes: 16-bit software timer, 16-bit high-speed output, 16-bit WDT (module 4 only), or 8-bit pulse width modulation.
- No operation.

Bit combinations programmed into a compare/capture module's mode register (CCAPMx) determine the operating mode. Figure 12-9 on page 12-16 provides bit definitions and Table 12-3 lists the bit combinations of the available modes. Other bit combinations are invalid and produce undefined results.

The compare/capture modules perform their programmed functions when their common time base, the PCA timer/counter, runs. The timer/counter is turned on and off with the CR bit in the CCON register. To disable any given module, program it for the no operation mode. The occurrence of a capture, firmware timer, or high-speed output event in a compare/capture module sets the module's compare/capture flag (CCFx) in the CCON register and generates a PCA interrupt request if the corresponding enable bit in the CCAPMx register is set.

The CPU can read or write the CCAPxH and CCAPxL registers at any time.

12.3.1 16-bit Capture Mode

The capture mode (Figure 12-2) provides the PCA with the ability to measure periods, pulse widths, duty cycles, and phase differences at up to five separate inputs. External I/O pins CEX0 through CEX4 are sampled for signal transitions (positive and/or negative as specified). When a compare/capture module programmed for the capture mode detects the specified transition, it captures the PCA timer/counter value. This records the time at which an external event is detected, with a resolution equal to the timer/counter clock period.

To program a compare/capture module for the 16-bit capture mode, program the CAPPx and CAPNx bits in the module's CCAPMx register as follows:

- To trigger the capture on a positive transition, set CAPPx and clear CAPNx.
- To trigger the capture on a negative transition, set CAPNx and clear CAPPx.
- To trigger the capture on a positive or negative transition, set both CAPPx and CAPNx.

Table 12-3 on page 12-15 lists the bit combinations for selecting module modes. For modules in the capture mode, detection of a valid signal transition at the I/O pin (CEXx) causes hardware to load the current PCA timer/counter value into the compare/capture registers (CCAPxH/CCAPxL) and to set the module's compare/capture flag (CCFx) in the CCON register. If the corresponding interrupt enable bit (ECCFx) in the CCAPMx register is set (Figure 12-9 on page 12-16), the PCA sends an interrupt request to the interrupt handler.

Since hardware does not clear the event flag when the interrupt is processed, the user must clear the flag in firmware. A subsequent capture by the same module overwrites the existing captured value. To preserve a captured value, save it in RAM with the interrupt service routine before the next capture event occurs.




Figure 12-2. PCA 16-bit Capture Mode

PROGRAMMABLE COUNTER ARRAY

12.3.2 Compare Modes

The compare function provides the capability for operating the five modules as timers, event counters, or pulse width modulators. Four modes employ the compare function: 16-bit firmware timer mode, high-speed output mode, WDT mode, and PWM mode. In the first three of these, the compare/capture module continuously compares the 16-bit PCA timer/counter value with the 16-bit value pre-loaded into the module's CCAPxH/CCAPxL register pair. In the PWM mode, the module continuously compares the value in the low-byte PCA timer/counter register (CL) with an 8-bit value in the CCAPxL module register. Comparisons are made three times per peripheral cycle to match the fastest PCA timer/counter clocking rate ($F_{OSC}/4$). For a description of peripheral cycle timing, see "Clock and Reset Unit" on page 2-9.

Setting the ECOMx bit in a module's mode register (CCAPMx) selects the compare function for that module (Figure 12-9 on page 12-16). To use the modules in the compare modes, observe the following general procedure:

- 1. Select the module's mode of operation.
- 2. Select the input signal for the PCA timer/counter.
- 3. Load the comparison value into the module's compare/capture register pair.
- 4. Set the PCA timer/counter run control bit.
- 5. After a match causes an interrupt, clear the module's compare/capture flag.

12.3.3 16-bit Software Timer Mode

To program a compare/capture module for the 16-bit software timer mode (Figure 12-3), set the ECOMx and MATx bits in the module's CCAPMx register. Table 12-3 lists the bit combinations for selecting module modes.

A match between the PCA timer/counter and the compare/capture registers (CCAPxH/CCAPxL) sets the module's compare/capture flag (CCFx in the CCON register). This generates an interrupt request if the corresponding interrupt enable bit (ECCFx in the CCAPMx register) is set. Since hardware does not clear the compare/capture flag when the interrupt is processed, the user must clear the flag in firmware. During the interrupt routine, a new 16-bit compare value can be written to the compare/capture registers (CCAPxH/CCAPxL).

NOTE

To prevent an invalid match while updating these registers, user firmware should write to CCAPxL first, then CCAPxH. A write to CCAPxL clears the ECOMx bit disabling the compare function, while a write to CCAPxH sets the ECOMx bit re-enabling the compare function.




Figure 12-3. PCA Software Timer and High-speed Output Modes

12.3.4 High-speed Output Mode

The high-speed output mode (Figure 12-3) generates an output signal by toggling the module's I/O pin (CEXx) when a match occurs. This provides greater accuracy than toggling pins in firmware because the toggle occurs *before* the interrupt request is serviced. Thus, interrupt response time does not affect the accuracy of the output.

To program a compare/capture module for the high-speed output mode, set the ECOM*x*, MAT*x*, TOG*x* bits in the module's CCAPM*x* register. Table 12-3 on page 12-15 lists the bit combinations for selecting module modes. A match between the PCA timer/counter and the compare/capture registers (CCAP*x*H/CCAP*x*L) toggles the CEX*x* pin and sets the module's compare/capture flag (CCF*x* in the CCON register). By setting or clearing the CEX*x* pin in firmware, the user selects whether the match toggles the pin from low to high or vice versa.

The user also has the option of generating an interrupt request when the match occurs by setting the corresponding interrupt enable bit (ECCFx in the CCAPMx register). Since hardware does not clear the compare/capture flag when the interrupt is processed, the user must clear the flag in firmware.



PROGRAMMABLE COUNTER ARRAY

If the user does not change the compare/capture registers in the interrupt routine, the next toggle occurs after the PCA timer/counter rolls over and the count again matches the comparison value. During the interrupt routine, a new 16-bit compare value can be written to the compare/capture registers (CCAPxH/CCAPxL).

NOTE

To prevent an invalid match while updating these registers, user firmware should write to CCAPxL first, then CCAPxH. A write to CCAPxL clears the ECOMx bit disabling the compare function, while a write to CCAPxH sets the ECOMx bit re-enabling the compare function.

12.3.5 PCA Watchdog Timer Mode

A watchdog timer (WDT) provides the means to recover from routines that do not complete successfully. A WDT automatically invokes a device reset if it does not regularly receive hold-off signals. WDTs are used in applications that are subject to electrical noise, power glitches, electrostatic discharges, etc., or where high reliability is required.

In addition to the 8x930's 14-bit hardware WDT, the PCA provides a programmable-frequency 16-bit WDT as a mode option on compare/capture module 4. This mode generates a device reset when the count in the PCA timer/counter matches the value stored in the module 4 compare/capture registers. A PCA WDT reset has the same effect as an external reset. Module 4 is the only PCA module that has the WDT mode. When not programmed as a WDT, it can be used in the other modes.

To program module 4 for the PCA WDT mode (Figure 12-4), set the ECOM4 and MAT4 bits in the CCAPM4 register and the WDTE bit in the CMOD register. Table 12-3 lists the bit combinations for selecting module modes. Also select the desired input for the PCA timer/counter by programming the CPS0 and CPS1 bits in the CMOD register (see Figure 12-7 on page 12-13). Enter a 16-bit comparison value in the compare/capture registers (CCAP4H/CCAP4L). Enter a 16-bit initial value in the PCA timer/counter (CH/CL) or use the reset value (0000H). The difference between these values multiplied by the PCA input pulse rate determines the running time to "expiration." Set the timer/counter run control bit (CR in the CCON register) to start the PCA WDT.

The PCA WDT generates a reset signal each time a match occurs. To hold off a PCA WDT reset, the user has three options:

- periodically change the comparison value in CCAP4H/CCAP4L so a match never occurs
- periodically change the PCA timer/counter value so a match never occurs
- disable the module 4 reset output signal by clearing the WDTE bit before a match occurs, then later re-enable it

The first two options are more reliable because the WDT is not disabled as in the third option. The second option is not recommended if other PCA modules are in use, since the five modules share a common time base. Thus, in most applications the first option is the best one.




Figure 12-4. PCA Watchdog Timer Mode

12.3.6 Pulse Width Modulation Mode

The five PCA comparator/capture modules can be independently programmed to function as pulse width modulators (Figure 12-5). The modulated output, which has a pulse width resolution of eight bits, is available at the CEXx pin. The PWM output can be used to convert digital data to an analog signal with simple external circuitry.

In this mode the value in the low byte of the PCA timer/counter (CL) is continuously compared with the value in the low byte of the compare/capture register (CCAPxL). When CL < CCAPxL, the output waveform (Figure 12-6) is low. When a match occurs (CL = CCAPxL), the output waveform goes high and remains high until CL rolls over from FFH to 00H, ending the period. At roll over the output returns to a low, the value in CCAPxH is loaded into CCAPxL, and a new period begins.




Figure 12-5. PCA 8-bit PWM Mode

The value in CCAPxL determines the duty cycle of the current period. The value in CCAPxH determines the duty cycle of the following period. Changing the value in CCAPxL over time modulates the pulse width. As depicted in Figure 12-6, the 8-bit value in CCAPxL can vary from 0 (100% duty cycle) to 255 (0.4% duty cycle).

NOTE

To change the value in CCAPxL without glitches, write the new value to the high byte register (CCAPxH). This value is shifted by hardware into CCAPxL when CL rolls over from FFH to 00H.

The frequency of the PWM output equals the frequency of the PCA timer/counter input signal divided by 256. The highest frequency occurs when the $F_{OSC}/4$ input is selected for the PCA timer/counter. For PLLSEL2:0 = 100 and $F_{OSC} = 12$ MHz, this is 11.7 KHz. For PLLSEL2:0 = 110 and $F_{OSC} = 12$ MHz, this is 23.4 KHz.

To program a compare/capture module for the PWM mode, set the ECOMx and PWMx bits in the module's CCAPMx register. Table 12-3 on page 12-15 lists the bit combinations for selecting module modes. Also select the desired input for the PCA timer/counter by programming the CPS0 and CPS1 bits in the CMOD register (see Figure 12-7). Enter an 8-bit value in CCAPxL to specify the duty cycle of the first period of the PWM output waveform. Enter an 8-bit value in CCAPxH to specify the duty cycle of the second period. Set the timer/counter run control bit (CR in the CCON register) to start the PCA timer/counter.




Figure 12-6. PWM Variable Duty Cycle

PROGRAMMABLE COUNTER ARRAY

CMOD)
------	---

Address: S:D9H Reset State: 00XX X000B

0

PCA Timer/Counter Mode Register. Contains bits for selecting the PCA timer/counter input, disabling the PCA timer/counter during idle mode, enabling the PCA WDT reset output (module 4 only), and enabling the PCA timer/counter overflow interrupt.

CIDL WDTE CPS1 CPS0 ECF

Bit Number	Bit Mnemonic	Function			
7	CIDL	PCA Timer/Counter Idle Control:			
		CIDL = 1 disables the PCA timer/counter during idle mode. CIDL = 0 allows the PCA timer/counter to run during idle mode.			
6	WDTE	Watchdog Timer Enable:			
		WDTE = 1 enables the watchdog timer output on PCA module 4. WDTE = 0 disables the PCA watchdog timer output.			
5:3		Reserved:			
		Values read from these bits are indeterminate. Write zeros to these bits.			
2:1	CPS1:0	PCA Timer/Counter Input Select:			
		CPS1 CPS0			
		$ \begin{array}{cccc} 0 & 0 & F_{CLK} / 6 \\ 0 & 1 & F_{CLK} / 2 \\ 1 & 0 & Timer 0 \text{ overflow} \end{array} $			
		1 1 External clock at ECI pin (maximum rate = F_{OSC} /8)			
0	ECF	PCA Timer/Counter Interrupt Enable:			
		ECF = 1 enables the CF bit in the CCON register to generate an interrupt request.			

Figure 12-7. CMOD: PCA Timer/Counter Mode Register

CCON Address: S:D8H Reset State: 00X0 0000B PCA Timer/Counter Control Register. Contains the run control bit and overflow flag for the PCA

intal

0

PCA Timer/Counter Control Register. Contains the run control bit and overflow flag for the PCA timer/counter, and the compare/capture flags for the five PCA compare/capture modules.

CF CR — CCF4 CCF3	CCF2 CCF1 CCF0
-------------------	----------------

Bit Number	Bit Mnemonic	Function			
7	CF	PCA Timer/Counter Overflow Flag:			
		Set by hardware when the PCA timer/counter rolls over. This generates an interrupt request if the ECF interrupt enable bit in CMOD is set. CF can be set by hardware or firmware but can be cleared only by firmware.			
6	CR	PCA Timer/Counter Run Control Bit:			
		Set and cleared by firmware to turn the PCA timer/counter on and off.			
5	— ·	Reserved:			
		The value read from this bit is indeterminate. Write a zero to this bit.			
4:0	CCF4:0	PCA Module Compare/Capture Flags:			
		Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF <i>x</i> interrupt enable bit in the corresponding CCAPM <i>x</i> register is set. Must be cleared by firmware.			

Figure 12-8. CCON: PCA Timer/Counter Control Register

PROGRAMMABLE COUNTER ARRAY

ECOM <i>x</i>	CAPPx	CAPNx	MATx	TOGx	PWM <i>x</i>	ECCF <i>x</i>	Module Mode	
0	0	0	0	0	0	0	No operation	
X	1	0	0	0	0	x	16-bit capture on positive-edge trigger at CEX <i>X</i>	
X	0	1	0	0	0	x	16-bit capture on negative-edge trigger at CEX <i>X</i>	
X	1	1	0	0	0	x	16-bit capture on positive- or negative-edge trigger at CEX <i>x</i>	
1	0	0	1	0	0	Х	Compare: firmware timer	
1	0	0	1	1	0	X	Compare: high-speed output	
1	0	0	0	0	1	0	Compare: 8-bit PWM	
1	0	0	1	x	0	Х	Compare: PCA WDT (CCAPM4 only) (Note 3)	

Table 12-3. PCA Module Modes

NOTES:

1. This table shows the CCAPM*x* register bit combinations for selecting the operating modes of the PCA compare/capture modules. Other bit combinations are invalid. See Figure 12-9 for bit definitions.

2. X = 0-4, X = Don't care.

3. For PCA WDT mode, also set the WDTE bit in the CMOD register to enable the reset output signal.

ECOMx

CAPPx

CCAPMx(x = 0-4)

Address: CCAPM0 S:DAH CCAPM1 S:DBH CCAPM2 S:DCH CCAPM3 S:DDH CCAPM4 S:DEH

intal

0

ECCFx

Reset State: x000 0000B

PCA Module Compare/Capture Registers. These five register pairs store the 16-bit comparison value or captured value for the corresponding compare/capture modules. In the PWM mode, the low-byte register controls the duty cycle of the output waveform.

MATX

CAPNX

7

PWMx

TOGX

Bit Number	Bit Mnemonic	Function			
7	—	Reserved:			
		The value read from this bit is indeterminate. Write a zero to this bit.			
6	ECOM <i>x</i>	Compare Modes:			
		ECOMx = 1 enables the module comparator function. The comparator is used to implement the firmware timer, high-speed output, pulse width modulation, and watchdog timer modes.			
5	CAPPx	Capture Mode (Positive):			
		CAPP $x = 1$ enables the capture function with capture triggered by a positive edge on pin CEX x .			
4	CAPNx	Capture Mode (Negative):			
		CAPN $x = 1$ enables the capture function with capture triggered by a negative edge on pin CEX x .			
3	MATx	Match:			
		Set ECOMx and MATx to implement the firmware timer mode. When MATx = 1, a match of the PCA timer/counter with the compare/capture register sets the CCFx bit in the CCON register, flagging an interrupt.			
2	TOGx	Toggle:			
		Set ECOM <i>x</i> , MAT <i>x</i> , and TOG <i>x</i> to implement the high-speed output mode. When TOG $x = 1$, a match of the PCA timer/counter with the compare/capture register toggles the CEX <i>x</i> pin.			
1	PWM <i>x</i>	Pulse Width Modulation Mode:			
		PWMx = 1 configures the module for operation as an 8-bit pulse width modulator with output waveform on the CEXx pin.			
0	ECCF <i>x</i>	Enable CCF <i>x</i> Interrupt:			
		Enables compare/capture flag CCF <i>x</i> in the CCON register to generate an interrupt request.			

Figure 12-9. CCAPMx: PCA Compare/Capture Module Mode Registers

13

Serial I/O Port



CHAPTER 13 SERIAL I/O PORT

The serial input/output port supports communication with modems and other external peripheral devices. This chapter provides instructions for programming the serial port and generating the serial I/O baud rates with timer 1 and timer 2.

13.1 OVERVIEW

The serial I/O port provides both synchronous and asynchronous communication modes. It operates as a universal asynchronous receiver and transmitter (UART) in three full-duplex modes (modes 1, 2, and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates. The UART supports framing-bit error detection, multiprocessor communication, and automatic address recognition. The serial port also operates in a single synchronous mode (mode 0).

The synchronous mode (mode 0) operates at a single baud rate. Mode 2 operates at two baud rates. Modes 1 and 3 operate over a wide range of baud rates, which are generated by timer 1 and timer 2. Baud rates are detailed in "Baud Rates" on page 13-10.

NOTE

The baud rate calculations in this chapter are based on the value of F_{CLK} which is a function of PLLSEL2:0. See Table 2-4 and Figure 2-6 on page 2-9.

The serial port signals are defined in Table 13-1, and the serial port special function registers are described in Table 13-2. Figure 13-1 is a block diagram of the serial port.

For the three asynchronous modes, the UART transmits on the TXD pin and receives on the RXD pin. For the synchronous mode (mode 0), the UART outputs a clock signal on the TXD pin and sends and receives messages on the RXD pin (Figure 13-1). The SBUF register, which holds received bytes and bytes to be transmitted, actually consists of two physically different registers. To send, firmware writes a byte to SBUF; to receive, firmware reads SBUF. The receive shift register allows reception of a second byte before the first byte has been read from SBUF. However, if firmware has not read the first byte by the time the second byte is received, the second byte will overwrite the first. The UART sets interrupt bits TI and RI on transmission and reception, respectively. These two bits share a single interrupt request and interrupt vector.

The serial port control (SCON) register (Figure 13-2) configures and controls the serial port.

Function Name	Туре	Description	Multiplexed With
TXD	0	Transmit Data. In mode 0, TXD transmits the clock signal. In modes 1, 2, and 3, TXD transmits serial data.	P3.1
RXD	I/O	Receive Data. In mode 0, RXD transmits and receives serial data. In modes 1, 2, and 3, RXD receives serial data.	P3.0

Table 13-1. Serial Port Signals

Table 13-2. Serial Port Special Function Registers

Mnemonic	onic Description			
SBUF	BUF Serial Buffer. Two separate registers, accessed with same address comprise the SBUF register. Writing to SBUF loads the transmit buffer; reading SBUF accesses the receive buffer.			
SCON	Serial Port Control. Selects the serial port operating mode. SCON enables and disables the receiver, framing bit error detection, multiprocessor communication, automatic address recognition, and the serial port interrupt bits.			
SADDR	Serial Address. Defines the individual address for a slave device.	S:A8H		
SADEN	Serial Address Enable. Specifies the mask byte that is used to define the given address for a slave device.	S:B8H		

13.2 MODES OF OPERATION

The serial I/O port can operate in one synchronous and three asynchronous modes.

13.2.1 Synchronous Mode (Mode 0)

Mode 0 is a half-duplex, synchronous mode, which is commonly used to expand the I/O capabilities of a device with shift registers. The transmit data (TXD) pin outputs a set of eight clock pulses while the receive data (RXD) pin transmits or receives a byte of data. The eight data bits are transmitted and received least-significant bit (LSb) first. Shifts occur in the last phase (S6P2) of every peripheral cycle, which corresponds to a baud rate of $F_{CLK}/6$. Figure 13-3 on page 13-6 shows the timing for transmission and reception in mode 0.

13.2.1.1 Transmission (Mode 0)

Follow these steps to begin a transmission:

- 1. Write to the SCON register, clearing bits SM0, SM1, and REN.
- 2. Write the byte to be transmitted to the SBUF register. This write starts the transmission.

Hardware executes the write to SBUF in the last phase (S6P2) of a peripheral cycle. At S6P2 of the following cycle, hardware shifts the LSb (D0) onto the RXD pin. At S3P1 of the next cycle, the TXD pin goes low for the first clock-signal pulse. Shifts continue every peripheral cycle. In the ninth cycle after the write to SBUF, the MSB (D7) is on the RXD pin. At the beginning of the

tenth cycle, hardware drives the RXD pin high and asserts TI (S1P1) to indicate the end of the transmission.

13.2.1.2 Reception (Mode 0)

To start a reception in mode 0, write to the SCON register. Clear bits SM0, SM1, and RI and set the REN bit.

Hardware executes the write to SCON in the last phase (S6P2) of a peripheral cycle (Figure 13-3). In the second peripheral cycle following the write to SCON, TXD goes low at S3P1 for the first clock-signal pulse, and the LSb (D0) is sampled on the RXD pin at S5P2. The D0 bit is then shifted into the shift register. After eight shifts at S6P2 of every peripheral cycle, the LSb (D7) is shifted into the shift register, and hardware asserts RI (S1P1) to indicate a completed reception. Firmware can then read the received byte from SBUF.




Figure 13-1. Serial Port Block Diagram

7



SCON	Address:	S:98H
	Reset State:	0000 0000B
Carial Bart Control Bariator, CCON contains carial //		the mede

Serial Port Control Register. SCON contains serial I/O control and status bits, including the mode select bits and the interrupt flag bits.

0

	FE/SM0 SM1 SM2 REN	TB8 RB8 TI RI
--	--------------------	---------------

Bit Number	Bit Mnemonic	Function						
7	FE	Framing Error Bit:						
		To select this function, set the SMOD0 bit in the PCON register. Set by hardware to indicate an invalid stop bit. Cleared by firmware, not by valid frames.						
	SM0	Serial Port Mode Bit 0:						
		To select this function, clear the SMOD0 bit in the PCON register. Firmware writes to bits SM0 and SM1 to select the serial port operating mode. Refer to the SM1 bit for the mode selections.						
6	SM1	Serial Port Mode Bit 1:						
		Firmware writes to bits SM1 and SM0 (above) to select the serial port operating mode.						
		$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
5	SM2	Serial Port Mode Bit 2:						
		Firmware writes to bit SM2 to enable and disable the multiprocessor communication and automatic address recognition features. This allows the serial port to differentiate between data and command frames and to recognize slave and broadcast addresses.						
4	REN	Receiver Enable Bit:						
		To enable reception, set this bit. To enable transmission, clear this bit.						
3	TB8	Transmit Bit 8:						
		In modes 2 and 3, firmware writes the ninth data bit to be transmitted to TB8. Not used in modes 0 and 1.						

Figure 13-2. SCON: Serial Port Control Register



SCON (Continued)	Address: Reset State:	S:98H 0000 0000B
Serial Port Control Register. SCON contains serial I/O control	rol and status bits, including	the mode
select bits and the interrupt flag bits.		
		0


Bit Number	Bit Mnemonic	Function	
2	RB8	Receiver Bit 8:	
		Mode 0: Not used.	
		Mode 1 (SM2 clear): Set or cleared by hardware to reflect the stop bit received.	
		Modes 2 and 3 (SM2 set): Set or cleared by hardware to reflect the ninth data bit received.	
1	TI	Transmit Interrupt Flag Bit:	
		Set by the transmitter after the last data bit is transmitted. Cleared by firmware.	
0	RI	Receive Interrupt Flag Bit:	
		Set by the receiver after the last data bit of a frame has been received. Cleared by firmware.	

Figure 13-2. SCON: Serial Port Control Register (Continued)

Transmit TXD S3P1 S6P1 Write to SBUF S6P2 Shift S6P2 S6P2 S6P2 S6P2 D0 D1 D2 D7 RXD D6 S6P2 S6P2 ТΙ S1P1 Receive TXD S3P1 S6P1 Write to Set REN, Clear RI SCON S6P2 Shift S6P2 S6P2 S6P2 S6P2 D1 D0 D6 D7 RXD S6P2 S6P2 S5P2 RI S1P1 A4124-02

inte

Figure 13-3. Mode 0 Timing





13.2.2 Asynchronous Modes (Modes 1, 2, and 3)

The serial port has three asynchronous modes of operation:

- **Mode 1.** Mode 1 is a full-duplex, asynchronous mode. The data frame (Figure 13-4) consists of 10 bits: one start bit, eight data bits, and one stop bit. Serial data is transmitted on the TXD pin and received on the RXD pin. When a message is received, the stop bit is read in the RB8 bit in the SCON register. The baud rate is generated by overflow of timer 1 or timer 2 (see "Baud Rates" on page 13-10).
- Modes 2 and 3. Modes 2 and 3 are full-duplex, asynchronous modes. The data frame (Figure 13-4) consists of 11 bits: one start bit, eight data bits (transmitted and received LSb first), one programmable ninth data bit, and one stop bit. Serial data is transmitted on the TXD pin and received on the RXD pin. On receive, the ninth bit is read from the RB8 bit in the SCON register. On transmit, the ninth data bit is written to the TB8 bit in the SCON register. Alternatively, you can use the ninth bit as a command/data flag.
 - In mode 2, the baud rate is programmable to 1/16 or 1/32 internal frequency, F_{CLK} .
 - In mode 3, the baud rate is generated by overflow of timer 1 or timer 2.

13.2.2.1 Transmission (Modes 1, 2, 3)

Follow these steps to initiate a transmission:

- 1. Write to the SCON register. Select the mode with the SM0 and SM1 bits, and clear the REN bit. For modes 2 and 3, also write the ninth bit to the TB8 bit.
- 2. Write the byte to be transmitted to the SBUF register. This write starts the transmission.

13.2.2.2 Reception (Modes 1, 2, 3)

To prepare for a reception, set the REN bit in the SCON register. The actual reception is then initiated by a detected high-to-low transition on the RXD pin.

13.3 FRAMING BIT ERROR DETECTION (MODES 1, 2, AND 3)

Framing bit error detection is provided for the three asynchronous modes. To enable the framing bit error detection feature, set the SMOD0 bit in the PCON register (see Figure 15-1 on page 15-3). When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the firmware sets the FE bit in the SCON register (see Figure 13-2).

Firmware may examine the FE bit after each reception to check for data errors. Once set, only firmware or a reset can clear the FE bit. Subsequently received frames with valid stop bits cannot clear the FE bit.

13.4 MULTIPROCESSOR COMMUNICATION (MODES 2 AND 3)

Modes 2 and 3 provide a ninth-bit mode to facilitate multiprocessor communication. To enable this feature, set the SM2 bit in the SCON register (see Figure 13-2). When the multiprocessor communication feature is enabled, the serial port can differentiate between data frames (ninth bit clear) and address frames (ninth bit set). This allows the microcontroller to function as a slave processor in an environment where multiple slave processors share a single serial line.

When the multiprocessor communication feature is enabled, the receiver ignores frames with the ninth bit clear. The receiver examines frames with the ninth bit set for an address match. If the received address matches the slave's address, the receiver hardware sets the RB8 bit and the RI bit in the SCON register, generating an interrupt.

NOTE

The ES bit must be set in the IEN0 register to allow the RI bit to generate an interrupt. The IEN0 register is described in Chapter 8, Interrupts.

The addressed slave's firmware then clears the SM2 bit in the SCON register and prepares to receive the data bytes. The other slaves are unaffected by these data bytes because they are waiting to respond to their own addresses.

13.5 AUTOMATIC ADDRESS RECOGNITION

The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled (i.e., the SM2 bit is set in the SCON register).

Implemented in hardware, automatic address recognition enhances the multiprocessor communication feature by allowing the serial port to examine the address of each incoming command frame. Only when the serial port recognizes its own address does the receiver set the RI bit in the SCON register to generate an interrupt. This ensures that the CPU is not interrupted by command frames addressed to other devices.

If desired, you may enable the automatic address recognition feature in mode 1. In this configuration, the stop bit takes the place of the ninth data bit. The RI bit is set only when the received command frame address matches the device's address and is terminated by a valid stop bit.

NOTE

The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e., setting the SM2 bit in the SCON register in mode 0 has no effect).

To support automatic address recognition, a device is identified by a *given* address and a *broad*cast address.

13.5.1 Given Address

Each device has an *individual* address that is specified in the SADDR register; the SADEN register is a mask byte that contains don't-care bits (defined by zeros) to form the device's *given* address. These don't-care bits provide the flexibility to address one or more slaves at a time. To address a device by its individual address, the SADEN mask byte must be 1111 1111 The following example illustrates how a given address is formed:

SADDR = 0101 0110 SADEN = 1111 1100 Given = 0101 01XX

The following is an example of how to use given addresses to address different slaves:

 Slave A:
 SADDR = 1111 0001
 Slave C:
 SADDR = 1111 0010

 SADEN = 1111 1010
 SADEN = 1111 1010
 SADEN = 1111 1011

 Given = 1111 0X0X
 Given = 1111 00X1

 Slave B:
 SADDR = 1111 0011

 SADEN = 1111 1001
 Given = 1111 1001

 Given = 1111 1001
 Given = 1111 1001

 Given = 1111 1001
 Given = 1111 1001

The SADEN byte is selected so that each slave may be addressed separately. For Slave A, bit 0 (the LSb) is a don't-care bit; for Slaves B and C, bit 0 is a 1. To communicate with Slave A only, the master must send an address where bit 0 is clear (e.g., 1111 0000).

For Slave A, bit 1 is a 0; for Slaves B and C, bit 1 is a don't-care bit. To communicate with Slaves B and C, but not Slave A, the master must send an address with bits 0 and 1 both set (e.g., 1111 0011).

For Slaves A and B, bit 2 is a don't-care bit; for Slave C, bit 2 is a 0. To communicate with Slaves A and B, but not Slave C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 set (e.g., 1111 0101).

To communicate with Slaves A, B, and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g., 1111 0001).

13.5.2 Broadcast Address

A *broadcast* address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

SADDR	=	0101 0110
SADEN	=	1111 1100
(SADDR) OR (SADEN)	=	1111 111X

The use of don't-care bits provides flexibility in defining the broadcast address, however, in most applications, a broadcast address is 0FFH.

The following is an example of using broadcast addresses:

Slave A:

SADDR = 1111 0001 Slave C: SADDR 1111 0010 SADEN 1111 1010 SADEN 1111 1101 _ ----Broadcast = 1111 1X11 Broadcast = 1111 1111 Slave B: SADDR 1111 0011 SADEN = 1111 1001 Broadcast = 1111 1X11

For Slaves A and B, bit 2 is a don't-care bit; for Slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFH.

To communicate with Slaves A and B, but not Slave C, the master can send an address FBH.

13.5.3 Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00H, that is, the given and broadcast addresses are xxxx xxxx (all don't-care bits). This ensures that the serial port is backwards-compatible with MCS[®] 51 microcontrollers that do not support automatic address recognition.

13.6 BAUD RATES

You must select the baud rate for the serial port transmitter and receiver when operating in modes 1, 2, and 3. (The baud rate is preset for mode 0.) In its asynchronous modes, the serial port can transmit and receive simultaneously. Depending on the mode, the transmission and reception rates can be the same or different. Table 13-3 summarizes the baud rates that can be used for the four serial I/O modes.

NOTE

The baud rate calculations in this chapter are based on the value of F_{CLK} which is a function of PLLSEL2:0. See Table 2-4 and Figure 2-6 on page 2-9.

13.6.1 Baud Rate for Mode 0

The baud rate for mode 0 is fixed at $F_{CLK}/6$.

Table 13-3. Summary of Baud Rat

· · · · · · · · · · · · · · · · · · ·								
Mode	No. of Baud Rates	Send and Receive at the Same Rate	Send and Receive at Different Rates					
0	1.	N/A	N/A					
1	Many ††	Yes	Yes					
2	· 2	Yes	No					
3	Many ††	Yes	Yes					

^{††} Baud rates are determined by overflow of timer 1 and/or timer 2.



13.6.2 Baud Rates for Mode 2

Mode 2 has two baud rates, which are selected by the SMOD1 bit in the PCON register (Figure 15-1 on page 15-3). The following expression defines the baud rate:

Serial I/O Mode 2 Baud Rate =
$$2^{\text{SMOD1}} \times \frac{F_{\text{CLK}}}{32}$$

13.6.3 Baud Rates for Modes 1 and 3

In modes 1 and 3, the baud rate is generated by overflow of timer 1 (default) and/or timer 2. You may select either or both timer(s) to generate the baud rate(s) for the transmitter and/or the receiver.

13.6.3.1 Timer 1 Generated Baud Rates (Modes 1 and 3)

Timer 1 is the default baud rate generator for the transmitter and the receiver in modes 1 and 3. The baud rate is determined by the timer 1 overflow rate and the value of SMOD, as shown in the following formula:

Serial I/O Modes 1 and 3 Baud Rate = $2^{\text{SMOD1}} \times \frac{\text{Timer 1 Overflow Rate}}{32}$

13.6.3.2 Selecting Timer 1 as the Baud Rate Generator

To select timer 1 as the baud rate generator:

- Disable the timer interrupt by clearing the ET1 bit in the IEN0 register (Figure 6-12 on page 6-25).
- Configure timer 1 as a timer or an event counter (set or clear the C/T# bit in the TMOD register, Figure 11-5 on page 11-7).
- Select timer mode 0-3 by programming the M1 and M0 bits in the TMOD register.

In most applications, timer 1 is configured as a timer in auto-reload mode (high nibble of TMOD = 0010B). The resulting baud rate is defined by the following expression:

Serial I/O Modes 1 and 3 Baud Rate =
$$2^{\text{SMOD1}} \times \frac{\text{F}_{\text{CLK}}}{16 \times 12 \times [256 - (\text{TH1})]}$$

Timer 1 can generate very low baud rates with the following setup:

- Enable the timer 1 interrupt by setting the ET1 bit in the IEN0 register.
- Configure timer 1 to run as a 16-bit timer (high nibble of TMOD = 0001B).
- Use the timer 1 interrupt to initiate a 16-bit firmware reload.

Table 13-4 lists commonly used baud rates and shows how they are generated by timer 1.

Baud	Oscillator		Timer 1					
Baud Rate	Frequency (F _{CLK})	SMOD1	с/т#	Mode	Reload Value			
125.0 Kbaud (max) †	12.0 MHz	1	0	2	FFH			
62.5 Kbaud †	6.0 MHz	1	0	2	FFH			
.110.0 Baud	3.0 MHz	0	0	2	72H			
110.0 Baud †	6.0 MHz	0	0	1	FEEBH			
	[†] The baud rate calculations in this chapter are based on the value of F_{CLK} which is a function of PLI SEC 2.0 Sec Table 2.4 and Figure 2.6 on page 2.9							

Table 13-4. Timer	1	Generated Baud	Rates *	for	Serial I/	0	Modes 1 and 3
-------------------	---	-----------------------	---------	-----	-----------	---	---------------

PLLSEL2:0. See Table 2-4 and Figure 2-6 on page 2-9.

13.6.3.3 Timer 2 Generated Baud Rates (Modes 1 and 3)

Timer 2 may be selected as the baud rate generator for the transmitter and/or receiver (Figure 13-5). The timer 2 baud rate generator mode is similar to the auto-reload mode. A rollover in the TH2 register reloads registers TH2 and TL2 with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by firmware.

The timer 2 baud rate is expressed by the following formula:

Timer 2 Overflow Rate Serial I/O Modes 1 and 3 Baud Rate = 16

13.6.3.4 Selecting Timer 2 as the Baud Rate Generator

To select timer 2 as the baud rate generator for the transmitter and/or receiver, program the RCLCK and TCLCK bits in the T2CON register as shown in Table 13-5. (You may select different baud rates for the transmitter and receiver.) Setting RCLK and/or TCLK puts timer 2 into its baud rate generator mode (Figure 13-5). In this mode, a rollover in the TH2 register does not set the TF2 bit in the T2CON register. Also, a high-to-low transition at the T2EX pin sets the EXF2 bit in the T2CON register but does not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). You can use the T2EX pin as an additional external interrupt by setting the EXEN2 bit in T2CON.

NOTE

Turn the timer off (clear the TR2 bit in the T2CON register) before accessing registers TH2, TL2, RCAP2H, and RCAP2L.

You may configure timer 2 as a timer or a counter. In most applications, it is configured for timer operation (i.e., the C/T2# bit is clear in the T2CON register).

			Transmitter Baud Rate Generator		
RCLCK Bit	TCLCK Bit	Receiver Baud Rate Generator			
0	0	Timer 1	Timer 1		
0	1	Timer 1	Timer 2		
1	0	Timer 2	Timer 1		
1	1	Timer 2	Timer 2		

Table 13-5. Selecting the Baud Rate Ge	enerator(s)
--	-------------

Note that timer 2 increments every state time $(4F_{CLK})$ when it is in the baud rate generator mode. In the baud rate formula that follows, "RCAP2H, RCAP2L" denotes the contents of RCAP2H and RCAP2L taken as a 16-bit unsigned integer:

Serial I/O Modes 1 and 3 Baud Rate = $\frac{F_{CLK}}{16 \times [65536 - (RCAP2H, RCAP2L)]}$

NOTE

When timer 2 is configured as a timer and is in baud rate generator mode, do not read or write the TH2 or TL2 registers. The timer is being incremented every state time, and the results of a read or write may not be accurate. In addition, you may read, but not write to, the RCAP2 registers; a write may overlap a reload and cause write and/or reload errors.

Table 13-6 lists commonly used baud rates and shows how they are generated by timer 2.

intel




Figure 13-5. Timer 2 in Baud Rate Generator Mode

Baud Rate	Internal Frequency (F _{CLK})	RCAP2H	RCAP2L			
750.0 Kbaud ^{††}	12 MHz	FF	FF			
375.0 Kbaud ††	6 MHz	FFH	FFH			
9.6 Kbaud ††	6 MHz	FFH	D9H			
4.8 Kbaud ††	6 MHz	FFH	B2H			
2.4 Kbaud ^{††}	6 MHz	FFH	64H			
1.2 Kbaud **	6 MHz	FEH	C8H			
300.0 baud ^{††}	6 MHz	FBH	1EH			
110.0 baud ††	6 MHz	F2H	AFH			
300.0 baud	3 MHz	FDH	8FH			
110.0 baud	3 MHz	F9H	57H			
^{††} See note on page page 13-1.						

Table 13-6.	Timer 2	2	Generated	Baud	Rates

intel®

14

Minimum Hardware Setup



CHAPTER 14 MINIMUM HARDWARE SETUP

This chapter discusses the basic operating requirements of the 8x930 and describes a minimum hardware setup. Topics covered include power, ground, clock source, and device reset. For parameter values, refer to the device data sheet.

14.1 MINIMUM HARDWARE SETUP

Figure 14-1 shows a minimum hardware setup that employs the on-chip oscillator for the system clock and provides power-on reset. Control signals, Ports 0–3, and the USB port are not shown. See "Clock Sources" on page 14-2 and "Power-on Reset" on page 14-7. PLLSEL.2:0 selects the USB operating rate. Refer to Table 2-4 on page 2-10.




Figure 14-1. Minimum Setup

14.2 ELECTRICAL ENVIRONMENT

The 8x930 is a high-speed CHMOS device. To achieve satisfactory performance, its operating environment should accommodate the device signal waveforms without introducing distortion or noise. Design considerations relating to device performance are discussed in this section. See the device data sheet for voltage and current requirements, operating frequency, and waveform timing.

14.2.1 Power and Ground Pins

Power the 8x930 from a well-regulated power supply designed for high-speed digital loads. Use short, low impedance connections to the power (V_{CC}) and ground (V_{SS}) pins.

14.2.2 Unused Pins

To provide stable, predictable performance, connect unused input pins to V_{ss} or V_{cc} . Unterminated input pins can float to a mid-voltage level and draw excessive current. Unterminated interrupt inputs may generate spurious interrupts.

14.2.3 Noise Considerations

The fast rise and fall times of high-speed CHMOS logic may produce noise spikes on the power supply lines and signal outputs. To minimize noise and waveform distortion, follow good board layout techniques. Use sufficient decoupling capacitors and transient absorbers to keep noise within acceptable limits. Connect 0.01 μ F bypass capacitors between V_{CC} and each V_{ss} pin. Place the capacitors close to the device to minimize path lengths.

Multi-layer printed circuit boards with separate V_{CC} and ground planes help minimize noise. For additional information on noise reduction, see Application Note AP-125, "Designing Microcontroller Systems for Electrically Noisy Environments."

14.3 CLOCK SOURCES

The 8x930 can use an external clock (Figure 14-3), an on-chip oscillator with crystal or ceramic resonator (Figure 14-2), or an on-chip phase-locked oscillator (locked to the external clock or the on-chip oscillator) as its clock source. For USB operating rates, see Table 2-4 on page 2-10.

14.3.1 On-chip Oscillator (Crystal)

This clock source uses an external quartz crystal connected from XTAL1 to XTAL2 as the frequency-determining element (Figure 14-2). The crystal operates in its fundamental mode as an inductive reactance in parallel resonance with capacitance external to the crystal. Oscillator design considerations include crystal specifications, operating temperature range, and parasitic board capacitance. Consult the crystal manufacturer's data sheet for parameter values. With high quality components, C1 = C2 = 30 pF is adequate for this application.

Pins XTAL1 and XTAL2 are protected by on-chip electrostatic discharge (ESD) devices, D1 and D2, which are diodes parasitic to the R_F FETs. They serve as clamps to V_{CC} and V_{SS} . Feedback resistor R_F in the inverter circuit, formed from paralleled n- and p- channel FETs, permits the PD bit in the PCON register (Figure 15-1 on page 15-3) to disable the clock during powerdown.

Noise spikes at XTAL1 and XTAL2 can disrupt microcontroller timing. To minimize coupling between other digital circuits and the oscillator, locate the crystal and the capacitors near the chip and connect to XTAL1, XTAL2, and V_{ss} with short, direct traces. To further reduce the effects of noise, place guard rings around the oscillator circuitry and ground the metal crystal case.

MINIMUM HARDWARE SETUP

For a more in-depth discussion of crystal specifications, ceramic resonators, and the selection of C1 and C2 see Applications Note AP-155, "Oscillators for Microcontrollers," in the Embedded Applications handbook.

14.3.2 On-chip Oscillator (Ceramic Resonator)

In cost-sensitive applications, you may choose a ceramic resonator instead of a crystal. Ceramic resonator applications may require slightly different capacitor values and circuit configuration. Consult the manufacturer's data sheet for specific information.





Figure 14-2. CHMOS On-chip Oscillator

14.3.3 External Clock

To operate the 8x930 from an external clock, connect the clock source to the XTAL1 pin as shown in Figure 14-3. Leave the XTAL2 pin floating. The external clock driver can be a CMOS gate. If the clock driver is a TTL device, its output must be connected to V_{CC} through a 4.7 k Ω pullup resistor.

For external clock drive requirements, see the device data sheet. Figure 14-4 shows the clock drive waveform. The external clock source must meet the minimum high and low times (T_{CHCX} and T_{CLCX}) and the maximum rise and fall times (T_{CLCH} and T_{CHCL}) to minimize the effect of external noise on the clock generator circuit. Long rise and fall times increase the chance that external noise will affect the clock circuitry and cause unreliable operation.

The external clock driver may encounter increased capacitance loading at XTAL1 when power is applied, due to the interaction between the internal amplifier and its feedback capacitance (i.e., the Miller effect). Once the input waveform requirements are met, the input capacitance remains under 20 pF.



int

Figure 14-3. External Clock Connection for the 8x930




Figure 14-4. External Clock Drive Waveforms

MINIMUM HARDWARE SETUP



14.4 RESET

A device reset initializes the 8x930 and vectors the CPU to address FF:0000H. A reset is a means of exiting the idle and powerdown modes or recovering from firmware malfunctions, and could be a USB reset initiated by the host or upstream hub.

NOTE

A reset is required after applying power.

To achieve a valid reset, V_{CC} must be within its normal operating range (see device data sheet) and the reset signal must be maintained for 64 clock cycles (64T_{osc}) after the oscillator has stabilized.

Device reset is initiated in three ways:

- externally, by asserting the RST pin
- internally, if the hardware WDT or the PCA WDT expires
- over the bus, by a USB-initiated reset

These three reset mechanisms are ORed to create a single reset signal for the 8x930.

The power off flag (POF) in the PCON register indicates whether a reset is a warm start or a cold start. A cold start reset (POF = 1) is a reset that occurs after power has been off or V_{CC} has fallen below 3 V, so the contents of volatile memory are indeterminate. POF is set by hardware when V_{CC} rises from less than 3 V to its normal operating level. See "Power Off Flag" on page 15-2. A warm start reset (POF = 0) is a reset that occurs while the chip is at operating voltage, for example, a reset initiated by a WDT overflow or an external reset used to terminate the idle or powerdown modes.

14.4.1 Externally-Initiated Resets

To reset the 8x930, hold the RST pin at a logic high for at least 64 clock cycles ($64T_{OSC}$) while the oscillator is running. Reset can be accomplished automatically at the time power is applied by capacitively coupling RST to V_{CC} (see Figure 14-1 and "Power-on Reset" on page 14-7). The RST pin has a Schmitt trigger input and a pulldown resistor.

14.4.2 WDT-initiated Resets

Expiration of the hardware WDT (overflow) or the PCA WDT (comparison match) generates a reset signal. WDT initiated resets have the same effect as an external reset. See "Watchdog Timer" on page 11-16 and section "PCA Watchdog Timer Mode" on page 12-9.

14.4.3 USB-initiated Resets

The 8x930 can be reset by the host or upstream hub if a reset signal is detected by the SIE. This reset signal is defined as an SE0 held longer than 2.5 µs. A USB-initiated reset will reset all of the 8x930 hardware, even if the device is suspended (in which case it would first wake-up, then reset). See "USB Power Control" on page 15-8 for additional information about USB-related suspend and resume.

A peripheral that is reset must be re-enumerated. This procedure is given in "Unenumerated State" on page 9-2.

NOTE

You must ensure that the time from connection of this USB device to the bus until the entire reset process is complete (including firmware initialization of the 8x930) is less than 10 ms. After 10 ms, the host may attempt to communicate with the 8x930 to set its device address. If the 8x930 firmware cannot respond to the host at this time, the host may disable the device after three attempts to communicate.

14.4.3.1 8x930Ax USB Reset Separation

The 8x930Ax features an optional USB reset that functions independently from the chip reset. When the PCON1 SFR's URDIS bit is set, the MCS 251 core and peripherals will not reset when a USB reset signal is detected. After an 8x930Ax with URDIS set detects a USB reset signal, it resets all the USB blocks (including the USB SFRs), sets the URST bit in PCON1, and generates a USB reset interrupt. For a complete description of the optional USB reset for the 8x930Ax, see "8x930Ax USB Reset Separation" on page 6-18.

14.4.4 Reset Operation

When a reset is initiated, whether externally, over the bus, or by a WDT, the port pins are immediately forced to their reset condition as a fail-safe precaution, whether the clock is running or not.

The external reset signal and the WDT- and USB- initiated reset signals are combined internally. For an external reset the voltage on the RST pin must be held high for 32 internal clock cycles (T_{CLK}) after the oscillator and on-chip PLL stabilize (approximately 5 ms). For WDT and USB-initiated resets, a 5-bit counter in the reset logic maintains the signal for the required 32 clock cycles (T_{CLK}). Refer to Table 2-4 on page 2-10.

The CPU checks for the presence of the combined reset signal every $2T_{OSC}$. When a reset is detected, the CPU responds by triggering the internal reset routine. The reset routine loads the SFRs, including the ACC, B, stack pointer, and data pointer registers, with their reset values (see Table 3-5 on page 3-16). Reset does not affect on-chip data RAM or the register file. (However, following a cold start reset, these are indeterminate because V_{CC} has fallen too low or has been off.) Following a synchronizing operation and the configuration fetch, the CPU vectors to address FF:0000. Figure 14-5 shows the reset timing sequence.

MINIMUM HARDWARE SETUP



While the RST pin is high ALE, PSEN#, and the port pins are weakly pulled high. The first ALE occurs 16 internal clock cycles (T_{CLK}) after the reset signal goes low. For this reason, other devices can not be synchronized to the internal timings of the 8x930.

NOTE

Externally driving the ALE and/or PSEN# pins to 0 during the reset routine may cause the device to go into an indeterminate state.

Powering up the 8x930 without a reset may improperly initialize the program counter and SFRs and cause the CPU to execute instructions from an undetermined memory location.

14.4.5 Power-on Reset

To automatically generate a reset when power is applied, connect the RST pin to the V_{CC} pin through a 1- μ F capacitor as shown in Figure 14-1 on page 14-1.

When V_{CC} is applied, the RST pin rises to V_{CC} , then decays exponentially as the capacitor charges. The time constant must be such that RST remains high (above the turn-off threshold of the Schmitt trigger) long enough for the oscillator to start and stabilize, plus $64T_{OSC}$. At power up, V_{CC} should rise within approximately 10 ms. Oscillator start-up time is a function of the crystal frequency.

During power up, the port pins are in a random state until forced to their reset state by the asynchronous logic.

Reducing V_{CC} quickly to 0 causes the RST pin voltage to momentarily fall below 0 V. This voltage is internally limited and does not harm the device.




Figure 14-5. Reset Timing Sequence



15

Special Operating Modes



CHAPTER 15 SPECIAL OPERATING MODES

This chapter describes the idle, powerdown, low-clock, and on-circuit emulation (ONCE) device operating modes and the USB function suspend and resume operations. The SFRs associated with these operations (PCON and PCON1) are also described.

15.1 GENERAL

The idle, low clock, and powerdown modes are power reduction modes for use in applications where power consumption is a concern. User instructions activate these modes by setting bits in the PCON register. Program execution halts, but resumes when the mode is exited by an interrupt. While in idle or powerdown modes, the V_{CC} pin is the input for backup power.

Following chip reset, the 8x930 operates in low-clock mode, wherein the CPU and on-chip peripherals are clocked at a reduced rate until bus enumeration is accomplished. This reduces I_{CC} to meet the 100 mA USB requirement.

Suspend and resume are low current modes used when the USB bus is idle. The 8x930 enters suspend when there is a continuous idle state on the bus lines for more than 3.0 msec. When a device is in suspend state, it draws less than 500 μ A from the bus. Once a device is in the suspend state, its operation can be resumed by receiving resume signaling on the bus.

ONCE is a test mode that electrically isolates the 8x930 from the system in which it operates.

Table 15-1 on page 15-6 lists the condition of the out pins for the various operating modes.

15.2 POWER CONTROL REGISTERS

The PCON special function register (Figure 15-1) provides two control bits for the serial I/O function; bits for selecting: the idle, low-clock, and powerdown modes, the power off flag, and two general purpose flags.

The PCON1 SFR (Figure 15-2) provides USB power control, including the USB global suspend/resume and USB function suspend. The PCON1 SFR is discussed further in "USB Power Control" on page 15-8.

15.2.1 Serial I/O Control Bits

The SMOD1 bit in the PCON register is a factor in determining the serial I/O baud rate. See Figure 15-1 and "Baud Rates" on page 13-10.

The SMOD0 bit in the PCON register determines whether bit 7 of the SCON register provides read/write access to the framing error (FE) bit (SMOD0 = 1) or to SM0, a serial I/O mode select bit (SMOD0 = 0). See Figure 15-1 and Figure 13-2 on page 13-4 (SCON).



15.2.2 Power Off Flag

Hardware sets the Power Off Flag (POF) in PCON when V_{CC} rises from < 3 V to > 3 V to indicate that on-chip volatile memory is indeterminate (e.g., at power-on). The POF can be set or cleared by firmware. After a reset, check the status of this bit to determine whether a cold start reset or a warm start reset occurred (see "Reset" on page 14-5). After a cold start, user firmware should clear the POF. If POF = 1 is detected at other times, do a reset to re-initialize the chip, since for V_{CC} < 3 V data may have been lost or some logic may have malfunctioned.

15.2.3 8x930Ax USB Reset Separation

The 8x930Ax features an optional USB reset that functions independently from the chip reset. When the PCON1 SFR's URDIS bit is set, the MCS 251 core and peripherals will not reset when a USB reset signal is detected. After an 8x930Ax with URDIS set detects a USB reset signal, it resets all the USB blocks (including the USB SFRs), sets the URST bit in PCON1, and generates a USB reset interrupt. For a complete description of the optional USB reset for the 8x930Ax, see "8x930Ax USB Reset Separation" on page 6-18.



SPECIAL OPERATING MODES

PCON

Address: S:87H Reset State: 00xx 0000B

0

Power Control Register. Contains the power off flag (POF) and bits for enabling the idle and powerdown modes. Also contains two general-purpose flags and two bits that control serial I/O functions—the double baud rate bit and a bit that selects whether accesses to SCON.7 are to the FE bit or the SM0 bit.

7

SMOD1 SMOD0 LC POF	GF1 GF0 PD IDL
CONTRACTOR OF A DESCRIPTION OF A DESCRIPT	

Bit Number	Bit Mnemonic	Function	
7	SMOD1	Double Baud Rate Bit:	
		When set, doubles the baud rate when timer 1 is used and mode 1, 2, or 3 is selected in the SCON register. See "Baud Rates" on page 13-10.	
6	SMOD0	SCON.7 Select:	
		When set, read/write accesses to SCON.7 are to the FE bit. When clear, read/write accesses to SCON.7 are to the SM0 bit. See the SCON register (Figure 13-2 on page 13-4).	
5	LC	Low-clock Mode Enable:	
		Setting this bit forces the internal clock (F_{CLK}) distributed to the CPU and peripherals (but not the USB module) to 3 MHz. This bit is automatically set after a reset. Clearing this bit through firmware returns F_{CLK} to the clock frequency determined by pins PLLSEL2:0.	
4	POF	Power Off Flag:	
	/	Set by hardware as $V_{\rm CC}$ rises above 3 V to indicate that power has been off or $V_{\rm CC}$ had fallen below 3 V and that on-chip volatile memory is indeterminate. Set or cleared by firmware.	
3	GF1	General Purpose Flag:	
		Set or cleared by firmware. One use is to indicate whether an interrupt occurred during normal operation or during idle mode.	
2	GF0	General Purpose Flag:	
		Set or cleared by firmware. One use is to indicate whether an interrupt occurred during normal operation or during idle mode.	
1	PD	Powerdown Mode Bit:	
		When set, activates powerdown mode. This bit should only be set if the GSUS bit is also set. Cleared by hardware when an interrupt or reset occurs.	
0	IDL	Idle Mode Bit:	
		When set, activates idle mode. Cleared by hardware when an interrupt or reset occurs. If IDL and PD are both set, PD takes precedence.	

Figure 15-1. PCON: Power Control Register



PCON1	Address: Reset State:	S:0DFH xxx0 0000B
USB Power Control Register. Facilitates the control and status USB reset separation, and remote wake-up of the 8x930.	relating to global suspen	d and resume,
7		0

	-		URST RWU GRSM GSUS
--	---	--	--------------------

Bit Number	Bit Mnemonic	Function		
7:5		Reserved:		
		The value read from these bits are indeterminate. Write zeroes to these bits.		
4	URDIS	USB Reset Disable:		
	(8 <i>x</i> 930A <i>x</i>)	When clear by firmware, a chip reset occurs upon receiving of a USB reset signal. This resets the MCS [®] 251 core, USB blocks and all peripherals.		
		When set by firmware, the MCS 251 core and peripherals will not reset when a USB reset signal is detected. Upon detecting a USB reset signal, the 8x930Ax resets all the USB blocks (FIFOs, FIU, SIE, and transceiver), sets the URST bit and generates a USB reset interrupt (refer to the description of URST).		
	URDIS	Reserved:		
	(8X930H <i>x</i>)	The value read from these bits are indeterminate. Write zeroes to these bits.		
3	URST	USB Reset Flag:		
	(8 <i>x</i> 930A <i>x</i>)	This flag will be set by hardware when a USB reset occurs, regardless of whether the ESR bit in the IEN1 register is enabled or disabled. The URST also serves as the interrupt bit, ORed with GRSM and GSUS bits to generate an interrupt. Should be cleared by firmware when serving the USB reset interrupt.		
	URST	Reserved:		
	(8 <i>x</i> 930H <i>x</i>)	The value read from these bits are indeterminate. Write zeroes to these bits.		
2	RWU	Remote Wake-up Bit:		
		1 = wake-up. This bit is used by the USB function to initiate a remote wake-up. Set by firmware to drive resume signaling on the USB lines to the host or upstream hub. Cleared by hardware when resume signaling is done. NOTE: Do not set this bit unless the USB function is suspended		
		(GSUS = 1 and GRSM = 0). See Figure 15-3 on page 15-11.		
Firmware sh	ould prioritize G	RSM over GSUS if both bits are set simultaneously.		

Figure 15-2. PCON1: USB Power Control Register

SPECIAL OPERATING MODES

_					
	PCON1 (Co	ontinued)		Address: Reset State:	S:0DFH xxx0 0000B
			r. Facilitates the control and status relating to emote wake-up of the 8 <i>x</i> 930.	o global suspen	d and resume,
	7				0
			URDIS URST RWU	GRSM	GSUS
	1	GRSM	Global Resume Bit:		
			1 = resume. Set by hardware when a glob USB lines. This bit is ORed with GSUS to Cleared by firmware when servicing the gl interrupt. (This bit can also be set/cleared This bit is not set if remote wakeup is used on page 15-11.	generate the in obal suspend/re by firmware for	terrupt† esume testability.)
	0	GSUS	Global Suspend Bit:		
			1 = suspend. This bit is set by hardware w detected on the USB lines. This bit is ORe generate the interrupt. [†] During the global set the PD bit to enter the suspend mode. resume occurs. See Figure 15-3 on page	ed with the GRS suspend ISR, fin Cleared by firm	M bit to mware should
†	Firmware sh	ould prioritize G	RSM over GSUS if both bits are set simulta	neously.	

Figure 15-2. PCON1: USB Power Control Register (Continued)

	Reset		Idle Mode		Por	werdown M	lode	Once Mode
Pin		Internal Program Memory	External Memory (page mode)	External Memory (nonpage mode)	Internal Program Memory	External Memory (page mode)	External Memory (nonpage mode)	
ALE	Weak High	1	1	1	0	0	0	Float
PSEN#	Weak High	1	1	1	0	0	0	Float
Port 0 Pins	Float	Data	Float	Float	Data	Float	Float	Float
Port 1 Pins	Weak High	Data	Data	Data	Data	Data	Data	Weak High
Port 2 Pins	Weak High	Data	Float	Weak High	Data	Float	Weak High	Weak High
Port 3 Pins	Weak High	Data	Data	Data	Data	Data	Data	Weak High
SOF#	Weak High	Data	Data	Data	Data	Data	Data	Weak High
D _{P0}	Float	Data	Data	Data	Float	Float	Float	Weak High
D _{M0}	Float	Data	Data	Data	Float	Float	Float	Float
D _{P3:1}	Float	Data	Data	Data	Data J	Data J	Data J	Float
D _{M3:1}	Float	Data	Data	Data	Data J	Data J	Data J	Float
UPWEN#	Weak High	Data	Data	Data	Data	Data	Data	Float

Table 15-1. Pin Conditions in Various Modes

intel

SPECIAL OPERATING MODES

15.3 IDLE MODE

Idle mode is a power reduction mode that reduces power consumption to approximately 40% of normal. In this mode, program execution halts. Idle mode freezes the clocks to the CPU at known states while the peripherals continue to be clocked (Figure 2-6 on page 2-9). The CPU status before entering idle mode is preserve. That is, the program counter, program status word register, and register file retain their data for the duration of idle mode. The contents of the SFRs and RAM are also retained. The status of the port pins depends upon the location of the program memory:

- Internal program memory: the ALE and PSEN# pins are pulled high and the ports 0, 1, 2, and 3 pins are driving the port SFR value (Table 15-1).
- External program memory: the ALE and PSEN# pins are pulled high; the port 0 pins are floating; and the pins of ports 1, 2, and 3 are driving the port SFR value (Table 15-1).

NOTE

If desired, the PCA may be instructed to pause during idle mode by setting the CIDL bit in the CMOD register (Figure 12-7 on page 12-13).

15.3.1 Entering Idle Mode

To enter idle mode, set the PCON register IDL bit. The 8x930 enters idle mode upon execution of the instruction that sets the IDL bit. The instruction that sets the IDL bit is the last instruction executed.

CAUTION

If the IDL bit and the PD bit are set simultaneously, the 8x930 enters powerdown mode.

15.3.2 Exiting Idle Mode

There are two ways to exit idle mode:

- Generate an enabled interrupt. Hardware clears the PCON register IDL bit which restores the clocks to the CPU. Execution resumes with the interrupt service routine. Upon completion of the interrupt service routine, program execution resumes with the instruction immediately following the instruction that activated idle mode. The general purpose flags (GF1 and GF0 in the PCON register) may be used to indicate whether an interrupt occurred during normal operation or during idle mode. When idle mode is exited by an interrupt, the interrupt service routine may examine GF1 and GF0.
- Reset the chip. See "Reset" on page 14-5. A logic high on the RST pin clears the IDL bit in the PCON register directly and asynchronously. This restores the clocks to the CPU. Program execution momentarily resumes with the instruction immediately following the instruction that activated the idle mode and may continue for a number of clock cycles before the internal reset algorithm takes control. Reset initializes the 8x930 and vectors the CPU to address FF:0000H.

NOTE

During the time that execution resumes, the internal RAM cannot be accessed; however, it is possible for the port pins to be accessed. To avoid unexpected outputs at the port pins, the instruction immediately following the instruction that activated idle mode should not write to a port pin or to the external RAM.

15.4 USB POWER CONTROL

The 8x930 supports USB power control through firmware, including global suspend/resume and remote wake-up. For flow charts of these operations, see Figure 15-3 on page 15-11.

15.4.1 Global Suspend Mode

When a global suspend is detected by the 8x930, the global suspend bit (GSUS in PCON1) is set and the global suspend/resume interrupt is generated. Global suspend is defined as bus inactivity for more than 3 ms on the USB lines. A device that is already in suspend mode will not change state. Hardware does not invoke any particular power-saving mode on detection of a global suspend. You must implement power control through firmware within the global suspend/resume ISR.

NOTE

Firmware must set the PD bit (PCON.1 in Figure 15-1 on page 15-3).

For global suspend on a bus powered device, firmware must put the 8x930 into powerdown mode to meet the USB limit of 500 μ A. For consistency, it is recommended that you put self-powered devices into powerdown mode as well.

15.4.1.1 Powerdown (Suspend) Mode

The powerdown mode places the 8x930 in a very low power state. Powerdown mode stops the oscillator and freezes all clocks at known states (Figure 2-6 on page 2-9). The CPU status prior to entering powerdown mode is preserved, i.e., the program counter, program status word register, and register file retain their data for the duration of powerdown mode. In addition, the SFRs and RAM contents are preserved. The status of the port pins depends on the location of the program memory:

- Internal program memory: the ALE and PSEN# pins are pulled low and the ports 0, 1, 2, and 3 pins are reading data (Table 15-1 on page 15-6).
- External program memory: the ALE and PSEN# pins are pulled low; the port 0 pins are floating; and the pins of ports 1, 2, and 3 are reading data (Table 15-1).

NOTE

 V_{CC} may be reduced to as low as 2 V during powerdown to further reduce power dissipation. Take care, however, that V_{CC} is not reduced until powerdown is invoked.

SPECIAL OPERATING MODES

15.4.1.2 Entering Powerdown (Suspend) Mode

To enter powerdown mode, set the PCON register PD bit. The 8x930 enters powerdown mode upon execution of the instruction that sets the PD bit. The instruction that sets the PD bit is the last instruction executed.

CAUTION

Do not put the 8x930 into powerdown mode unless the USB suspend signal is detected on the USB lines (GSUS = 1). Otherwise, the device will not be able to wake up from powerdown mode by a resume signal sent through the USB lines. See "USB Power Control" on page 15-8.

15.4.1.3 Exiting Powerdown (Suspend) Mode

CAUTION

If V_{CC} was reduced during the powerdown mode, do not exit powerdown until V_{CC} is restored to the normal operating level.

There are two ways (other than USB signaling) to exit the powerdown mode:

1. Generate an enabled external interrupt. The interrupt signal must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms). Hardware clears the PD bit in the PCON register which starts the oscillator and restores the clocks to the CPU and peripherals. Execution resumes with the interrupt service routine. Upon completion of the interrupt service routine, program execution resumes with the instruction immediately following the instruction that activated powerdown mode.

To enable an external interrupt, set the IEN0 register EX0 and/or EX1 bit[s]. The external interrupt used to exit powerdown mode must be configured as level-sensitive and must be assigned the highest priority. Holding the interrupt pin (INT0# or INT1#) low restarts the oscillator and bringing the pin high completes the exit. The duration of the interrupt signal must be long enough to allow the oscillator to stabilize (normally less than 10 ms).

2. Generate a reset. See "Reset" on page 14-5. A logic high on the RST pin clears the PD bit in the PCON register directly and asynchronously. This starts the oscillator and restores the clocks to the CPU and peripherals. Program execution momentarily resumes with the instruction immediately following the instruction that activated powerdown and may continue for a number of clock cycles before the internal reset algorithm takes control. Reset initializes the 8x930 and vectors the CPU to address FF:0000H.

NOTE

During the time that execution resumes, the internal RAM cannot be accessed; however, it is possible for the port pins to be accessed. To avoid unexpected outputs at the port pins, the instruction immediately following the instruction that activated the powerdown mode should not write to a port pin or to the external RAM.

15.4.2 Global Resume Mode

When a global resume is detected by the 8x930, the global resume bit (GRSM of PCON1) is set, the global suspend bit (GSUS of PCON1) is cleared, and the global suspend/resume interrupt is generated. As soon as resume signaling is detected on the USB lines, the oscillator is restarted. A resume condition is defined as a "J to anything" transition. This could be a K transition, or reset signaling on the root port. For the 8x930Hx, a resume condition could be an enabled downstream port or connect/disconnect of a downstream port in the disconnected, disabled, or suspended states.

Upon detection of a resume condition, the 8x930 applies power to the USB transceivers, the crystal oscillator, and the PLL (although the PLL output is still gated-off). The device begins timing two different time points, T1 and T2, as described in Chapter 11 of the Universal Serial Bus Specification.

After the clocks are restarted, the CPU program continues execution from where it was when the device was put into powerdown mode. The device then services the resume interrupt service routine. After executing the resume ISR, the 8x930 continues operation from the point where it was interrupted by the suspend interrupt.

15.4.3 USB Remote Wake-up

The 8x930 can initiate resume signaling to the USB lines through remote wake-up of the USB function while it is in powerdown/idle mode. While in powerdown mode, remote wake-up has to be initiated through assertion of an enabled external interrupt. The external interrupt has to be enabled and it must be configured with level trigger and with higher priority than a Suspend/Resume interrupt. A function resume restarts the clocks to the 8x930 and program execution branches to an external interrupt service routine.

Within this external interrupt service routine, you must ensure GRSM = 0. If GRSM is clear, set the remote wake-up bit (RWU in PCON1 — Figure 15-2) to drive resume signaling on the USB lines to the host or upstream hub (as well as to the enabled downstream ports for the 8x930Hx). After executing the external ISR, the program continues execution from where it was put into powerdown mode and the 8x930 resumes normal operation.

The procedure is similar for remote wake-up initiated from idle mode. For idle mode, enabled interrupts from the USB function should also initiate wake-up.

NOTE

Do not initiate a remote wake-up (by setting the RWU bit in PCON1) prior to 5ms after the last bus activity is detected (2ms after the 8x930Hx is suspended).

SPECIAL OPERATING MODES





Figure 15-3. Suspend/Resume Program with/without Remote Wake-up



INTA

Suspend/Resume Program with/without Remote Wake-up (Continued)

SPECIAL OPERATING MODES

15.5 LOW-CLOCK MODE

Low-clock mode is the default operation mode for the 8x930 upon reset. After reset, the CPU and peripherals (excluding the USB module) default to a 3 MHz clock rate. The USB module always operates at the clock rate selected by pins PLLSEL2:0. Low-clock mode ensures that the I_{CC} drawn by the 8x930, while in the unenumerated state following chip reset, is less than one unit load (100 mA).

After USB enumeration (and given that the request for more than one unit load of I_{CC} is granted), firmware can clear the LC bit in PCON to clock the CPU and on-chip peripherals at the rate selected by pin PLLSEL2:0.

15.5.1 Entering Low-clock Mode

Low-clock mode can be invoked through firmware anytime the device is unconfigured by the host PC. To invoke low-clock mode, set the LC bit in the PCON register (Figure 15-1).

NOTE

The device reset routine sets the LC bit placing the 8x930 in low-clock mode.

15.5.2 Exiting Low-clock Mode

To switch the clock of the CPU and the peripherals to the hardware-selected clock rate, clear the LC bit in the PCON register (Figure 15-1). The hardware clock rate selection determines the highest operating clock rate for the 8x930.

15.6 ON-CIRCUIT EMULATION (ONCE) MODE

The on-circuit emulation (ONCE) mode permits external testers to test and debug 8x930-based systems without removing the chip from the circuit board. A clamp-on emulator or test CPU is used in place of the 8x930 which is electrically isolated from the system.

15.6.1 Entering ONCE Mode

To enter the ONCE mode:

- 1. Assert RST to initiate a device reset. See "Externally-Initiated Resets" on page 14-5 and the reset waveforms in Figure 14-5 on page 14-7.
- 2. While holding RST asserted, apply and hold logic levels to I/O pins as follows: PSEN# = low, P0.7:5 = low, P0.4 = high, P0.3:0 = low (i.e., port 0 = 10H).
- 3. Deassert RST, then remove the logic levels from PSEN# and port 0.

These actions cause the 8x930 to enter the ONCE mode. Port 1, 2, and 3 pins are weakly pulled high and port 0, ALE, and PSEN# pins are floating (Table 15-1 on page 15-6). Thus the device is electrically isolated from the remainder of the system which can then be tested by an emulator or test CPU. Note that in the ONCE mode the device oscillator remains active.

intel

15.6.2 Exiting ONCE Mode

To exit ONCE mode, reset the device.

16

External Memory Interface



CHAPTER 16 EXTERNAL MEMORY INTERFACE

This chapter covers various aspects of the external memory interface. It describes the signals associated with external memory operations, page mode/nonpage mode operation, and external bus cycle timing (for normal accesses, accesses with configurable wait states, accesses with real-time wait states, and configuration byte accesses). This chapter also describes the real-time wait state register (WCON), gives the status of the pins for ports P0 and P2 during bus cycles and bus idle, and includes several external memory design examples.

16.1 OVERVIEW

The 8x930 interfaces with a variety of external memory devices. It can be configured to have a 16-bit, 17-bit, or 18-bit external address bus. Data transfer operations (8 bits) are multiplexed on the address bus.

The external memory interface comprises the external bus (ports 0 and 2, and when so configured, address bits A17 and A16) and the bus control signals described in Table 16-1. Chip configuration bytes (see Chapter 4, "Device Configuration") provide several interface options: page mode or nonpage mode for external code fetches; the number of external address bits (16, 17, or 18); the address ranges for RD#, WR#, and PSEN#; and the number of preprogrammed external wait states to extend RD#, WR#, PSEN#, or ALE. Real-time wait states can be enabled with special function register WCON.1:0. You can use these options to tailor the interface to your application. For additional information refer to "Configuring the External Memory Interface" on page 4-7.

The external memory interface operates in either page mode or nonpage mode. Figure 16-1 shows the structure of the external address bus for page mode and nonpage mode operation. Page mode provides increased performance by reducing the time for external code fetches. Page mode does not apply to code fetches from on-chip memory.




Figure 16-1. Bus Structure in Nonpage Mode and Page Mode

Signal Name	Туре	Description	Alternate Function
A17	0	Address Line 17.	P1.7/CEX4/WCLK
A16	0	Address Line 16. See RD#.	P3.7/RD#
A15:8†	0	Address Lines. Upper address for external bus (non-page mode).	P2.7:0
AD7:0†	I/O	Address/Data Lines. Multiplexed lower address and data for the external bus (non-page mode).	P0.7:0
ALE	0	Address Latch Enable. ALE signals the start of an external bus cycle and indicates that valid address information is available on lines A15:8 and AD7:0.	PROG#
EA#	l	External Access . Directs program memory accesses to on-chip or off-chip code memory. For EA# strapped to ground, all program memory accesses are off-chip. For EA# = strapped to V_{CC} , an access is to on-chip ROM if the address is within the range of the on-chip ROM; otherwise the access is off-chip. The value of EA# is latched at reset. For devices without on-chip ROM, EA# must be strapped to ground.	V _{PP}
PSEN#	0	Program Store Enable. Read signal output. This output is asserted for a memory address range that depends on bits RD0 and RD1 in the configuration byte (see also RD#): RD1 RD0 Address Range for Assertion 0 0 All addresses 0 1 All addresses 1 0 All addresses 1 1 All addresses ≥ 80:0000H	
RD#	0	Read or 17th Address Bit (A16). Read signal output to external data memory or 17th external address bit (A16), depending on the values of bits RD0 and RD1 in configuration byte. (See PSEN#): RD1 RD0 Function 0 0 The pin functions as A16 only. 0 1 The pin functions as P3.7 only. 1 1 RD# asserted for reads at all addresses ≤7F:FFFFH.	P3.7/A16
WAIT#		Real-time Wait State Input. The real-time WAIT# input is enabled by writing a logical '1' to the WCON.0 (RTWE) bit at S:A7H. During bus cycles, the external memory system can signal 'system ready' to the microcontroller in real time by controlling the WAIT# input signal on the port 1.6 input.	P1.6/CEX3
WCLK	0	Wait Clock Output. The real-time WCLK output is driven at port 1.7 (WCLK) by writing a logical '1' to the WCON.1 (RTWCE) bit at S:A7H. When enabled, the WCLK output produces a square wave signal with a period of one-half the oscillator frequency.	A17/P1.7/CEX4
WR#	0	Write. Write signal output to external memory. WR# is asserted for writes to all valid memory locations.	P3.6

Table 16-1. External Memory Interface Signals

[†] If the chip is configured for page-mode operation, port 0 carries the lower address bits (A7:0), and port 2 carries the upper address bits (A15:8) and the data (D7:0).

EXTERNAL MEMORY INTERFACE

The reset routine configures the 8x930 for operation in page mode or nonpage mode according to bit 1 of configuration byte UCONFIG0. P0 carries address A7:0 while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0 in nonpage mode and with A15:8 on P2 in page mode.

Table 16-1 describes the external memory interface signals. The address and data signals (AD7:0 on port 0 and A15:8 on port 2) are defined for nonpage mode.

16.2 EXTERNAL BUS CYCLES

This section describes the bus cycles the 8x930 executes to fetch code, read data, and write data in external memory. Both page mode and nonpage mode are described and illustrated. This section does not cover wait states (see "External Bus Cycles With Configurable Wait States" on page 16-8) or configuration byte bus cycles (see "Configuration Byte Bus Cycles" on page 16-15).

NOTE

For simplicity, the accompanying figures depict the bus cycle waveforms in idealized form and do not provide precise timing information. For bus cycle timing parameters refer to the 8x930Ax and 8x930Hx datasheets.

An "inactive external bus" exists when the 8x930 is not executing external bus cycles. This occurs under any of the three following conditions:

- Bus Idle (The chip is in normal operating mode but no external bus cycles are executing.)
- The chip is in idle mode
- The chip is in powerdown mode

16.2.1 Bus Cycle Definitions

Table 16-2 lists the types of external bus cycles. It also shows the activity on the bus for nonpage mode and page mode bus cycles with no wait states. There are three types of nonpage mode bus cycles: code fetch, data read, and data write. There are four types of page mode bus cycles: code fetch (page miss), code fetch (page hit), data read, and data write. The data read and data write cycles are the same for page mode and nonpage mode (except the multiplexing of D7:0 on ports 0 and 2).

16.2.2 Nonpage Mode Bus Cycles

In nonpage mode, the external bus structure is the same as for MCS 51 microcontrollers. The upper address bits (A15:8) are on port 2, and the lower address bits (A7:0) are multiplexed with the data (D7:0) on port 0. External code read bus cycles execute in approximately two state times. See Table 16-2 and Figure 16-2. External data read bus cycles (Figure 16-3) and external write bus cycles (Figure 16-4) execute in approximately three state times. For the write cycle (Figure 16-4), a third state is appended to provide recovery time for the bus. Note that the write signal WR# is asserted for all memory regions, except for the case of RD1:0 = 11, where WR# is asserted for regions 00:-01: but **not** for regions FE:-FF:.

Mode	Pue Cycele	Bus Activity			
wode	Bus Cycle	State 1	State 2	State 3	
	Code Read	ALE	RD#/PSEN#, code in		
Nonpage Mode	Data Read (2)	ALE	RD#/PSEN#	data in	
mode	Data Write (2)	ALE	WR#	WR# high, data out	
	Code Read, Page Miss	ALE	RD#/PSEN#, code in		
Page	Code Read, Page Hit (3)	PSEN#, code in			
Mode	Data Read (2)	ALE	RD#/PSEN#	data in	
	Data Write (2)	ALE	WR#	WR# high, data out	

Table 16-2. Bus Cycle Definitions (No Wait States)

intel

NOTES:

- 1. Signal timing implied by this table is approximate (idealized).
- Data read (page mode) = data read (nonpage mode) and write (page mode) = write (nonpage mode) except that in page mode data appears on P2 (multiplexed with A15:0), whereas in nonpage mode data appears on P0 (multiplexed with A7:0).
- 3. The initial code read page hit bus cycle can execute only following a code read page miss cycle.




Figure 16-2. External Code Fetch (Nonpage Mode)

EXTERNAL MEMORY INTERFACE




Figure 16-3. External Data Read (Nonpage Mode)




Figure 16-4. External Data Write (Nonpage Mode)

16.2.3 Page Mode Bus Cycles

Page mode increases performance by reducing the time for external code fetches. Under certain conditions the controller fetches an instruction from external memory in one state time instead of two (Table 16-2). Page mode does not affect internal code fetches.

The first code fetch to a 256-byte "page" of memory always uses a two-state bus cycle. Subsequent successive code fetches to the same page (*page hits*) require only a one-state bus cycle. When a subsequent fetch is to a different page (a *page miss*), it again requires a two-state bus cycle. The following external code fetches are always page-miss cycles:

- the first external code fetch after a page rollover[†]
- the first external code fetch after an external data bus cycle
- the first external code fetch after powerdown or idle mode
- the first external code fetch after a branch, return, interrupt, etc.

In page mode, the 8x930 bus structure differs from the bus structure in MCS 51 controllers (Figure 16-1). The upper address bits A15:8 are multiplexed with the data D7:0 on port 2, and the lower address bits (A7:0) are on port 0.

Figure 16-5 shows the two types of external bus cycles for code fetches in page mode. The *page-miss* cycle is the same as a code fetch cycle in nonpage mode (except D7:0 is multiplexed with A15:8 on P2.). For the *page-hit* cycle, the upper eight address bits are the same as for the preceding cycle. Therefore, ALE is not asserted, and the values of A15:8 are retained in the address latches. In a single state, the new values of A7:0 are placed on port 0, and memory places the instruction byte on port 2. Notice that a page hit reduces the available address access time by one state. Therefore, faster memories may be required to support page mode.

Figure 16-6 and Figure 16-7 show the bus cycles for data reads and data writes in page mode. These cycles are identical to those for nonpage mode, except for the different signals on ports 0 and 2.

[†] A page rollover occurs when the address increments from the top of one 256-byte page to the bottom of the next (e.g., from FF:FAFFH to FF:FB00H).

EXTERNAL MEMORY INTERFACE

intel




Figure 16-5. External Code Fetch (Page Mode)




Figure 16-6. External Data Read (Page Mode)




Figure 16-7. External Data Write (Page Mode)

16.3 WAIT STATES

The 8x930 provides three types of wait state solutions to external memory problems: real-time, RD#/WR#/PSEN#, and ALE wait states. The 8x930 supports traditional real-time wait state operations for dynamic bus control. Real-time wait state operations are controlled by means of the WCON special function register. See "External Bus Cycles with Real-time Wait States" on page 16-11.

In addition, the 8x930 device can be configured at reset to add wait states to external bus cycles by extending the ALE or RD#/WR#/PSEN# pulses. See "Wait State Configuration Bits" on page 4-11.

You can configure the chip to use multiple types of wait states. Accesses to on-chip code and data memory always use zero wait states. The following sections demonstrate wait state usage.

16.4 EXTERNAL BUS CYCLES WITH CONFIGURABLE WAIT STATES

This section describes the code fetch, read data, and write data external bus cycles with configurable wait states. Both page mode and nonpage mode operation are described and illustrated. For simplicity, the accompanying figures depict the bus cycle waveforms in idealized form and do not provide precise timing information.

16.4.1 Extending RD#/WR#/PSEN#

You can use bits WSA1:0# in configuration byte UCONFIG0 (Figure 4-3 on page 4-5) and WSB1:0# in UCONFIG1 (Figure 4-4 on page 4-6) to add 0, 1, 2, or 3 wait states to the RD#/WR#/PSEN pulses. Figure 16-8 shows the nonpage mode code fetch bus cycle with one RD#/PSEN# wait state. The wait state extends the bus cycle to three states. Figure 16-9 shows the nonpage mode data write bus cycle with one WR# wait state. The wait state extends the bus cycle to three states the bus cycle to four states. The waveforms in Figure 16-9 also apply to the nonpage mode data read external bus cycle if RD#/PSEN# is substituted for WR#.

EXTERNAL MEMORY INTERFACE




Figure 16-8. External Code Fetch (Nonpage Mode, One RD#/PSEN# Wait State)





Figure 16-9. External Data Write (Nonpage Mode, One WR# Wait State)

16.4.2 Extending ALE

Use the XALE# bit of configuration byte UCONFIG0 to extend the ALE pulse 1 wait state. Figure 16-10 shows the nonpage mode code fetch external bus cycle with ALE extended. The wait state extends the bus cycle from two states to three. For read and write external bus cycles, the extended ALE extends the bus cycle from three states to four.





intal

16.5 EXTERNAL BUS CYCLES WITH REAL-TIME WAIT STATES

There are two ways of using real-time wait states: the WAIT# pin used as an input bus control and the WAIT# signal used in conjunction with the WCLK output signal. These two signals are enabled with the WCON special function register in the SFR space at S:0A7H. Refer to Figure 16-11.

NOTE

The WCLK and WAIT# signals are alternate functions for the port 1.7:6 input and output buffers. Use of the alternate functions may conflict with wait state operation.

When WAIT# is enabled, PCA module 3 is disabled on port 1.6 (CEX3) and resumes operation only when the WAIT# function is disabled. The same relationship exists between WCLK on port 1.7 (CEX4) and PCA module 4. It is not advisable to alternate between PCA operations and real-time wait-state operations at port 1.6 (CEX3/WAIT#) or port 1.7 (CEX4/WCLK).

Port 1.7 can also be configured to serve as address signal A17 (See UNCONFIG0 on page 4-5). The A17 address signal always takes priority over the alternate functions (CEX4 and WCLK). Even if RTWCE is enabled in WCON.1, the WCLK output does not appear during bus cycles enabled to drive address A17. The use of WAIT# as an input on port 1.6 is unaffected by address signals.

WCON		Address: S:A7H Reset: xxxx xx00B
	Control Regis	ster. Use this register to enable the real-time wait state input signal and/or ck.
7		0
	 A second s	ner fan de fan de fan de mend.
Bit Number	Bit Mnemonic	Function
7:2	-	Reserved:
		The values read from these bits are indeterminate. Write "0" to these bits.
1	RTWCE	Real-time WAIT CLOCK enable. Write a '1' to this bit to enable the WAIT CLOCK on port 1.7 (WCLK). The square wave output signal is one-half
		the oscillator frequency.

Figure 16-11. WCON: Real-time Wait State Control Register



16.5.1 Real-time WAIT# Enable (RTWE)

The real-time WAIT# input is enabled by writing a logical '1' to the WCON.0 (RTWE) bit at S:A7H. During bus cycles, the external memory system can signal "system ready" to the micro-controller in real time by controlling the WAIT# input signal on the port 1.6 input. Sampling of WAIT# is coincident with the activation of RD#/PSEN# or WR# signals driven low during a bus cycle. A "not-ready" condition is recognized by the WAIT# signal held at V_{IL} by the external memory system. Use of PCA module 3 may conflict with your design. Do not use the PCA module 3 I/O (CEX3) interchangeably with the WAIT# signal on the port 1.3 input. Setup and hold times are illustrated in the current datasheet.

16.5.2 Real-time WAIT CLOCK Enable (RTWCE)

The real-time WAIT CLOCK output is driven at port 1.7 (WCLK) by writing a logical '1' to the WCON.1 (RTWCE) bit at S:A7H. When enabled, the WCLK output produces a square wave signal with a period of one-half the oscillator frequency. Use of PCA module 4 may conflict with your design. Do not use the PCA module 4 I/O (CEX4) interchangeably with the WCLK output. Use of address signal A17 inhibits both WCLK and PCA module 4 usage of port 1.7.

16.5.3 Real-time Wait State Bus Cycle Diagrams

Figure 16-12 shows the code fetch/data read bus cycle in nonpage mode. Figure 16-14 depicts the data read cycle in page mode.

CAUTION

The real-time wait function has critical external timing for code fetch. For this reason, it is not advisable to use the real-time wait feature for code fetch in page mode.

The data write bus cycle in nonpage mode is shown in Figure 16-13. Figure 16-15 shows the data write bus cycle in page mode.

EXTERNAL MEMORY INTERFACE




Figure 16-12. External Code Fetch/Data Read (Nonpage Mode, Real-time Wait State)





Figure 16-13. External Data Write (Nonpage Mode, Real-time Wait State)



intal

Figure 16-14. External Data Read (Page Mode, Real-time Wait State)




Figure 16-15. External Data Write (Page Mode, Real-time Wait State)

16.6 CONFIGURATION BYTE BUS CYCLES

If EA# = 0, devices obtain configuration information from a configuration array in external memory. This section describes the bus cycles executed by the reset routine to fetch user configuration bytes from external memory. Configuration bytes are discussed in Chapter 4, "Device Configuration."

To determine whether the external memory is set up for page mode or nonpage mode operation, the 8x930 accesses external memory using internal address FF:FFF8H (UCONFIG0). See states 1–4 in Figure 16-16. If the external memory is set up for page mode, it places UCONFIG0 on P2 as D7:0, overwriting A15:8 (FFH). If external memory is set up for nonpage mode, A15:8 is not overwritten. The 8x930 examines P2 bit 1. Subsequent configuration byte fetches are in page mode if P2.1 = 0 and in nonpage mode if P2.1 = 1. The 8x930 fetches UCONFIG0 again (states 5–8 in Figure 16-16) and then UCONFIG1 via internal address FF:FFF9H.

The configuration byte bus cycles always execute with ALE extended and one PSEN# wait state.




Figure 16-16. Configuration Byte Bus Cycles

16.7 PORT 0 AND PORT 2 STATUS

This section summarizes the status of the port 0 and port 2 pins when these ports are used as the external bus. A more comprehensive description of the ports and their use is given in Chapter 10, "Input/Output Ports."

When port 0 and port 2 are used as the external memory bus, the signals on the port pins can originate from three sources:

- the 8x930 CPU (address bits, data bits)
- the port SFRs: P0 and P2 (logic levels)
- an external device (data bits)

The port 0 pins (but not the port 2 pins) can also be held in a high-impedance state. Table 16-3 lists the status of the port 0 and port 2 pins when the chip in is the normal operating mode and the external bus is idle or executing a bus cycle.

					5	
Port	8-bit/16-bit	3-bit/16-bit Nonpage Mode		Page Mode		
PUIL	Addressing	Bus Cycle	Bus Idle	Bus Cycle	Bus Idle	
Port 0	8 or 16	AD7:0 (1)	High Impedance	A7:0 (1)	High Impedance	
Dort 0	8	P2 (2)	P2	P2/D7:0 (2)	High Impedance	
Port 2	16	A15:8	P2	A15:8/D7:0	High Impedance	

Table 16-3. Port 0 and Port 2 Pin Status In Normal Operating Mode

NOTES:

1. During external memory accesses, the CPU writes FFH to the P0 register and the register contents are lost.

2. The P2 register can be used to select 256-byte pages in external memory.

16.7.1 Port 0 and Port 2 Pin Status in Nonpage Mode

In nonpage mode, the port pins have the same signals as those on the 8XC51FX. For an external memory instruction using a 16-bit address, the port pins carry address and data bits during the bus cycle. However, if the instruction uses an 8-bit address (e.g., MOVX @Ri), the contents of P2 are driven onto the pins. These pin signals can be used to select 256-bit pages in external memory.

During a bus cycle, the CPU always writes FFH to P0, and the former contents of P0 are lost. A bus cycle does not change the contents of P2. When the bus is idle, the port 0 pins are held at high impedance, and the contents of P2 are driven onto the port 2 pins.

16.7.2 Port 0 and Port 2 Pin Status in Page Mode

In a page-mode bus cycle, the data is multiplexed with the upper address byte on port 2. However, if the instruction uses an 8-bit address (e.g., MOVX @Ri), the contents of P2 are driven onto the pins when data is not on the pins. These logic levels can be used to select 256-bit pages in external memory. During bus idle, the port 0 and port 2 pins are held at high impedance. For port pin status when the chip in is idle mode, powerdown mode, or reset, see Chapter 15, "Special Operating Modes."



16.8 EXTERNAL MEMORY DESIGN EXAMPLES

This section presents several external memory designs for 8x930 systems. These examples illustrate the design flexibility provided by the configuration options, especially for the PSEN# and RD# signals. Many designs are possible. The examples employ the 80930AD and 83930AE but also apply to the other 8x930Hx devices if the differences in on-chip memory are allowed for. For a general discussion on external memory see "Configuring the External Memory Interface" on page 4-7. Figure 4-5 on page 4-8 and Figure 4-6 on page 4-9 depict the mapping of internal memory space into external memory.

16.8.1 Example 1: RD1:0 = 00, 18-bit Bus, External Flash and RAM

In this example, an 80930AD operates in page mode with an 18-bit external address bus interfaced to 128 Kbytes of external flash memory and 128 Kbytes of external RAM (Figure 16-17). Figure 16-18 shows how the external flash and RAM are addressed in the internal memory space. On-chip data RAM (1056 bytes) occupies the lowest addresses in region 00:.





Figure 16-17. Bus Diagram for Example 1: 80930AD in Page Mode



intel®

Figure 16-18. Address Space for Example 1



16.8.2 Example 2: RD1:0 = 01, 17-bit Bus, External Flash and RAM

In this example, an 80930AD operates in page mode with a 17-bit external address bus interfaced to 64 Kbytes of flash memory for code storage and 32 Kbytes of external RAM (Figure 16-19). The 80930AD is configured so that PSEN# is asserted for all reads, and RD# functions as A16 (RD1:0 = 01). Figure 16-20 shows how the external flash and RAM are addressed in the internal memory space. Addresses 0420H–7FFFH in external RAM are addressed in region 00:. On-chip data RAM (1056 bytes) occupies the lowest addresses in region 00:.





Figure 16-19. Bus Diagram for Example 2: 80930AD in Page Mode



inta


Figure 16-20. Address Space for Example 2

16.8.3 Example 3: RD1:0 = 01, 17-bit Bus, External RAM


In this example, an 83930AE operates in nonpage mode with a 17-bit external address bus interfaced to 128 Kbytes of external RAM (Figure 16-21). The 83930AE is configured so that RD# functions as A16, and PSEN# is asserted for all reads. Figure 16-22 shows how the external RAM is addressed in the internal memory space.

intel

EXTERNAL MEMORY INTERFACE







intel®

Figure 16-22. Memory Space for Example 3

intel

EXTERNAL MEMORY INTERFACE

16.8.4 Example 4: RD1:0 = 10, 16-bit Bus, External RAM

In this example, an 83930AE operates in nonpage mode with a 16-bit external address bus interfaced to 64 Kbytes of RAM (Figure 16-23). This configuration leaves P3.7/RD#/A16 available for general I/O (RD1:0 = 10). A maximum of 64 Kbytes of external memory can be used and all regions of internal memory map into the single 64-Kbyte region in external memory (see Figure 4-6 on page 4-9). Figure 16-24 shows how the external RAM is addressed in the internal memory space. User code is stored in on-chip ROM.





Figure 16-23. Bus Diagram for Example 4: 83930AE in Nonpage Mode



intel

Figure 16-24. Address Space for Example 4

16.8.5 Example 5: RD1:0 = 11, 16-bit Bus, External EPROM and RAM

In this example, an 80930AD operates in nonpage mode with a 16-bit external address bus interfaced to 64 Kbytes of EPROM and 64 Kbytes of RAM (Figure 16-25). The 80930AD is configured so that RD# is asserted for addresses \leq 7F:FFFFH and PSEN# is asserted for addresses \geq 80:0000H. Figure 16-26 shows two ways to address the external memory in the internal memory space.

Addressing external RAM locations in either region 00: or region 01: produces the same address at the external bus pins. However, if the external EPROM and the external RAM require different numbers of wait states, the external RAM must be addressed entirely in region 01:. Recall that the number of wait states for region 01: is independent of the remaining regions and always have the same number of wait states (see Table 4-3 on page 4-11) unless the real-time wait states are selected (see Figure 16-11 on page 16-11).


The examples that follow illustrate two possibilities for addressing the external RAM.

16.8.5.1 An Application Requiring Fast Access to the Stack

If an application requires fast access to the stack, the stack can reside in the fast on-chip data RAM (00:0020H–00:041FH) and, when necessary, roll out into the slower external RAM. See the left side of Figure 16-26. In this case, the external RAM can have wait states only if the EPROM has wait states. Otherwise, if the stack rolls out above location 00:041FH, the external RAM would be accessed with no wait state.

16.8.5.2 An Application Requiring Fast Access to Data

If fast access to a block of data is more important than fast access to the stack, the data can be stored in the on-chip data RAM, and the stack can be located entirely in external memory. If the external RAM requires a different number of wait states than the EPROM, address the external RAM entirely in region 01:. See the right side of Figure 16-26. Addresses above 00:041FH roll out to external memory beginning at 0420H.



intel®

Figure 16-25. Bus Diagram for Example 5: 80930AD in Nonpage Mode

intal




Figure 16-26. Address Space for Examples 5 and 6

16.8.6 Example 6: RD1:0 = 11, 16-bit Bus, External EPROM and RAM

In this example, an 80930AD operates in page mode with a 16-bit external address bus interfaced to 64 Kbytes of EPROM and 64 Kbytes of RAM (Figure 16-27). The 80930AD is configured so that RD# is asserted for addresses \leq 7F:FFFFH, and PSEN# is asserted for addresses \geq 80:0000.

This system is the same as Example 5 (Figure 16-25) except that it operates in page mode. Accordingly, the two systems have the same memory map (Figure 16-26), and the comments on addressing external RAM apply here also.




Figure 16-27. Bus Diagram for Example 6: 80930AD in Page Mode



16.8.7 Example 7: RD1:0 = 01, 17-bit Bus, External Flash

In this example, an 80930AD operates in page mode with a 17-bit external address bus interfaced to 128 Kbytes of flash memory (Figure 16-28). Port 2 carries both the upper address bits (A15:0) and the data (D7:0), while port 0 carries only the lower address bits (A7:0). The 80930AD is configured for a single read signal (PSEN#). The 128 Kbytes of external flash are accessed via internal memory regions FE: and FF: in the internal memory space.




Figure 16-28. Bus Diagram for Example 7: 80930AD in Page Mode



intel®

17

Verifying Nonvolatile Memory



CHAPTER 17 VERIFYING NONVOLATILE MEMORY

This chapter provides instructions for verifying on-chip nonvolatile memory on the 8x930. The verify instructions permit reading memory locations to verify their contents. Features covered in this chapter are:

• verifying the on-chip program code memor	y (8 Kbytes, 16 Kbytes)
• verifying the on-chip configuration bytes	(8 bytes)
• verifying the lock bits	(3 bits)
• using the encryption array	(128 bytes)
• verifying the signature bytes	(3 bytes)

17.1 GENERAL

The 8x930 is verified in the same manner as the 87C51FX and 87C251Sx microcontrollers. Verify operations differ from normal operation. Memory accesses are made one byte at a time, input/output port assignments are different, and ALE, EA#, and PSEN# are held high or low externally. See Tables 17-1 and 17-2 for lead usage during verify operations. For a complete list of device signal descriptions, see Appendix B.

In some applications, it is desirable that program code be secure from unauthorized access. The 8x930 offers two types of protection for program code stored in the on-chip array:

- Program code in the on-chip code memory area is encrypted when read out for verification if the encryption array is programmed.
- A three-level lock bit system restricts external access to the on-chip program code memory.

17.1.1 Considerations for On-chip Program Code Memory

On-chip, nonvolatile code memory is located at the lower end of the FF: region. (Example: for devices with 16 Kbytes of ROM, code memory is located at FF:0000H-FF:3FFFH.) The first instruction following device reset is fetched from FF:0000H. It is recommended that user program code start at address FF:0100H. Use a jump instruction to FF:0100H to begin execution of the program. For information on address spaces, see Chapter 3, "Address Spaces."

Addresses outside the range of on-chip code memory access external memory. With EA# = 1 and both on-chip and external code memory implemented, you can place program code at the highest on-chip memory addresses. When the highest on-chip address is exceeded during execution, program code fetches automatically rollover from on-chip memory to external memory. See the dual note on page 3-8.

The top eight bytes of the memory address space (FF:FFF8H–FF:FFFFH) are reserved for device configuration. Do not read or write program code at these locations. For EA# = 1, the reset routine obtains configuration information from a configuration array located these addresses. (For

EA# = 0, the reset routine obtains configuration information from a configuration array in external memory using these internal addresses.) For a detailed discussion of device configuration, see Chapter 4. "Device Configuration".

int

With EA# = 1 and only on-chip program code memory, multi-byte instructions and instructions that result in call returns or prefetches should be located a few bytes below the maximum address to avoid inadvertently exceeding the top address. Use an EJMP instruction, five or more addresses below the top of memory, to continue execution in other areas of memory. See the dual note on page 3-8

CAUTION

Execution of program code located in the top few bytes of the on-chip memory may cause prefetches from the next higher addresses (i.e., external memory). External memory fetches make use of port 0 and port 2 and may disrupt program execution if the program uses port 0 or port 2 for a different purpose.

Signal Name	Туре	Description	Alternate Function
P0.7:0	I/O	Port 0 . Eight-bit, open-drain, bidirectional I/O port. For verify operations, use to specify the verify mode. See Table 17-2 and Figures 17-1 and 17-2.	AD7:0
P1.0 P1.1 P1.2 P1.5:3 P1.6 P1.7	1/0	Port 1 . Eight-bit, bidirectional I/O port with internal pullups. For verify operations, use for high byte of address. See Table 17-2 and Figures 17-1 and 17-2.	T2 T2EX ECI CEX2:0 CEX3/WAIT# CEX4/A17\WCLK
P2.7:0	I/O	Port 2 . Eight-bit, bidirectional I/O port with internal pullups. For verify operations, use as the data port. See Table 17-2 and Figures 17-1 and 17-2.	A15:8
P3.0 P3.1 P3.3:2 P3.5:4 P3.6 P3.7	I/O	Port 3 . Eight-bit, bidirectional I/O port with internal pullups. For verify operations, use for low byte of address. See Table 17-2 and Figures 17-1 and 17-2.	RXD TXD INT1:0# T1:0 WR# RD#/A16
ALE	<u> </u>	Address Latch Enable. For verify operations, connect this pin to $V_{\rm CC}$	
EA#	—	External Enable. For verify operations, connect this pin to $\rm V_{\rm cc}$	—
PSEN#		Program Store Enable. For verify operations, connect this pin to $\rm V_{SS}$	—

Table 17-1. Signal Descriptions

intel®

VERIFYING NONVOLATILE MEMORY

17.2 VERIFY MODES

Table 17-2 lists the verify modes and provides details about the setup. The value applied to port 0 determines the mode. The upper digit specifies verify and the lower digit selects the memory function to verify (e.g., on-chip program code memory, configuration bytes, etc.). The addresses applied to port 1 and port 3 address locations in the selected memory function. The encryption array, lock bits, and signature bytes reside in nonvolatile memory outside the memory address space. Configuration bytes, UCONFIG0 and UCONFIG1, reside in nonvolatile memory at the top of the memory address space (Figure 4-1 on page 4-2) for devices with on-chip ROM, and in external memory as shown in (Figure 4-2 on page 4-3) for devices without on-chip ROM.

17.3 GENERAL SETUP

Figure 17-1 shows the general setup for verifying nonvolatile memory on the 8x930. The controller must be running with an oscillator frequency of 4 MHz to 6 MHz. Set up the controller as shown in Table 17-2 with the mode of operation specified on port 0 and the address with respect to the starting address of the memory area applied to ports 1 and 3. Data appears on port 2. Connect RST, ALE, and EA# to V_{CC} and PSEN# to ground.

Figure 17-2 shows the bus cycle waveforms for the verify operations. Timing symbols are defined in Table 17-5 on page 17-6.


Mode	RST	PSEN#	EA#	ALE	Port 0	Port 2	Address Port 1 (high) Port 3 (low)	Notes
Verify Mode. On-chip program code Memory	High	Low	5 V	High	28H	data	0000H-3FFFH	1
Verify Mode. Configuration Bytes (UCONFIG0, UCONFIG1)	High	Low	5 V	High	29H	data	FFF8H-FFFFH	1
Verify Mode. Lock bits	High	Low	5 V	High	2BH	data	0000H	2
Verify Mode. Signature Bytes	High	Low	5 V	High	29H	data	0030H, 0031H, 0060H, 0061H	

Table 17-2. Verify Modes

NOTES:

1. For these modes, the internal address is FF:xxxxH.

2. The three lock bits are verified in a single operation. The states of the lock bits appear simultaneously at port 2 as follows: LB3 - P2.3, LB2 - P2.2. LB1 - P2.1. High = programmed.



intal

Figure 17-1. Setup for Verifying Nonvolatile Memory




Figure 17-2. Verify Bus Cycles

VERIFYING NONVOLATILE MEMORY

intel®

17.4 VERIFY ALGORITHM

Use this procedure to verify program code, signature bytes, configuration bytes, and lock bits stored in nonvolatile memory on the 8x930. To preserve the secrecy of the encryption key byte sequence, the encryption array cannot be verified. Verification can be performed on a block of bytes. The procedure for verifying the 8x930 is as follows:

- 1. Set up the microcontroller for operation in the appropriate mode according to Table 17-2.
- 2. Input the 16-bit address on ports P1 and P3.
- 3. Wait for the data on port P2 to become valid ($T_{AVQV} = 48$ clock cycles, Figure 17-5), then compare the data with the expected value.
- 4. Repeat steps 1 through 3 until all memory locations are verified.

17.5 LOCK BIT SYSTEM

The 8x930 provides a three-level lock system for protecting program code stored in the on-chip program code memory from unauthorized access. To verify that the lock bits are correctly programmed, perform the procedure described in "Verify Algorithm" on page 17-5 using the verify lock bits mode (Table 17-2).

	Lock B	its Progra	ammed	Protection Type		
	LB3	LB2	LB1			
Level 1	U	U	U	No program lock features are enabled. On-chip program code is encrypted when verified, if encryption array is programmed.		
Level 2	U	U	Р	External program code is prevented from fetching program code bytes from on-chip code memory.		
Level 3	U	Р	Р	Same as level 2, plus on-chip program code memory verify is disabled.		
Level 4	Р	Р	Р	Same as level 3, plus external memory execution is disabled.		

Table 17-3. Lock Bit Function

NOTE: Other combinations of the lock bits are not defined.

17.5.1 Encryption Array

The 8x930 includes a 128-byte encryption array located in nonvolatile memory outside the memory address space. During verification of the on-chip program code memory, the seven low-order address bits also address the encryption array. As the byte of the program code memory is read, it is exclusive-NORed (XNOR) with the key byte from the encryption array. If the encryption array is not programmed (still all 1s), the program code is placed on the data bus in its original, unencrypted form. If the encryption array is programmed with key bytes, the program code is encrypted and can not be used without knowledge of the key byte sequence.

CAUTION

If the encryption feature is implemented, the portion of the on-chip program code memory that does not contain program code should be filled with "random" byte values other than FFH to prevent the encryption key sequence from being revealed. To preserve the secrecy of the encryption key byte sequence, the encryption array cannot be verified.

17.6 SIGNATURE BYTES

The 8x930 contains factory-programmed signature bytes. These bytes are located in nonvolatile memory outside the memory address space at 30H, 31H, 60H, and 61H. To read the signature bytes, perform the procedure described in "Verify Algorithm" on page 17-5 using the verify signature mode (Table 17-2). Signature byte values are listed in Table 17-4.

ADDRESS	CONTENTS	DEVICE TYPE
30H	89H	Indicates Intel devices
31H	41H	Indicates USB core product
60H	TBD	Indicates 8x930 device

Table 17-4. Contents of the Signature Bytes

Table	17-5.	Timing	Definitions
-------	-------	--------	-------------

Symbol	Definition
1/T _{CLCL}	Oscillator Frequency
T _{AVQV}	Address to Data Valid
T _{EHQZ}	Data Float after ENABLE
T _{ELQV}	ENABLE Low to Data Valid

NOTE: A = Address, E = Enable, H = High, L = Low, Q = Data out, V = Valid, Z = Floating

intel®



Instruction Set Reference



intel

APPENDIX A INSTRUCTION SET REFERENCE

This appendix contains reference material for the 8x930 instruction set, which is identical to instruction set for the MCS[®] 251 architecture. The appendix includes an opcode map, a detailed description of each instruction, and the following tables that summarize notation, addressing, instructions types, instruction lengths and execution times:

- Tables A-1 through A-4 describe the notation used for the instruction operands. Table A-5 describes the notation used for control instruction destinations.
- Table A-6 and Table A-7 on page A-5 comprise the opcode map for the instruction set.
- Table A-8 on page A-6 through Table A-17 on page A-10 contain supporting material for the opcode map.
- Table A-18 on page A-11 lists execution times for a group of instructions that access the port SFRs.

The following tables list the instructions giving length (in bytes) and execution time: Add and Subtract Instructions, Table A-19 on page A-13 Compare Instructions, Table A-20 on page A-14 Increment and Decrement Instructions, Table A-21 on page A-14 Multiply, Divide, and Decimal-adjust Instructions, Table A-22 on page A-15 Logical Instructions, Table A-23 on page A-16 Move Instructions, Table A-24 on page A-18 Exchange, Push, and Pop Instructions, Table A-25 on page A-21 Bit Instructions, Table A-26 on page A-22 Control Instructions, Table A-27 on page A-23

"Instruction Descriptions" on page A-25 contains a detailed description of each instruction.

NOTE

The instruction execution times given in this appendix are for an internal BASE_TIME using data that is read from and written to on-chip RAM. These times do not include your application's system bus performance time necessary to fetch and execute code from external memory, accessing peripheral SFRs, using wait states, or extending the ALE pulse.

For some instructions, accessing the port SFRs, Px, x = 0-3, increases the execution time beyond that of the BASE_TIME. These cases are listed in Table A-18 and are noted in the instruction summary tables and the instruction descriptions.

A.1 NOTATION FOR INSTRUCTION OPERANDS

Table A-1. Notation for Register Operands

	Register Notation	8 <i>x</i> 930	MCS 51 Arch.
@Ri	A memory location (00H–FFH) addressed indirectly via byte register R0 or R1		4
Rn	Byte register R0-R7 of the currently selected register bank		
n	Byte register index: n = 0-7		4
rrr	Binary representation of n		
Rm	Byte register R0-R15 of the currently selected register file		
Rmd	Destination register		
Rms	Source register		
m, md, ms	Byte register index: m, md, ms = 0–15	4	
SSSS	Binary representation of m or md		
SSSS	Binary representation of ms		
WRj	Word register WR0, WR2,, WR30 of the currently selected register file		
WRjd	Destination register		
WRjs	Source register		
@WRj	A memory location (00:0000H–00:FFFFH) addressed indirectly through word register WR0–WR30	4	
@WRj +dis16	Data RAM location (00:0000H–00:FFFFH) addressed indirectly through a word register (WR0–WR30) + displacement value, where the displacement value is from 0 to 64 Kbytes.	4	
j, jd, js	Word register index: j, jd, js = 0-30		
tttt	Binary representation of j or jd		
TTTT	Binary representation of js		
DRk	Dword register DR0, DR4,, DR28, DR56, DR60 of the currently selected register file		
DRkd	Destination Register		
DRks	Source Register		
@DRk	A memory location (00:0000H–FF:FFFH) addressed Indirectly through dword register DR0–DR28, DR56, DR60	4	
@DRk +dis24	Data RAM location (00:0000H–FF:FFFFH) addressed indirectly through a dword register (DR0–DR28, DR56, DR60) + displacement value, where the displacement value is from 0 to 64 Kbytes	4	
k, kd, ks	Dword register index: k, kd, ks = 0, 4, 8,, 28, 56, 60		
นนนน	Binary representation of k or kd		
υυυυ	Binary representation of ks		

Direct Address.	Description	8 <i>x</i> 930 Arch.	MCS 51 Arch.
dir8	An 8-bit direct address. This can be a memory address (00:0000H–00:007FH) or an SFR address (S:00H - S:FFH).	4	4
dir16	A 16-bit memory address (00:0000H–00:FFFFH) used in direct addressing.	4	

Table A-2. Notation for Direct Addresses

Table A-3. Notation for Immediate Addressing

Immediate Data	Description	8 <i>x</i> 930 Arch.	MCS 51 Arch.
#data	An 8-bit constant that is immediately addressed in an instruction.	4	4
#data16	A 16-bit constant that is immediately addressed in an instruction.	4	
#0data16 #1data16	A 32-bit constant that is immediately addressed in an instruction. The upper word is filled with zeros (#0data16) or ones (#1data16).	4	
#short	A constant, equal to 1, 2, or 4, that is immediately addressed in an instruction.	4	
vv	Binary representation of #short.		

Table A-4. Notation for Bit Addressing

Bit Address	Description	8 <i>x</i> 930 Arch.	MCS 51 Arch.
bit yyyy	A directly addressed bit in memory locations 00:0020H–00:007FH or in any defined SFR. A binary representation of the bit number (0–7) within a byte.	4	
bit51	A directly addressed bit (bit number = 00H–FFH) in memory or an SFR. Bits 00H–7FH are the 128 bits in byte locations 20H–2FH in the on-chip RAM. Bits 80H–FFH are the 128 bits in the 16 SFR's with addresses that end in 0H or 8H: S:80H, S:88H, S:90H, , S:F0H, S:F8H.		4

Table A-5. Notation for Destinations in Control Instructions

Destination Address	Description	8 <i>x</i> 930 Arch.	MCS 51 Arch.
rel	A signed (two's complement) 8-bit relative address. The destination is -128 to +127 bytes relative to first byte of the next instruction.	4	4
addr11	An 11-bit destination address. The destination is in the same 2-Kbyte block of memory as the first byte of the next instruction.	4	4
addr16	A 16-bit destination address. A destination can be anywhere within the same 64-Kbyte region as the first byte of the next instruction.	4	4
addr24	A 24-bit destination address. A destination can be anywhere within the 16-Mbyte address space.	4	



A.2 OPCODE MAP AND SUPPORTING TABLES

Bin	0	1	2	3	4	5	6-7	8-F
Src	0	1	2	3	4	5	A5 <i>x</i> 6–A5 <i>x</i> 7	A5 <i>x</i> 8– A5 <i>x</i> F
0	NOP	AJMP addr11	LJMP addr16	RR A	INC A	INC dir8	INC @Ri	INC Rn
1	JBC bit, rel	ACALL addr11	LCALL addr16	RRC A	DEC A	DEC dir8	DEC @Ri	DEC Rn
2	JB bit,rel	AJMP addr11	RET	RLA	ADD A,#data	ADD A,dir8	ADD A,@Ri	ADD A,Rn
3	JNB bit, rel	ACALL addr11	RETI	RLCA	ADDC A,#data	ADDC A,dir8	ADDC A,@Ri	ADDC A,Rn
4	JC rel	AJMP addr11	ORL dir8,A	ORL dir8,#data	ORL A,#data	ORL A,dir8	ORL A,@Ri	ORL A,Rn
5	JNC rel	ACALL addr11	ANL dir8,A	ANL dir8,#data	ANL A,#data	ANL A,dir8	ANL A,@Ri	ANL A,Rn
6	JZ rel	AJMP addr11	XRL dir8,A	XRL dir8,#data	XRL A,#data	XRL A,dir8	XRL A,@Ri	XRL A,Rn
7	JNZ rel	ACALL addr11	ORL CY,bit	JMP @A+DPTR	MOV A,#data	MOV dir8, #data	MOV @Ri,#data	MOV Rn,#data
8	SJMP rel	AJMP addr11	ANL CY,bit	MOVC A,@A+PC	DIV AB	MOV dir8,dir8	MOV dir8,@Ri	MOV dir8,Rn
9	MOV DPTR, #data16	ACALL addr11	MOV bit,CY	MOVC A,@A+DPTR	SUBB A,#data	SUBB A,dir8	SUBB A,@Ri	SUBB A,Rn
A	ORL CY,bit	AJMP addr11	MOV CY,bit	INC DPTR	MUL AB	ESC	MOV @Ri,dir8	MOV Rn,dir8
В	ANL CY,bit	ACALL addr11	CPL bit	CPL CY	CJNE A,#data,rel	CJNE A,dir8,rel	CJNE @Ri,#data, rel	CJNE Rn,#data, rel
С	PUSH dir8	AJMP addr11	CLR bit	CLR CY	SWAP A	XCH A,dir8	XCH A,@Ri	XCH A,Rn
D	POP dir8	ACALL addr11	SETB bit	SETB CY	DA A	DJNZ dir8,rel	XCHD A,@Ri	DJNZ Rn,rel
E	MOVX A,@DPTR	AJMP addr11		MOVX A,@Ri	CLR A	MOV A,dir8	MOV A,@Ri	MOV A,Rn
F	MOV @DPTR,A	ACALL addr11		MOVX @Ri,A	CPL A	MOV dir8,A	MOV @Ri,A	MOV Rn,A

Table A-6. Instructions for MCS[®] 51 Microcontrollers

intel

INSTRUCTION SET REFERENCE

Bin	A5 <i>x</i> 8	A5 <i>x</i> 9	A5 <i>x</i> A	A5 <i>x</i> B	A5 <i>x</i> C	A5xD	A5 <i>x</i> E	A5 <i>x</i> F
Src	<i>x</i> 8	x9	хA	xВ	xC	хD	хЕ	хF
0	JSLE rel	MOV Rm, @ WRj+dis	MOVZ WRj,Rm	INC R,#short (1) MOV reg,ind			SRA reg	
1	JSG rel	MOV @WRj+dis,Rm	MOVS WRj,Rm	DEC R,#short (1) MOV ind,reg			SRL reg	
2	JLE rel	MOV Rm,@DRk+dis			ADD Rm,Rm	ADD WRj,WRj	ADD reg,op2 (2)	ADD DRk,DRk
3	JG rel	MOV @DRk+dis,Rm					SLL reg	
4	JSL rel	MOV WRj,@WRj+dis			ORL Rm,Rm	ORL WRj,WRj	ORL reg,op2 (2)	
5	JSGE rel	MOV @WRj+dis,WRj			ANL Rm,Rm	ANL WRj,WRj	ANL reg,op2 (2)	
6	JE rel	MOV WRj,@DRk+dis			XRL Rm,Rm	XRL WRj,WRj	XRL reg,op2 (2)	
7	JNE rel	MOV @DRk+dis,WRj	MOV op1,reg (2)		MOV Rm,Rm	MOV WRj,WRj	MOV reg,op2 (2)	MOV DRk,DRk
8		LJMP @WRj EJMP @DRk	EJMP addr24		DIV Rm,Rm	DIV WRj,WRj		
9		LCALL@WRj ECALL @DRk	ECALL addr24		SUB Rm,Rm	SUB WRj,WRj	SUB reg,op2 (2)	SUB DRk,DRk
A		Bit Instructions (3)	ERET		MUL Rm,Rm	MUL WRj,WRj		
В		TRAP			CMP Rm,Rm	CMP WRj,WRj	CMP reg,op2 (2)	CMP DRk,DRk
С			PUSH op1 (4) MOV DRk,PC					
D			POP op1 (4)					
Е								
F								

Table A-7. Instructions for the 8x930 Architecture

NOTES:

1. R = Rm/WRj/DRk.

2. op1, op2 are defined in Table A-8.

3. See Tables A-10 and A-11.

4. See Table A-12.




Table A-8. Data Instructions

NOTE:

1. For this instruction, the only valid operation is MOV.

Table A-9. High Nibble, Byte 0 of Data Instructions

x	Operation	Notes		
2	ADD reg,op2	· · · · · · · · · · · · · · · · · · ·		
9	SUB reg,op2			
В	CMP reg,op2 (1)			
4	ORL reg,op2 (2)	All addressing modes are supported.		
5	ANL reg,op2 (2)			
6	XRL reg,op2 (2)			
7	MOV reg,op2			
8	DIV reg,op2	Two modes only:		
A	MUL reg,op2	reg,op2 = Rmd,Rms reg,op2 = Wjd,Wjs		

NOTES:

- 1. The CMP operation does not support DRk, direct16.
- 2. For the ORL, ANL, and XRL operations, neither reg nor op2 can be DRk.

intel®

INSTRUCTION SET REFERENCE

All of the bit instructions in the 8x930 architecture (Table A-7) have opcode A9, which serves as an escape byte (similar to A5). The high nibble of byte 1 specifies the bit instruction, as given in Table A-10.

	Instruction
1	Bit Instr (dir8)

struction	Byte	0(<i>x</i>)	By	Byte 1		Byte 2	Byte 3]
Instr (dir8)	A	9	xxxx	0	bit	dir8 addr	rel addr	

Table A-11. Byte 1 (High Nibble) for Bit Instructions

хххх	Bit Instruction
0001	JBC bit
0010	JB bit
0011	JNB bit
0111	ORL CY,bit
1000	ANL CY,bit
1001	MOV bit,CY
1010	MOV CY,bit
1011	CPL bit
1100	CLR bit
1101	SETB bit
1110	ORL CY, /bit
1111	ANL CY, /bit

Table A-12, PUSH/POP Instructions

Instruction	Byte	e 0(x)	Byte 1		Byte 2	Byte 3
PUSH #data	С	A	0000	0010	#data	
PUSH #data16	С	A	0000	0110	#data16 (high)	#data16 (low)
PUSH Rm	С	Α	m	1000		
PUSH WRj	С	Α	j/2	1001		1
PUSH DRk	С	Α	k/4	1011		
MOV DRk,PC	С	Α	k/4	0001		
POP Rm	D	Α	m	1000		
POP WRj	D	A	j/2	1001		
POP DRk	D	Α	k/4	1011		

Α

в

Α

intel

Byte 3

addr[7:0]

addr[7:0]

Instruction
EJMP addr24
ECALL addr24
LJMP @WRj
LCALL @WRj
EJMP @DRk
ECALL @DRk
ERET
JE rel
JNE rel
JLE rel
JG rel
JSL rel
JSGE rel
JSLE rel
JSG rel
TRAP

Table A-13. Co	ontrol Instructions
----------------	---------------------

Byte	0(<i>x</i>)	Byte 1			
8	Α	addr[23:16]			
9	Α	addr[23:16]			
8	9	j/2	0100		
9	9	j/2	0100		
8	9	k/4	1000		
9	9	k/4	1000		

rel	
 rel	
rel	

Byte 2	
addr[15:8]	
addr[15:8]	
addr[15:8]	

A-8	

intel

INSTRUCTION SET REFERENCE

Instruction		By	τ -	
MOV Rm,@WRj+dis		0		
MOV WRk,@WRj+dis		4		
MOV Rm,@DRk+dis	ł	2		
MOV WRj,@DRk+dis		6		
MOV @WRj+dis,Rm		1		
MOV @WRj+dis,WRk		5	I	
MOV @DRk+dis,Rm		3	Ī	
MOV @DRk+dis,WRj		7		
MOVS WRj,Rm		1	Ī	
MOVZ WRj,Rm		0	Ī	
MOV WRj, @WRj		0		
MOV WRj,@DRk		0		
MOV @WRj,WRj		1	I	
MOV @DRk,WRj		1	I	
MOV dir8,Rm		7		
MOV dir8,WRj		7	I	
MOV dir8,DRk		7	Ī	
MOV dir16,Rm		7	Ì	
MOV dir16,WRj		7	Ī	
MOV dir16,DRk		7	Ì	
MOV @WRj,Rm		7	t	
MOV @DRk,Rm		7	Ì	

Table A-14.	Displacement/Extended	MOVs
	Bioplacomone Extended	

lyte 0			Byte 1		
	9		m	j/2	
	9		j/2	k2	
:	9		m	k/4	
	9		j/2	k/4	
	9		m	j/2	
	9		j/2	k2	
	9		m	k/4	
	9		j/2	k/4	
	Α		j/2	m	
)	Α		j/2	m	
)	В	l	j/2	1000	
)	В		k/4	1010	
	В		j/2	1000	
	В		k/4	1010	
	Α		m	0001	
	Α		j/2	0101	
	Α		k/4	1101	
	Α		m	0011	
	Α		j/2	0111	
	Α		k/4	1111	
,	Α		j/2	1001	
	Α		k/4	1011	

Byte 2	
dis[15:8]	

Г	-
Byte 3	
dis[7:0]	

j/2 0000			
j/2	0000		
j/2	0000		
j/2	0000		
dir8 ac	ldr		
dir8 addr			
dir8 addr			
dir16 addr (high)			
dir16 addr (high)			
dir16 addr (high)			
m 0000			
m 0000			

dir16	addr	(low)

dir16 addr (low)

dir16 addr (low)

intel

	Table A	
	Instruction	
1	INC Rm,#short	
2	INC WRj,#short	
3	INC DRk,#short	
4	DEC Rm,#short	
5	DEC WRj,#short	
6	DEC DRk,#short	
5	DEC WRj,#short	

Table A-15. INC/DEC

Byte 0		Byte 1			
0	В		m	00	ss
0	В		j/2	01	SS
0	В		k/4	11	SS
1	В		m	00	SS
1	В		j/2	01	ss
1	В		k/4	11	SS

Table A-16. Encoding for INC/DEC

SS	#short
00	1
01	2
10	4

Table A-17. Shifts

	Instruction	By	te O	B	yte 1
1	SRA Rm	0	Е	m	0000
2	SRA WRj	0	Е	j/2	0100
3	SRL Rm	1	Е	m	0000
4	SRL WRj	1	Е	j/2	0100
5	SLL Rm	3	Е	m	0000
6	SLL WRj	3	Е	j/2	0100

intel

INSTRUCTION SET REFERENCE

A.3 INSTRUCTION SET SUMMARY

This section contains tables that summarize the instruction set. For each instruction there is a short description, its length in bytes, and its execution time in states.

NOTE

Execution times are increased by executing code from external memory, accessing peripheral SFRs, accessing data in external memory, using a wait state, or extending the ALE pulse.

For some instructions, accessing the port SFRs, Px, x = 0-3, increases the execution time. These cases are noted individually in the tables.

A.3.1 Execution Times for Instructions Accessing the Port SFRs

Table A-18 lists these instructions and the execution times.

- Case 1. Code executes from external memory with no wait state and a short ALE (not extended) and accesses a port SFR.
- Case 2. Code executes from external memory with one wait state and a short ALE (not extended) and accesses a port SFR.
- Case 3. Code executes from external memory with one wait state and an extended ALE, and accesses a port SFR.

Times for each case are expressed as the number of state times to be added to the BASE_TIME.

Instruction	BASE_TIME			Additional State Times (Add to the BASE_TIME colum			
	Binary	Source		Case 1	Case 2	Case	
ADD A,dir8	1	1		2	3	4	
ADD Rm,dir8	3	2		2	3	4	
ADDC A,dir8	1	1		2	3	4	
ANL A,dir8	1	1		2	3	4	
ANL CY,bit	3	2		2	3	4	
ANL CY,bit51	1	1		2	3	4	
ANL CY,/bit	3	2		2	3	4	
ANL CY,/bit51	1	1		2	3	4	
ANL dir8,#data	3	3		4	6	8	
ANL dir8,A	2	2		4	6	8	
ANL Rm,dir8	3	2		2	3	4	
CLR bit	4	3		4	6	8	
CLR bit51	2	2		4	6	8	

 Table A-18. State Times to Access the Port SFRs

	· · · · · · · · · · · · · · · · · · ·	ss the Port SFRs (Contin
BASE_TIME		Additional State T (Add to the BASE_TIM
Binary Source	Case 1	Case 1 Case 2
CMP Rm,dir8 3 2	2	2 3
CPL bit 4 3	4	4 6
CPL bit51 2 2	4	4 6
DEC dir8 2 2	4	4 6
INC dir8 2 2	4	4 6
MOV A,dir8 1 1	2	2 3
AOV bit,CY 4 3 4		6
MOV bit51,CY 2 2 4		6
/OV CY,bit 3 2 2		3
MOV CY,bit51 1 1 2		3
MOV dir8,#data 3 3 2	-	3
MOV dir8,A 2 2 2		3
MOV dir8,Rm 4 3 2		3
MOV dir8,Rn 2 3 2		3 ′
MOV Rm, dir8 3 2 2		3
MOV Rn,dir8 1 2 2		3
ORL A, dir8 1 1 2		3
ORL CY,bit 3 2 2	-	3
ORL CY,bit51 1 1 2		3
ORL CY,/bit 3 2 2		3
ORL CY,/bit51 1 1 2		3
ORL dir8,#data 3 3 2		3
ORL dir8,A 2 2 4		6
ORL Rm,dir8 3 2 2		3
SETB bit 4 3 4		6
SETB bit51 2 2 4		6
SUB Rm,dir8 3 2 2		3
SUBB A,dir8 1 1 2		3
XCH A,dir8 3 3 4		6
XRL A,dir8 1 1 2		3
XRL dir8,#data 3 3 4		6
XRL dir8,A 2 2 4		6
XRL Rm,dir8 3 2 2		3

Table A-18. State Times to Access the Port SFRs (Continued)



A.3.2 Instruction Summaries

Table A-19. Summary of Add and Subtract Instructions

Add Subtract Add with Ca Subtract wi		$\begin{array}{llllllllllllllllllllllllllllllllllll$	← dest ↔ src opr	opnd - sr nd + carr	c opnd y bit	
Mnemonic				y Mode	Source Mode	
whemonic	<dest>,<src></src></dest>	Notes	Bytes	States	Bytes	States
	A,Rn	Reg to acc	1	1	2	2
ADD	A,dir8	Dir byte to acc	2	1 (2)	2	1 (2)
ADD	A,@Ri	Indir addr to acc	1	2	2	3
	A,#data	Immediate data to acc	2	1	2	. 1
	Rmd,Rms	Byte reg to/from byte reg	3	2	2	1
	WRjd,WRjs	Word reg to/from word reg	3	3	2	2
	DRkd,DRks	Dword reg to/from dword reg	3	5	2	4
	Rm,#data	Immediate 8-bit data to/from byte reg	4	3	3	2
	WRj,#data16	Immediate 16-bit data to/from word reg	5	4	4	3
ADD;	DRk,#0data16	16-bit unsigned immediate data to/from dword reg	5	6	4	5
SUB	Rm,dir8	Dir addr to/from byte reg	4	3 (2)	3	2 (2)
	WRj,dir8	Dir addr to/from word reg	4	4	3	3
	Rm,dir16	Dir addr (64K) to/from byte reg	5	3	4	2
	WRj,dir16	Dir addr (64K) to/from word reg	5	4	4	3
	Rm,@WRj	Indir addr (64K) to/from byte reg	4	3	3	2
	Rm,@DRk	Indir addr (16M) to/from byte reg	4	4	3	3
	A,Rn	Reg to/from acc with carry	1	1	2	2
ADDC;	A,dir8	Dir byte to/from acc with carry	2	1 (2)	2	1 (2)
SUBB	A,@Ri	Indir RAM to/from acc with carry	1	2	2	3
	A,#data	Immediate data to/from acc with carry	2	1	2	1

NOTES:

1. A shaded cell denotes an instruction in the MCS[®] 51 architecture. 2. If this instruction addresses an I/O port (Px, x = 3:0), add 1 to the number of states.

Compare	CMP <dest< th=""><th colspan="8">CMP <dest>,<src> dest opnd – src opnd</src></dest></th></dest<>	CMP <dest>,<src> dest opnd – src opnd</src></dest>							
Macania			Binary Mode		Source Mode				
Mnemonic	<dest>,<src></src></dest>	Notes	Bytes	States	Bytes	States			
	Rmd,Rms	Reg with reg	3	2	2	1			
	WRjd,WRjs	Word reg with word reg	3	3	2	2			
	DRkd,DRks	Dword reg with dword reg	3	5	2	4			
	Rm,#data	Reg with immediate data	4	3	3	2			
	WRj,#data16	Word reg with immediate 16-bit data	5	4	4	3			
	DRk,#0data16	Dword reg with zero-extended 16-bit immediate data	5	6	4	5			
CMP	DRk,#1data16	Dword reg with one-extended 16-bit immediate data	5	6	4	5			
	Rm,dir8	Dir addr from byte reg	4	3†	3	2†			
	WRj,dir8	Dir addr from word reg	4	4	3	3			
	Rm,dir16	Dir addr (64K) from byte reg	5	3	4	2			
	WRj,dir16	Dir addr (64K) from word reg	5	4	4	3			
	Rm,@WRj	Indir addr (64K) from byte reg	4	3	3	2			
	Rm,@DRk	Indir addr (16M) from byte reg	4	4	3	3			

Table A-20. Summary of Compare Instructions

intel

If this instruction addresses an I/O port (Px, x = 3:0), add 1 to the number of states.

Table A-21. Summary of Increment and Decrement Instructions

Increment Increment Increment Decrement Decrement	DEC by	e st>, <src></src>	(DPTR) ← (DPTR) + 1 byte ← byte + 1 dest opnd ← dest opnd + src opnd byte ← byte - 1 dest opnd ← dest opnd - src opnd				
Mnemonic	deat long		Notes	Bina	y Mode	Sourc	e Mode
memonic	<dest>,<src></src></dest>		notes		States	Bytes	States
•	Α	acc	e - Maria - Robert - Constantino - Paramatino	1	1	.1	1

1

2

1

3

3

3

1

2 (2)

3

2

2

4

2

2

2

2

2

2

2

2 (2)

4

1

1

3

INC; DEC

ŧ

NOTES:

Rn

dir8

@Ri

Rm,#short

WRj,#short

DRk,#short

1. A shaded cell denotes an instruction in the MCS® 51 architecture.

Reg

Dir byte

Indir RAM

Byte reg by 1, 2, or 4

Word reg by 1, 2, or 4

2. If this instruction addresses an I/O port (Px, x = 0-3), add 2 to the number of states.

Double word reg by 1, 2, or 4

INSTRUCTION SET REFERENCE



Table A-21. Summary of Increment and Decrement Instructions (Continued)

Increment Increment Increment Decrement Decrement	DEC by	e st>, <src></src>	(DPTR) ← (DPTR) + 1 byte ← byte + 1 dest opnd ← dest opnd + src opnd byte ← byte - 1 dest opnd ← dest opnd - src opnd				
Mnomonia	dest sere		Notes	Binary	y Mode	Sourc	e Mode
Mnemonic	<dest>,<src></src></dest>		Notes	Bytes	States	Bytes	States
INC	DPTR	Data pointer		1	1	1	1

NOTES:

1. A shaded cell denotes an instruction in the MCS[®] 51 architecture.

2. If this instruction addresses an I/O port (Px, x = 0-3), add 2 to the number of states.

Table A-22. Summary of Multiply, Divide, and Decimal-adjust Instructions

Multiply Divide Decimal-adjust ACC for Addition (BCD)		MUL <reg1,reg2> MUL AB DIV <reg1>,<reg2> DIV AB DA A</reg2></reg1></reg1,reg2>	(2) (B:A) = A x (2) (A) = Quot (2)		=Remain	nder	
Masasia		Netes	Notes B		/ Mode	Source Mode	
Mnemonic	<dest>,<src></src></dest>	NOTES			States	Bytes	States
	AB	Multiply A and B		1	5	1	5
MUL	Rmd,Rms	Multiply byte reg and byte reg		3	6	2	5
	WRjd,WRjs	Multiply word reg and word re	g	3	12	2	11
	AB	Divide A by B		1	10	1	10
DIV	Rmd,Rms	Divide byte reg by byte reg		3	11	2	10
	WRjd,WRjs	Divide word reg by word reg		3	21	2	20
DA	A	Decimal adjust acc		1	1	1	1

NOTES:

1. A shaded cell denotes an instruction in the MCS[®] 51 architecture.

2. See "Instruction Descriptions" on page A-25.



Logical AN Logical OR Logical Exc Clear Complemen Rotate Shift SWAP	clusive OR	ORL <dest>,<src>destXRL <dest>,<src>destCLR A(A)CPL A(Ai)RXX A(1)SXX Rm or Wj(1)</src></dest></src></dest>					
			Binary	Mode	Source	e Mode	
Mnemonic	<dest>,<src></src></dest>	Notes		Bytes	States	Bytes	States
	A,Rn	Reg to acc		1	1	2	2
	A,dir8	Dir byte to acc		2	1 (3)	2	1 (3)
	A,@Ri	Indir addr to acc		1	2	2	3
	A,#data	Immediate data to acc		2	1	2	1
	dir8,A	Acc to dir byte		2	2 (4)	2	2 (4)
	dir8,#data	Immediate data to dir byte		3	3 (4)	3	3 (4)
	Rmd,Rms	Byte reg to byte reg		3	2	2	1
ANL; ORL;	WRjd,WRjs	Word reg to word reg		3	3	2	2
XRL;	Rm,#data	8-bit data to byte reg		4	3	3	2
, , , ,	WRj,#data16	16-bit data to word reg		5	4	4	3
	Rm,dir8	Dir addr to byte reg		4	3 (3)	3	2 (3)
	WRj,dir8	Dir addr to word reg		4	4	3	3
	Rm,dir16	Dir addr (64K) to byte reg		5	3	4	2
	WRj,dir16	Dir addr (64K) to word reg		5	4	4	3
	Rm,@WRj	Indir addr (64K) to byte reg		4	3	3	2
	Rm,@DRk	Indir addr (16M) to byte reg		4	4	3	3
CLR	А	Clear acc		1	1	1	1
CPL	A	Complement acc		1	1	1	1
RL	А	Rotate acc left		1	1	1	1
RLC	A	Rotate acc left through the carry		1	1	· 1	1
RR	А	Rotate acc right		1	1	1	1
RRC	А	Rotate acc right through the carry		1	1	1	1
911	Rm	Shift byte reg left		3	2	2	1
SLL	WRj	Shift word reg left		3	2	2	1

Table A-23. Summary of Logical Instructions

NOTES:

- 1. See "Instruction Descriptions" on page A-25. 2. A shaded cell denotes an instruction in the MCS[®] 51 architecture. 3. If this instruction addresses an I/O port (Px, x = 0-3), add 1 to the number of states.
- 4. If this instruction addresses an I/O port (Px, x = 0-3), add 2 to the number of states.

INSTRUCTION SET REFERENCE



Table A-23. Summary of Logic	al Instructions (Continued)
------------------------------	-----------------------------

Logical AND	ANL <dest>,<src></src></dest>	dest opnd \leftarrow dest opnd Λ src opnd
Logical OR	ORL <dest>,<src></src></dest>	dest opnd ← dest opnd V src opnd
Logical Exclusive OR	XRL <dest>,<src></src></dest>	dest opnd \leftarrow dest opnd \forall src opnd
Clear	CLR A	(A) ← 0
Complement	CPL A	$(Ai) \leftarrow \mathcal{O}(Ai)$
Rotate	RXX A	(1)
Shift	SXX Rm or Wj	(1)
SWAP	Α	Á3:0 ↔ A7:4
•		Binary Mode Source Mode

Macazio		Notes	Binary	/ Mode	e Mode	
Mnemonic	<dest>,<src></src></dest>	Noles		States	Bytes	States
	Rm	Shift byte reg right through the MSB	3	2	2	1
SRA	WRj	Shift word reg right through the MSB	3	2	2	1
SRL	Rm	Shift byte reg right	3	2	2	1
SHL	WRj	Shift word reg right	3	2	2	1
SWAP	Α	Swap nibbles within the acc	1	2	1	2

NOTES:

See "Instruction Descriptions" on page A-25.
 A shaded cell denotes an instruction in the MCS[®] 51 architecture.
 If this instruction addresses an I/O port (Px, x = 0-3), add 1 to the number of states.
 If this instruction addresses an I/O port (Px, x = 0-3), add 2 to the number of states.



Table A-24. Summary of Move Instructions

$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Mnemonic	<dest>,<src></src></dest>	Notes	Binar	/ Mode	Source	e Mode
whemome	<uest>,<sic></sic></uest>	Notes	Bytes	States	Bytes	States
	A,Rn	Reg to acc	1	1	2	2
	A,dir8	Dir byte to acc	2	1 (3)	2	1 (3)
	A,@Ri	Indir RAM to acc	1	2	2	3
	A,#data	Immediate data to acc	2	1	2	1
	Rn,A	Acc to reg	1	1	2	2
	Rn,dir8	Dir byte to reg	2	1 (3)	3	2 (3)
	Rn,#data	Immediate data to reg		1	3	2
	dir8,A	Acc to dir byte	2	2 (3)	2	2 (3)
	dir8,Rn	Reg to dir byte	2	2 (3)	3	3 (3)
	dir8,dir8	Dir byte to dir byte	3	3	3	3
	dir8,@Ri	Indir RAM to dir byte	2	3	3	4
	dir8,#data	Immediate data to dir byte	3	3 (3)	3	3 (3)
MOV	@Ri,A	Acc to indir RAM	1	3	2	4
	@Ri,dir8	Dir byte to indir RAM	2	3	3	4
	@Ri,#data	Immediate data to indir RAM	2	3	3	4
	DPTR,#data16	Load Data Pointer with a 16-bit const	3	2	3	2
	Rmd,Rms	Byte reg to byte reg	3	2	2	1
	WRjd,WRjs	Word reg to word reg	3	2	2	1
	DRkd,DRks	Dword reg to dword reg	3	3	2	2
	Rm,#data	8-bit immediate data to byte reg	4	3	3	2
	WRj,#data16	16-bit immediate data to word reg	5	3	4	2
	DRk,#0data16	zero-extended 16-bit immediate data to dword reg	5	5	4	4
	DRk,#1data16	one-extended 16-bit immediate data to dword reg	5	5	4	. 4

NOTES:

- 1. A shaded cell denotes an instruction in the MCS® 51 architecture.
- 2. Instructions that move bits are in Table A-26.
- 3. If this instruction addresses an I/O port (Px, x = 0-3), add 1 to the number of states.
- 4. External memory addressed by instructions in the MCS 51 architecture is in the region specified by DPXL (reset value = 01H). See "Compatibility with the MCS® 51 Architecture" on page 3-2.

INSTRUCTION SET REFERENCE

intel

Table A-24. Summary of Move Instructions (Continued)

Move with 2 Move Code Move to Ex	Sign Extension M Zero Extension M Byte M ternal Mem M	$\begin{array}{llllllllllllllllllllllllllllllllllll$	i ← src o i ← src o oyte em ← (A	opnd witl opnd witl)	n zero e	
		Notos	Binary	y Mode	Sourc	e Mode
Mnemonic	<dest>,<src></src></dest>	Notes	Bytes	States	Bytes	States
	DRk,dir8	Dir addr to dword reg	4	6	3	5
	DRk,dir16	Dir addr (64K) to dword reg	5	6	4	5
	Rm,dir8	Dir addr to byte reg	4	3 (3)	3	2 (3)
	WRj,dir8	Dir addr to word reg	4	4	3	3
	Rm,dir16	Dir addr (64K) to byte reg	5	3	4	2
	WRj,dir16	Dir addr (64K) to word reg	5	4	4	3
	Rm,@WRj	Indir addr (64K) to byte reg	4	2	3	2
	Rm,@DRk	Indir addr (16M) to byte reg	4	4	3	3
	WRjd, @WRjs	Indir addr(64K) to word reg	4	4	3	3
	WRj,@DRk	Indir addr(16M) to word reg	4	5	3	4
	dir8,Rm	Byte reg to dir addr	4	4 (3)	3	3 (3)
	dir8,WRj	Word reg to dir addr	4	5	3	4
MOV	dir16,Rm	Byte reg to dir addr (64K)	5	4	4	3
	dir16,WRj	Word reg to dir addr (64K)	5	5	4	4
	@WRj,Rm	Byte reg to indir addr (64K)	4	4	3	3
	@DRk,Rm	Byte reg to indir addr (16M)	4	5	3	4
	@WRjd,WRjs	Word reg to indir addr (64K)	4	5	3	4
	@DRk,WRj	Word reg to indir addr (16M)	4	6	3	5
	dir8,DRk	Dword reg to dir addr	4	7	3	6
	dir16,DRk	Dword reg to dir addr (64K)	5	7	4	6
	Rm,@WRj+dis16	Indir addr with disp (64K) to byte reg	5	6	4	5
	WRj,@WRj+dis16	Indir addr with disp (64K) to word reg	5	7	4	6
	Rm,@DRk+dis16	Indir addr with disp (16M) to byte reg	5	7.	4	6
	WRj,@DRk+dis16	Indir addr with disp (16M) to word reg	5	8	4	7
	@WRj+dis16,Rm	Byte reg to Indir addr with disp (64K)	5	6	4	5

NOTES:

- A shaded cell denotes an instruction in the MCS[®] 51 architecture.
 Instructions that move bits are in Table A-26.
 If this instruction addresses an I/O port (Px, x = 0-3), add 1 to the number of states.
 External memory addressed by instructions in the MCS 51 architecture is in the region specified by DPXL (reset value = 01H). See "Compatibility with the MCS® 51 Architecture" on page 3-2.



Table A-24. Summary of Move Instructions (Continued)

Move with Sign Extension MC Move with Zero Extension MC Move Code Byte MC Move to External Mem MC		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
			Binar	y Mode	Sourc	Source Mode	
Mnemonic	<dest>,<src></src></dest>	Notes	Bytes	States	Bytes	States	
· · · · · · · · · · · · · · · · · · ·	@WRj+dis16,WRj	Word reg to Indir addr with disp (64K)	5	7	4	6	
MOV	@DRk+dis16,Rm	Byte reg to Indir addr with disp (16M)	5	7	4	6	
	@DRk+dis16,WRj	Word reg to Indir addr with disp (16M)	5	8	4	7	
MOVH	DRk(hi), #data16	16-bit immediate data into upper word of dword reg	5	3	4	2	
MOVS	WRj,Rm	Byte reg to word reg with sign extension	3	2	2	1	
MOVZ	WRj,Rm	Byte reg to word reg with zeros extension	3	2	2	1	
MOVC	A,@A+DPTR	Code byte relative to DPTR to acc	1	6	1	6	
NOVC	A,@A+PC	Code byte relative to PC to acc	1	6	1	6	
	A,@Ri	External mem (8-bit addr) to acc (4)	1	4	2	5	
MOVX	A,@DPTR	External mem (16-bit addr) to acc (4)	1	5	1	5	
NOVX	@Ri,A	Acc to external mem (8-bit addr) (4)	1	4	1	4	
	@DPTR,A	Acc to external mem (16-bit addr) (4)	1	5	1	5	

NOTES:

1. A shaded cell denotes an instruction in the MCS® 51 architecture.

- 2. Instructions that move bits are in Table A-26.
- 3. If this instruction addresses an I/O port (Px, x = 0-3), add 1 to the number of states.
- External memory addressed by instructions in the MCS 51 architecture is in the region specified by DPXL (reset value = 01H). See "Compatibility with the MCS® 51 Architecture" on page 3-2.

INSTRUCTION SET REFERENCE



Exchange Contents Exchange Digit Push Pop		XCH <dest>,<src> XCHD <dest>,<src> PUSH <src> POP <dest></dest></src></src></dest></src></dest>	$\begin{array}{llllllllllllllllllllllllllllllllllll$		ond -chip RAM bits 3:0 1; (SP) ← src י); SP ← SP – 1				
		Nata		Binary	/ Mode	Source Mode			
Mnemonic	<dest>,<src></src></dest>	Notes	Notes		States	Bytes	States		
	A,Rn	Acc and reg		1	3	2	4		
ХСН	A,dir8	Acc and dir addr		2	3 (2)	2	3 (2)		
	A,@Ri	Acc and on-chip RAM	Acc and on-chip RAM (8-bit addr)			2	5		
XCHD	A,@Ri	Acc and low nibble in o (8-bit addr)	Acc and low nibble in on-chip RAM (8-bit addr)			2	5		
	dir8	Push dir byte onto stad	Push dir byte onto stack			2	2		
	#data	Push immediate data o	Push immediate data onto stack			3	3		
PUSH	#data16	Push 16-bit immediate stack	Push 16-bit immediate data onto stack			4	5		
	Rm	Push byte reg onto sta	Push byte reg onto stack			2	3		
	WRj	Push word reg onto sta	ack	3	6	2	5		
	DRk	Push double word reg	onto stack	3	10	2	9		
	Dir	Pop dir byte from stac	k	2	3/3	2	3/3		
POP	Rm	Pop byte reg from stac	:k	3	3	2	2		
PUP	WRj	Pop word reg from sta	ck	3	5	2	4		
	DRk	Pop double word reg f	rom stack	3	9	2	8		

Table A-25. Summary of Exchange, Push, and Pop Instructions

NOTES:

1. A shaded cell denotes an instruction in the MCS[®] 51 architecture. 2. If this instruction addresses an I/O port (Px, x = 0-3), add 2 to the number of states.

intel

Table A-26. Summary of Bit Instructions

OR Carry w	with Bit with Compleme ith Bit with Compleme Carry	SETB bit CPL bit ANL CY,bit nt of Bit ANL CY,/bit ORL CY,bit nt of Bit ORL CY,/bit MOV CY,bit	bit \leftarrow 0 bit \leftarrow 1 bit \leftarrow Øbi CY \leftarrow CY CY \leftarrow CY CY \leftarrow CY CY \leftarrow bit bit \leftarrow CY	′ ∧ bit ′ ∧ Øbit ′ V bit ′ V Øbit		
			Binary	y Mode	Source	e Mode
Mnemonic	<src>,<dest></dest></src>	Notes	Bytes	States	Bytes	States
	CY	Clear carry	1	1	1	1
CLR	bit51	Clear dir bit	2	2 (2)	2	2 (2)
	bit	Clear dir bit		4	3	3
	CY	Set carry	1	1	1	. 1
SETB	bit51	Set dir bit	2	2 (2)	2	2 (2)
	bit	Set dir bit	4	4 (2)	3	3 (2)
	CY	Complement carry	1	1	1	1
CPL	bit51	Complement dir bit	2	2 (2)	2	2 (2)
	bit	Complement dir bit	4	4 (2)	3	3 (2)
ANL	CY,bit51	AND dir bit to carry	2	1 (3)	2	1 (3)
ANL	CY,bit	AND dir bit to carry	4	3 (3)	3	2 (3)
ANL/	CY,/bit51	AND complemented dir bit to carry	2	1 (3)	. 2	1 (3)
AINL/	CY,/bit	AND complemented dir bit to carry	4	3 (3)	3	2 (3)
ORL	CY,bit51	OR dir bit to carry	2	1 (3)	2	1 (3)
UNL	CY,bit	OR dir bit to carry	4	3 (3)	3	2 (3)
ORL/	CY,/bit51	OR complemented dir bit to carry	2	1 (3)	2	1 (3)
	CY,/bit	OR complemented dir bit to carry	4	3 (3)	3	2 (3)
	CY,bit51	Move dir bit to carry	2	1 (3)	2	1 (3)
моу	CY,bit	Move dir bit to carry	4	3 (3)	3	2 (3)
	bit51,CY	Move carry to dir bit	2	2 (2)	2	2 (2)
	bit,CY	Move carry to dir bit	4	4 (2)	3	3 (2)

NOTES:

1. A shaded cell denotes an instruction in the MCS[®] 51 architecture. 2. If this instruction addresses an I/O port (Px, x = 0-3), add 2 to the number of states. 3. If this instruction addresses an I/O port (Px, x = 0-3), add 1 to the number of states.

				ry Mode	Source Mode		
Mnemonic	<dest>,<src></src></dest>	Notes	Bytes	States (2)	Bytes	States (2)	
ACALL	addr11	Absolute subroutine call		9	2	9	
EOAL	@DRk	Extended subroutine call, indirect	3	12	2	11	
ECALL addr24		Extended subroutine call	5	14	4	13	
LCALL	@WRj	Long subroutine call, indirect	3	9	2	8	
LUALL	addr16	Long subroutine call	3	9	3	9	
RET		Return from subroutine	1	6	1	6	
ERET		Extended subroutine return	3	10	2	9	
RETI		Return from interrupt	1	6	1	6	
AJMP	addr11	Absolute jump	2	3	2	3	
EJMP	addr24	Extended jump	5	6	4	5	
EJIVIP	@DRk	Extended jump, indirect	3	7	2	6	
	@WRj	Long jump, indirect	3	6	2	5	
LJMP	addr16	Long jump	3	4	3	4	
SJMP	rel	Short jump (relative addr)	2	3	2	3	
JMP	@A+DPTR	Jump indir relative to the DPTR	1	5	1	5	
JC	rel	Jump if carry is set	2	1/4	2	1/4	
JNC	rel	Jump if carry not set	2	1/4	2	1/4	
	bit51,rel	Jump if dir bit is set	3	2/5	3	2/5	
JB	bit,rel	Jump if dir bit of 8-bit addr location is set	5	4/7	4	3/6	
	bit51,rel	Jump if dir bit is not set	3	2/5	3	2/5	
JNB	bit,rel	Jump if dir bit of 8-bit addr location is not set	5	4/7	4	3/6	
	bit51,rel	Jump if dir bit is set & clear bit	3	4/7	3	4/7	
JBC	bit,rel	Jump if dir bit of 8-bit addr location is set and clear bit	5	7/10	4	6/9	
JZ	rel	Jump if acc is zero	2	2/5	2	2/5	
JNZ	rel	Jump if acc is not zero	2	2/5	2	2/5	
JE	rel	Jump if equal	3	2/5	2	1/4	
JNE	rel	Jump if not equal	3	2/5	2	1/4	
JG	rel	Jump if greater than	3	2/5	2	1/4	
JLE	rel	Jump if less than or equal	3	2/5	2	1/4	
JSL	rel	Jump if less than (signed)	3	2/5	2	1/4	

Table A-27. Summary of Control Instructions

NOTES:

1. A shaded cell denotes an instruction in the MCS[®] 51 architecture.

2. For conditional jumps, times are given as not-taken/taken.

Mnemonic		Nataa	Binary Mode		Source Mode	
Mnemonic	<dest>,<src></src></dest>	Notes	Bytes	States (2)	Bytes	States (2)
JSLE	rel	Jump if less than or equal (signed)	3	2/5	2	1/4
JSG	rel	Jump if greater than (signed)	3	2/5	2	1/4
JSGE	rel	Jump if greater than or equal (signed)	3	2/5	2	1/4
	A,dir8,rel	Compare dir byte to acc and jump if not equal	3	2/5	3	2/5
	A,#data,rel	Compare immediate to acc and jump if not equal	3	2/5	3	2/5
CJNE	Rn,#data,rel	Compare immediate to reg and jump if not equal	3	2/5	4	3/6
	@Ri,#data,rel	Compare immediate to indir and jump if not equal	3	3/6	4	4/7
	Rn,rel	Decrement reg and jump if not zero	2	2/5	3	3/6
DJNZ	dir8,rel	Decrement dir byte and jump if not zero	3	3/6	3	3/6
TRAP		Jump to the trap interrupt vector	2	10	1	9
NOP		No operation	1	1	1	1

Table A-27. Summary of Control Instructions (Continued)

NOTES:

A shaded cell denotes an instruction in the MCS[®] 51 architecture.
 For conditional jumps, times are given as not-taken/taken.



A.4 INSTRUCTION DESCRIPTIONS

This section describes each instruction in the 8x930 architecture. See the note on page A-11 regarding execution times.

Table A-28 defines the symbols $(-, \checkmark, 1, 0, ?)$ used to indicate the effect of the instruction on the flags in the PSW and PSW1 registers. For a conditional jump instruction, "!" indicates that a flag influences the decision to jump.

Symbol	Description
-	The instruction does not modify the flag.
3	The instruction sets or clears the flag, as appropriate.
1	The instruction sets the flag.
0	The instruction clears the flag.
?	The instruction leaves the flag in an indeterminate state.
!	For a conditional jump instruction: The state of the flag before the instruction executes influences the decision to jump or not jump.

Table A-28. Flag Symbols

ACALL <addr11>

- Function: Absolute call
- **Description:** Unconditionally calls a subroutine at the specified address. The instruction increments the 3byte PC twice to obtain the address of the following instruction, then pushes bytes 0 and 1 of the result onto the stack (byte 0 first) and increments the stack pointer twice. The destination address is obtained by successively concatenating bits 15–11 of the incremented PC, opcode bits 7–5, and the second byte of the instruction. The subroutine called must therefore start within the same 2-Kbyte "page" of the program memory as the first byte of the instruction following ACALL.

Flags:

CY	AC	OV	N	Z
				—

Example: The stack pointer (SP) contains 07H and the label "SUBRTN" is at program memory location 0345H. After executing the instruction

ACALL SUBRTN

at location 0123H, SP contains 09H; on-chip RAM locations 08H and 09H contain 01H and 25H, respectively; and the PC contains 0345H.

	Binary Mode	Source Mode
Bytes:	2	2
States:	9	9

intel

]	Encoding]	a10 a9 a8 1	0001	a7 a6 a5 a4	a3 a2 a1 a0	
Hex Code in:		le = [Encoding] de = [Encoding]				
Operation:	$\begin{array}{l} ACALL \\ (PC) \leftarrow (PC) \\ (SP) \leftarrow (SP) \\ ((SP)) \leftarrow (PC) \\ (SP) \leftarrow (SP) \\ ((SP)) \leftarrow (PC) \\ (PC.10:0) \leftarrow (PC) \\ (SP) \\$) + 1 C.7:0)) + 1				
ADD <dest>,</dest>	<src></src>					
Function:	Add					
Description:	lator, leavin CY flag is se	g the result in the et. If byte variable	register or accur s are added, and	nulator. If there is I if there is a carry	be a register or th a carry out of bit 7 out of bit 3 (AC), t hat an overflow oc	7 (CY), the he AC flag
	flag is set. V	Vhen adding sign	ed integers, the	OV flag indicates	of bit 7 but not bit 6 a negative number o negative operan	produced
	Bit 6 and bit bit).	7 in this descripti	on refer to the m	ost significant byt	e of the operand (8	i, 16, or 32
	Four source immediate.	operand addres	sing modes are a	allowed: register, o	direct, register-indi	rect, and
Flags:						
	CY	AC	ov	N	Z	
	3	3	3	3	3	
Example:		contains 0C3H (1 ne instruction	1000011B) and r	egister 0 contains	0AAH (10101010	B). After
	ADD R1,R0					
	register 1 c	ontains 6DH (011	01101B), the AC	flag is clear, and	the CY and OV fla	gs are set.
Variations						
ADD A,#data						
	Bina	ry Mode Soul	rce Mode			
Bytes:		2	2			
States:		1	1			

A-26

[Encoding]

0010

0100

immed. data

INSTRUCTION SET REFERENCE

intel	3
-------	---

Hex Code in:	Binary Mode = [Encod Source Mode = [Encod	
Operation:	ADD (A) \leftarrow (A) + #data	
ADD A,dir8		
	Binary Mode	Source Mode
Bytes:	2	2
States:	1†	1†
	[†] If this instruction	addresses a port (Px, $x = 0-3$), add 1 state.
	[Encoding]	0 0 1 0 0 1 0 1 direct addr
Hex Code in:	Binary Mode = [Encodi Source Mode = [Encod	
Operation:	$\begin{array}{l} ADD \\ (A) \leftarrow (A) + (dir8) \end{array}$	
ADD A,@Ri		
		-
- .	•	Source Mode
Bytes:	1	2
States:	2	3
	[Encoding	g] 0010 011i
Hex Code in:	Binary Mode = [Encodi Source Mode = [A5][Er	
Operation:	$\begin{array}{l} ADD \\ (A) \leftarrow (A) + ((Ri)) \end{array}$	
ADD A,Rn		
	Binary Mode	Source Mode
Bytes:	1	2
States:	1	2
	[Encoding] 0010 1rrr
Hex Code in:	Binary Mode = [Encodi Source Mode = [A5][Er	
Operation:	$\begin{array}{l} ADD \\ (A) \leftarrow (A) + (Rn) \end{array}$	
ADD Rmd,Rms	•	
	Binary Mode	Source Mode
Bytes:	3	2
States:	2	1

A-27

intel®

(Er	ncoding]	0010	1100		SSSS	SSSS	
Hex Code in:		ode = [A5][Enc ode = [Encodi					
Operation:	ADD (Rmd) ← (Rmd) + (Rms)					
ADD WRjd,WRj	is					,	
	Bina	ary Mode S	ource Mode				
Bytes:		3	2				
States:		3	2				
[Er	coding]	0010	1101		tttt	тттт	
Hex Code in:		ode = [A5][Enc ode = [Encodi					
Operation:	ADD (WRjd) ←	(WRjd) + (WRj	s)				
ADD DRkd,DRk	(S						
	Di-						
Dente au	BIN	-	ource Mode				
Bytes:		3	2				
States:		5	4				
[Er	ncoding]	0010	1111		uuuu	UUUU	
Hex Code in:		ode = [A5][Enc ode = [Encodi					
Operation:	ADD (DRkd) ←	(DRkd) + (DRk	s)				
ADD Rm,#data							
	Bin	ary Mode S	ource Mode				
Bytes:		4	3				
States:		3	2				
[Encoding]	001	10 11	10 s	SSS	0000	#da	ata
Hex Code in:		ode = [A5][Enc ode = [Encodi					
Operation:	ADD (Rm) ← (F	Rm) + #data					

INSTRUCTION SET REFERENCE

ADD WRj,#dat	a16							
	Binary Mod	le Source Mo	de					
Bytes:	5	4						
States:	4	3						
[Encoding]								
0010	1110	tttt	0100	#data hi	#data low			
Hex Code in:	Binary Mode = [A Source Mode = [E							
Operation:	ADD (WRj) ← (WRj) + #	data16						
ADD DRk,#0da	ata16							
	Binary Mod	le Source Mo	de					
Bytes:	5	4						
States:	6	5						
[Encoding]								
0010	1110	uuuu	1000	#data hi	#data low			
Hex Code in:	Binary Mode = [A5][Encoding] Source Mode = [Encoding]							
Operation:	ADD (DRk) ← (DRk) + #	data16						
ADD Rm,dir8								
	Binary Mod	le Source Mo	de					
Bytes:	4	3						
States:	3†	2†						
	†If this instru	uction addresses	a port (P <i>x</i> , <i>x</i> = 0-	-3), add 1 state.				
[Encoding]	0010	1110	SSSS	0001	direct addr			
Hex Code in:	Binary Mode = [A Source Mode = [E			1				
Operation:	ADD (Rm) ← (Rm) + (di	r8)			•			
ADD WRj,dir8								
	Binary Mod	le Source Mo	de					
Bytes:	- 4	3 3 3 3 3 3	40					
States:	4	3						
[Encoding]	0010	1110	tttt	0101	direct addr			

int_{el}.

Hex Code in:	Binary Mode = [Source Mode =						
Operation:	ADD (WRj) ← (WRj) +	· (dir8)		• •		
ADD Rm,dir16							
	Binary Mo	ode	Source Mo	de			
Bytes:	5		4				
States:	3		2				
[Encoding]							
0010	1110		SSSS		0011	direct addr	direct add
Hex Code in:	Binary Mode = [Source Mode =						
Operation:	ADD (Rm) ← (Rm) + (dir16)				
ADD WRj,dir16	i						
	Binary Mo	ode	Source Mo	de			
Bytes:	5	Juo	4				
States:	4		3				
[Encoding]							
0010	1110		tttt		0111	direct addr	direct addr
Hex Code in:	Binary Mode = Source Mode =						
Operation:	ADD (WRj) ← (WRj) +	- (dir1	6)				
ADD Rm,@WR	j						
	Binary M	ode	Source Mo	de			
Bytes:	4	ouo	3	uu			
States:	3		2				
[Encoding]							
0010	1110		tttt		1001	SSSS	0000
Hex Code in:	Binary Mode = Source Mode =						
Operation:	ADD (Rm) \leftarrow (Rm) + (((WRj))				

INSTRUCTION SET REFERENCE

ADD Rm,@DI	Rk						- <u> </u>			
	Binary	/ Mode	Source Mode	ł						
Bytes:	4	ļ.	3							
States:	2	ţ	3							
[Encoding]										
0010	1110		uuuu	101		SSSS	0000			
Hex Code in:		Binary Mode = [A5][Encoding] Source Mode = [Encoding]								
Operation:	ADD (Rm) ← (Rm)	+ ((DRk))							
ADDC A, <src< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td></src<>	>									
Function:	Add with carr	у								
Description:	leaving the re there is a car	Simultaneously adds the specified byte variable, the CY flag, and the accumulator contents, leaving the result in the accumulator. If there is a carry out of bit 7 (CY), the CY flag is set; if there is a carry out of bit 3 (AC), the AC flag is set. When adding unsigned integers, the CY flag indicates that an overflow occurred.								
	flag is set. WI as the sum of	nen addir i two posi	ng signed intege itive operands, o	rs, the OV or a positiv	flag indicates e sum from to	s a negative wo negative	not bit 6, the OV number produced operands. erand (8, 16, or 32			
	bit)		schpuon reier i	o the most	Significant by		nanu (0, 10, 01 52			
	Four source o immediate.	perand a	addressing mod	es are allo	wed: register	, direct, regis	ter-indirect, and			
Flags:										
Γ	CY	AC	; 0'	v	N	Z				
	3	3	3		3	3				
Example:		The accumulator contains 0C3H (11000011B), register 0 contains 0AAH (10101010B), and the CY flag is set. After executing the instruction								
	ADDC A,R0									
	the accumula are set.	tor conta	ins 6EH (01101 ⁻	110B), the	AC flag is cle	ar, and the (CY and OV flags			
Variations										
ADDC A,#data	a									
	Binary	Mode	Source Mode							
Bytes: States:	2	2	2							

	[Encoding]	0011	0100	immed. data	
Hex Code in:	Binary Mode = [En Source Mode = [Er				
Operation:	ADDC (A) \leftarrow (A) + (CY) + \ddagger	data			· ·
ADDC A,dir8					
	Binary Mode	Source	Mode		
Bytes:	2	2	MODE		
States:	_ 1†	- 11	F	· ·	
	•		ses a port (P <i>x</i> , <i>x</i> = 0	0-3), add 1 state.	
	r]	
	[Encoding]	0011	0101	direct addr	
Hex Code in:	Binary Mode = [En Source Mode = [Er				
Operation:	$\begin{array}{l} ADDC \\ (A) \leftarrow (A) + (CY) + (\end{array}$	dir8)			
ADDC A,@Ri					
	Binary Mode	Source	Mada		
Bytes:	Binary Mode	2	WOde		
States:	2	3			
	[Enco	ding]	0011	011i	
Hex Code in:	Binary Mode = [En Source Mode = [A]		
Operation:	$\begin{array}{l} ADDC \\ (A) \leftarrow (A) + (CY) + \mathbf{(CY)} \end{array}$	((Ri))			
ADDC A,Rn					
	Binary Mode		Mode		
Bytes:	1	2			
States:	1	2			
	[Enco	ding]	0011	1 rrr	
Hex Code in:	Binary Mode = [En Source Mode = [A]		
Operation:	$\begin{array}{l} ADDC \\ (A) \leftarrow (A) + (CY) + \end{array}$	(Rn)			

int_{el}.

INSTRUCTION SET REFERENCE

AJMP addr11					
Function:	Absolute ju	ump			
Description: Flags:	enating the the second	program execution e upper five bits of d byte of the instru- ge" of program me	the PC (after incr ction. The destina	ementing the PC ation must therefo	twice), opcode t re be within the
-	CY	AC	ov	N	Z
-					
Bytes:	Bin	ary Mode Sou	r ce Mode 2		
- ,					
•		3	3		
States:	Encoding]		3	a7 a6 a5 a4	a3 a2 a1 a0
States:	Binary Mo	3	0001	a7 a6 a5 a4	a3 a2 a1 a0

Function: Logical-AND

Description: Performs the bitwise logical-AND (Λ) operation between the specified variables and stores the results in the destination variable.

The two operands allow 10 addressing mode combinations. When the destination is the register or accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data is read from the output data latch, not the input pins.

Flags:

CY	AC	OV	N	Z
	—	—	3	3

int

Example: Register 1 contains 0C3H (11000011B) and register 0 contains 55H (01010101B). After executing the instruction

ANL R1,R0

register 1 contains 41H (01000001B).

When the destination is a directly addressed byte, this instruction clears combinations of bits in any RAM location or hardware register. The mask byte determining the pattern of bits to be cleared would either be an immediate constant contained in the instruction or a value computed in the register or accumulator at run time. The instruction

ANL P1,#01110011B

clears bits 7, 3, and 2 of output port 1.

Variations

ANL dir8,A						
	Binary Mo	ode Source Mo	de			
Bytes:	2	2				
States:	2†	2†				
	†If this inst	truction addresses	a port (P <i>x</i> ,	x = 0–3), add 2	states.	
	[Encoding]	0101	0010) dire	ct addr	
	. 01		L			
Hex Code in:	Binary Mode = [Source Mode =					
Operation:	ANL (dir8) ← (dir8) ∧	(A)				
ANL dir8,#data					···	
	Binary Mo	ode Source Mo	de			
Bytes:	3	3				
States:	3†	3†				
	†If this inst	truction addresses	a port (P <i>x</i> ,	<i>x</i> = 0–3), add 1	state.	
[End	coding] 0 1	01 001	1	direct addr	immed. data	
Hex Code in:	Binary Mode = [Source Mode =					
Operation:	ANL (dir8) ← (dir8) ∧	#data				
ANL A,#data						
	Binary Mo	ode Source Ma	da			
Butoo	2 Binary we		ue			
Bytes:		2				
States:	1	1	:			
	[Encoding]	0101	0100) imme	ed. data	

int_{el}.

Hex Code in:	Binary Mode = [Encodi Source Mode = [Encod	
Operation:	ANL (A) \leftarrow (A) \wedge #data	
ANL A,dir8		
	Binary Mode	Source Mode
Bytes:	2	2
States:	1†	_ 1†
	[†] If this instruction	addresses a port (Px, $x = 0-3$), add 1 state.
		0 1 0 1 0 1 0 1 direct addr
Hex Code in:	Binary Mode = [Encodi Source Mode = [Encod	
Operation:	ANL (A) \leftarrow (A) Λ (dir8)	
ANL A,@Ri		
_ .	•	Source Mode
Bytes:	1	2
States:	2	3
	[Encoding]	g] 0101 011i
Hex Code in:	Binary Mode = [Encodi Source Mode = [A5][Er	
Operation:	$\begin{array}{l} ANL \\ (A) \leftarrow (A) \land ((Ri)) \end{array}$	
ANL A,Rn		
	Binary Mode	Source Mode
Bytes:	1	2
States:	1	2
	[Encoding]	j] 0101 1rrr
Hex Code in:	Binary Mode = [Encodi Source Mode = [A5][Er	
Operation:	ANL (A) \leftarrow (A) Λ (Rn)	
ANL Rmd, Rms		
		Source Mode
Bytes:	3	2
States:	2	1
[En	coding] 0101	1100 SSSS SSSS

Hex Code in:	Bir So	nary Mo urce Mo	de = [A ode = [\5][E Enco	ncoding] oding]					
Operation:	AN (Rr	lL nd) ← (l	Rmd) Λ	. (Rm	ıs)					
ANL WRjd,WRj	s									
		Bina	ary Mo	de	Source Mo	de				
Bytes:			3		2					
States:			3		2					
(Er	icod	ling]	0	101	11	0 1		tt	tt TT	ТТ
Hex Code in:		nary Mo urce Mo			ncoding] ding]					
Operation:	AN (W	L Rjd) ← ((WRjd)	Л (W	/Rjs)					
ANL Rm,#data										
		Bina	ary Mo	de	Source Mo	de				
Bytes:			4		3					
States:			3		2					
[Encoding]		0 1	01		1110]	SSSS		0000	#data
Hex Code in:		nary Mo urce Mo			ncoding] ding]					i
Operation:	AN (Rr	L n) ← (R	m) Λ #o	data	_					
ANL WRj,#data	16									
		Bina	ary Mo	de	Source Mo	de				
Bytes:			5		4					
States:			4		3					
[Encoding]										
0101		1110)		tttt		0100]	#data hi	#data low
Hex Code in:		nary Mo urce Mo			ncoding] ding]					
Operation:	AN (W	IL Rj) ← (V	VRj) A	#data	a16					
ANL Rm,dir8									·····	· · · · · · · · · · · · · · · · · · ·
		Bina	ary Mo	de	Source Mo	de				
Bytes:			4		3					
States:			3†		2 †					
		†lf th	nis instr	uctio	n addresses	a p	oort (P x , $x = 0$)–3)	, add 1 state.	
[Encoding]		01	01	Τ	1110]	SSSS		0001	direct addr

intel®

INSTRUCTION SET REFERENCE

Hex Code in:	Binary Mode = [A5 Source Mode = [E				
Operation:	ANL (Rm) \leftarrow (Rm) Λ (dir	r8)			
ANL WRj,dir8					
	Binary Mode	e Source Mod	le		
Bytes:	4	3			
States:	4	3			
[Encoding]	0101	1 1 10	tttt	0101	direct addr
Hex Code in:	Binary Mode = [A5 Source Mode = [E				
Operation:	ANL $(WRj) \leftarrow (WRj) \Lambda (c)$	dir8)			
ANL Rm,dir16					•
	Binary Mode	e Source Mod	le		
Bytes:	5	4			
States:	3	2			
[Encoding]		_			
0101	1110	SSSS	0011	direct	direct
Hex Code in:	Binary Mode = [A5 Source Mode = [E				
Operation:	ANL (Rm) \leftarrow (Rm) Λ (dir	r16)			
ANL WRj,dir16					
	Binary Mod	e Source Moo	le		
Bytes:	5	4			
States:	4	3			
[Encoding]		Ũ			
[Encoun.g]		rr		P	
0101	1110	tttt	0111	direct	direct
Hex Code in:	Binary Mode = [A5 Source Mode = [E				
Operation:	$\begin{array}{l} ANL \\ (WRj) \leftarrow (WRj) \land (c) \end{array}$	dir16)			

ANL Rm,@W	Rj								
	Binary	Mode So	urce Mode	•					
Bytes:	4	3							
States:	3		2						
[Encoding]									
0101	1110		tttt	10	01		SSSS	0000)
Hex Code in:	Binary Mode Source Mode								
Operation:	ANL (Rm) ← (Rm)	Λ ((WRj))							
ANL Rm,@DF	?k								
	Binary	Mode So	urce Mode						
Bytes:	4		3						
States:	. 4		3						
[Encoding]									
0101	1110	u	uuu	10	11		SSSS	0000)
Hex Code in:	Binary Mode Source Mode								
Operation:	ANL (Rm) ← (Rm)	Λ ((DRk))							
ANL CY, <src-< td=""><td>-bit></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></src-<>	-bit>								
Function:	Logical-AND fo	or bit variable	es						
Description:	If the Boolean flag in its curre indicates that f the source bit	ent state. A s the logical co	lash ("/") pr mplement	eceding	the ope	rand in t	the assemb	y language	•
	Only direct ad	dressing is a	llowed for t	he sour	ce opera	nd.			
Flags:									
	CY	AC	0	V	١	1	Z		
-	3			_		-			
Example:	Set the CY flag	g if, and only	if, P1.0 = 1	I, ACC.	7 = 1, ar	nd OV =	0:		
	MOV CY,P1.0 ANL CY,ACC. ANL CY,/OV		with accur	nulator l	oit 7				

intel

INSTRUCTION SET REFERENCE

Binary ModeSource ModeBytes:22States:1 [†] 1 [†] 'If this instruction addresses a port (Px, x = 0-3), add 1 state.[Encoding]10000010bit addrHex Code in: Binary Mode = [Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land (bit51)ANL CY,bit51Binary ModeSource ModeBytes:22States:1 [†] 'If this instruction addresses a port (Px, x = 0-3), add 1 state.[Encoding]10110000bit addrHex Code in: Binary Mode = [Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land Ø (bit51)ANL CY,bitBinary Mode Source ModeBytes:433States:3 [†] 2 [†] 'If this instruction addresses a port (Px, x = 0-3), add 1 state.[Encoding]Operation:ANL (CY) \leftarrow (CY) \land Ø (bit51)ANL (CY) \leftarrow (CY) \land Ø (bit51)AnleBinary Mode Source ModeBytes:433States:3 [†] 101010011000yyydir addrHex Code in:Binary Mode = [A5][Encoding] Source Mode = [Encoding]Operatio						
Bytes:22States:1'1''If this instruction addresses a port (Px, x = 0-3), add 1 state.[Encoding]10000010bit addrHex Code in:Binary Mode = [Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land (bit51)ANL CY,/bit51Binary Mode Source Mode Bytes:Bytes:22States:1'1''If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding]1011Operation:ANL (CY) \leftarrow (CY) \land (bit51)ANL CY,/bit51Binary Mode = [Encoding] Source Mode = [Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land Ø (bit51)ANL CY,bitBinary Mode Source Mode (CY) \leftarrow (CY) \land Ø (bit51)ANL CY,bitBinary Mode Source Mode (CY) \leftarrow (CY) \land Ø (bit51)ANL CY,bitBinary Mode Source Mode (CY) \leftarrow (CY) \land Ø (bit51)ANL CY,bitBinary Mode = [A5][Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land (bit)ANL CY,bitBinary Mode = [A5][Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land (bit)ANL CY,bitBinary Mode Source Mode E [Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land (bit)ANL CY,bitBinary Mode Source Mode E [Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land (bit)ANL CY,bitBinary Mode Source Mode E [Encoding] Source Mode = [Encoding]Operation:	ANL CY, bit51			•		
States: 1 ² 1 ¹ 'If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1000 0010 bit addr Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] Operation: ANL (CY) (- (CY) A (bit51) ANL CY,/bit51 Bytes: 2 2 2 States: 1 ¹ 'If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1011 0000 bit addr Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] Operation: ANL CY,/bit Binary Mode = [Encoding] Operation: ANL (CY) (- (CY) A Ø (bit51) ANL CY,bit Binary Mode Source Mode Bytes: 4 3 States: 3 ³ 1010 1001 1000 yyy dir addr Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] 0 yyy dir addr Hex Code in: Binary Mode = [A5][Encoding] 0	Dentera	•		e		
If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1000 0010 bit addr Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit51) ANL CY/bit51 Binary Mode Source Mode Bytes: 2 2 2 States: 1 ⁺ 1 ⁺ 'If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] Source Mode = [Encoding] Source Mode Source Mode Bytes: 4 3 ANL (CY) \leftarrow (CY) $\land 0$ (bit51) ANL (Encoding] Source Mode Bytes: 4 3 Source Mode = [Encoding] Source Mode = [A5][Encoding] Source Mode = [Encoding] <td>•</td> <td></td> <td></td> <td></td> <td></td> <td></td>	•					
$[Encoding]$ 10000010bit addrHex Code in:Binary Mode = [Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land (bit51)ANL CY,bit51Bytes:2States:1 [†] 1 [†] 1 [†] *If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding][Encoding]10110000bit addrHex Code in:Binary Mode = [Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) $\land Ø$ (bit51)ANL CY,bitBinary Mode = [Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) $\land Ø$ (bit51)ANL CY,bitBinary Mode Source Mode (CY) \leftarrow (CY) $\land Ø$ (bit51)ANL CY,bitBinary Mode = [AS][Encoding] Source Mode = [Encoding]0peration:ANL 	States:	•	•	n e et (Decener o	0)	
Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit51) ANL CY,/bit51 Binary Mode Source Mode Bytes: 2 2 2 States: 1 [†] 1 [†] [†] If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1011 000 bit addr Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) $\land \oslash$ (bit51) ANL CY,bit Binary Mode Source Mode Bytes: 4 3 States: 3 [†] 2 [†] [†] If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1010 1001 1000 0 yyy dir addr Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit) ANL CY,bit Binary Mode = [A5][Encoding] Source Mode = [A5][A = A = A = A = A = A = A = A = A = A =		if this instru	ction addresses a	port (Px, $x = 0$ -	-3), add 1 state.	
Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit51) ANL CY,/bit51 Binary Mode Source Mode Bytes: 2 2 2 States: 1 [†] 1 [†] 1 [†] [†] If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1011 000 bit addr Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) $\land \emptyset$ (bit51) ANL CY,bit Binary Mode Source Mode Bytes: 4 3 States: 3 [†] 2 [†] [†] If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1010 1001 1000 0 yyy dir addr Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit) ANL CY,/bit Binary Mode = [A5][Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit) ANL CY,/bit Binary Mode Source Mode Bytes: 4 3 States: 3 [†] 2 [†]		[Encoding]	1000	0010	bit addr	
(CY) \leftarrow (CY) \land (bit51) ANL CY,/bit51 Binary Mode Source Mode Bytes: 2 2 States: 1 [†] If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1011 0000 bit addr Mex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) $\land Ø$ (bit51) ANL CY,bit Binary Mode Source Mode Bytes: 4 3 3 [†] 1 [†] 0 0 y y y dir addr Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit) ANL CY,/bit Binary Mode Source Mode Binary Mode Source Mode Binary Mode Source Mode Binary Mode Source Mode	Hex Code in:					
Binary ModeSource ModeBytes:22States:1†1†"If this instruction addresses a port (Px, x = 0-3), add 1 state.[Encoding]10110000bit addrHex Code in:Binary Mode = [Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) $\land Ø$ (bit51)ANL CY,bitBinary ModeSource ModeBytes:43States:3†2†'If this instruction addresses a port (Px, x = 0-3), add 1 state.[Encoding]1010100110000yyydir addrHex Code in:Binary Mode = [A5][Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land (bit)ANL CY,bitBinary Mode Source Mode Elstes:Binary ModeSource Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land (bit)ANL CY,bitBinary Mode Source Mode (CY) \land (bit)Binary Mode Source Mode = [Encoding]Binary Mode Source Mode (CY) \land (bit)Binary Mode Source Mode (CY) \land (Dit)Binary Mode	Operation:		51)			
Bytes: 2 2 States: 1 [†] 1 [†] [†] If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1011 0000 bit addr Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] bit addr Operation: ANL (CY) (- (CY) \lambda 0 (bit51)	ANL CY,/bit51					
Bytes: 2 2 States: 1 [†] 1 [†] [†] If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1011 0000 bit addr Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] bit addr Operation: ANL (CY) (- (CY) \lambda 0 (bit51)		Binary Mod	e Source Mod	e		
States: 1 [†] 1 [†] [†] If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1011 0000 bit addr Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] Operation: ANL	Bytes:	-				
[Encoding] $1 \ 0 \ 1 \ 0 \ 0 \ 0$ bit addrHex Code in:Binary Mode = [Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) $\land \emptyset$ (bit51)ANL CY,bitBinary ModeSource Mode Source Mode Bytes:Bitasy ModeSource Mode 3 3†2†Tilf this instruction addresses a port (Px, x = 0-3), add 1 state.[Encoding]1010100110000y y ydir addrHex Code in:Binary Mode = [A5][Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land (bit)ANL CY,/bitBinary ModeSource Mode Source Mode Bytes:Binary ModeSource Mode Source Mode Bytes:Binary ModeSource Mode Source Mode Bytes:Binary ModeSource Mode Source Mode Bytes:Binary ModeSource Mode Source Mode CY) \leftarrow (CY) \land (bit)	States:					
[Encoding] $1 \ 0 \ 1 \ 0 \ 0 \ 0$ bit addrHex Code in:Binary Mode = [Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) $\land \emptyset$ (bit51)ANL CY,bitBinary ModeSource Mode Source Mode Bytes:Bitasy ModeSource Mode 3 3†2†Tilf this instruction addresses a port (Px, x = 0-3), add 1 state.[Encoding]1010100110000y y ydir addrHex Code in:Binary Mode = [A5][Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land (bit)ANL CY,/bitBinary ModeSource Mode Source Mode Bytes:Binary ModeSource Mode Source Mode Bytes:Binary ModeSource Mode Source Mode Bytes:Binary ModeSource Mode Source Mode Bytes:Binary ModeSource Mode Source Mode CY) \leftarrow (CY) \land (bit)		†If this instru	ction addresses a	port (Px, $x = 0$ -	-3), add 1 state.	
Hex Code in: Binary Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) $\land \emptyset$ (bit51) ANL CY,bit Binary Mode Source Mode Bytes: 4 3 States: 3 ⁺ 2 ⁺ *If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1010 1001 1000 9 y y dir addr Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit) ANL CY,/bit Binary Mode Source Mode Binary Mode Source Mode Binary Mode Source Mode Bytes: 4 3 States: 3 ⁺ 2 ⁺			rr			
Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) $\land \emptyset$ (bit51) ANL CY,bit Binary Mode Source Mode Bytes: 4 3 3 [†] 2 [†] 'If this instruction addresses a port (Px, x = 0–3), add 1 state. [Encoding] 1010 1001 1000 y y y dir addr Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit) ANL (CY) \leftarrow (CY) \land (bit) ANL CY/bit Binary Mode Source Mode Bites: 4 3 Source Mode Bites:: 3' 3'		[Encoding]	1011	0000	bit addr	
(CY) \leftarrow (CY) $\land \emptyset$ (bit51) ANL CY,bit Binary Mode Source Mode Bytes: 4 3 States: 3 [†] 2 [†] [†] If this instruction addresses a port (Px, x = 0–3), add 1 state. [Encoding] 1010 1001 1000 0 y y y dir addr Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit) ANL (CY,bit Binary Mode Source Mode Bytes: 4 3 States: 3 [†] 2 [†]	Hex Code in:					
Binary ModeSource ModeBytes:43States: 3^{\dagger} 2^{\dagger} If this instruction addresses a port (Px, x = 0-3), add 1 state.[Encoding] 1010 1001 1000 0 yyy dir addrHex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land (bit)ANL CY,/bitBinary Mode Source Mode Bytes:843 3^{\dagger} 2 3^{\dagger} 2^{\dagger}	Operation:		pit51)			
Bytes: 4 3 States: 3^{\dagger} 2^{\dagger} *If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1010 1001 1000 0 yyy dir addr Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit) ANL CY,/bit Binary Mode Source Mode Bytes: 4 3 3 States: 3^{\dagger} 2^{\dagger}	ANL CY, bit					
Bytes: 4 3 States: 3^{\dagger} 2^{\dagger} *If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1010 1001 1000 0 yyy dir addr Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit) ANL CY,/bit Binary Mode Source Mode Bytes: 4 3 3 States: 3^{\dagger} 2^{\dagger}		Binary Mod	e Source Mod	A		
States: 3^{\dagger} 2^{\dagger} *If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1010 1001 1000 0 yyy dir addr Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit) ANL CY,/bit Binary Mode Source Mode Bytes: 4 3 (3^{\dagger}) 2^{\dagger}	Bvtes:	-		•		
Image: the image is a structure in the image is a stru	-					
[Encoding]1010100110000y y ydir addrHex Code in:Binary Mode = [A5][Encoding] Source Mode = [Encoding]Operation:ANL (CY) \leftarrow (CY) \land (bit)ANL CY,/bitBinary Mode Source Mode Bytes:43 3 5tates:3†2†		-	_	port (Px, $x = 0$ -	-3), add 1 state.	
Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit) ANL CY,/bit Binary Mode Source Mode Bytes: 4 3 States: 3^{\dagger}	[Encoding]				-,,,	
Source Mode = [Encoding] Operation: ANL (CY) \leftarrow (CY) \land (bit) ANL CY,/bit Binary Mode Source Mode Bytes: 4 3 States: 3 [†] 2 [†]	1010	1001	1000	0	ууу	dir addr
(CY) \leftarrow (CY) Λ (bit) ANL CY,/bit Binary Mode Source Mode Bytes: 4 3 States: 3 [†] 2 [†]	Hex Code in:					
Binary ModeSource ModeBytes:43States:3 [†]	Operation:)			
Bytes: 4 3 States: 3 [†] 2 [†]	ANL CY,/bit					
Bytes: 4 3 States: 3 [†] 2 [†]		Dimense M	• • • • • • • • • • • • • • • • • • •	-		
States: 3 [†] 2 [†]	Putoo	-		e		
	-					
	States:	-	_		A	

intel	
-------	--

[Encoding]

[Encoding]											
1010	1001		111	0	УУ	/ y	dir addr				
Hex Code in:		Binary Mode = [A5][Encoding] Source Mode = [Encoding]									
Operation:	$\begin{array}{l} ANL \\ (CY) \leftarrow (CY) \end{array}$	ANL (CY) \leftarrow (CY) $\land \emptyset$ (bit)									
CJNE <dest></dest>	, <src>,rel</src>										
Function:	Compare and	d jump if not e	qual.								
Description:	equal. The br last instructio the unsigned	Compares the magnitudes of the first two operands and branches if their values are not equal. The branch destination is computed by adding the signed relative displacement in the last instruction byte to the PC, after incrementing the PC to the start of the next instruction. If the unsigned integer value of <dest-byte> is less than the unsigned integer value of <src>byte>, the CY flag is set. Neither operand is affected.</src></dest-byte>									
	compared wi	th any directly	addressed	byte or immed	diate data,	and any ir	ndirect RAM	ly Di			
Flags:	location or w	orking registe	r can be coi	npared with ar	n immedia	te constan	t.				
[CY	AC	0	/	N	Z					
	3				3	3					
Example:	The accumul the sequence		34H and R	contains 56H	I. After exe	ecuting the	first instruction	on i			
		CJNE	R7,#60	H,NOT_EQ							
	;				;R7 = 60						
	NOT_EQ:	JC	REQ_L	JVV	; IF R7 -						
				on continues a is greater or l		T_EQ. By t	testing the C	Y fla			
	If the data be	ing presented	d to Port 1 is	also 34H, the	en executir	ng the instr	uction,				
	WAIT: CJNE	A,P1,WAIT	<i>2</i>								
	accumulator	does equal th	e data read	he next instru from P1. (If so P1 data chai	ome other	value was		on P			
Variations											

INSTRUCTION SET REFERENCE

CJNE A,#data,rel

	Bin	ary Mode		Source Mode				
	Not Taken	Taken		Not Taken Taken				
Bytes:	3	3		3		3		
States:	2	5		2		5		
(E	incoding]	1011	0100	imme	ed. data	rel. addr		
Hex Code in:		= [Encoding] = [Encoding]	I					
Operation:	$\begin{array}{l} (PC) \leftarrow (PC) \\ IF(A) \neq \texttt{#data} \\ THEN \\ (PC) \leftarrow \\ IF(A) < \texttt{#data} \\ THEN \\ (CY) \leftarrow \\ ELSE \\ (CY) \leftarrow \end{array}$	- (PC) + relativ - 1	e offset					

CJNE A,dir8,rel

	Binaı	ry Mode	Source Mode				
	Not Taken	Taken		Not Taken	Taken		
Bytes:	3	3		3	3		
States:	3	6		3	6		
[Encoding]		1011	0101	direc	taddr rel. addr		
Hex Code in:	•	e = [Encoding] e = [Encoding]					
Operation:	(PC) ← (PC) IF (A) ≠ dir8	+ 3					

THEN (PC) \leftarrow (PC) + relative offset IF (A) < dir8 THEN (CY) \leftarrow 1 ELSE (CY) \leftarrow 0

CJNE @Ri,#da	ita,rel								
	Bin	ary Mode		*	Source I	Node			
	Not Taken	-		Not	Taken	Take	en		
Bytes:	3	3			4	4			
States:	3	6			4	7			
· [E	ncoding]	1011	011i		immed. c	lata	rel. addr]	
Hex Code in:		le = [Encoding] de = [A5][Encod							
Operation:	$\begin{array}{l} (PC) \leftarrow (PC) + 3 \\ IF ((Ri)) \neq \# data \\ THEN \\ (PC) \leftarrow (PC) + relative offset \\ IF ((Ri)) < \# data \\ THEN \\ (CY) \leftarrow 1 \\ ELSE \\ (CY) \leftarrow 0 \end{array}$								
CJNE Rn,#data	a,rel								
	Bin	ary Mode			Source I	Mode			
	Not Taker	a Taken		Not	Taken	Take	ən		
Bytes:	3	3			4	4			
States:	2	5			3	6			
[E	ncoding]	1 01 1	1 rrr		immed. c	lata	rel. addr]	
Hex Code in:		le = [Encoding] de = [A5][Enco							
Operation:	$\begin{array}{l} (\text{PC}) \leftarrow (\text{PC}) \\ \text{IF} (\text{Rn}) \neq \# \text{c} \\ \text{THEN} \\ (\text{PC}) \\ \text{IF} (\text{Rn}) < \# \text{c} \\ \text{THEN} \\ (\text{CY}) \\ \text{ELSE} \\ (\text{CY}) \end{array}$	lata ← (PC) + relativ lata ← 1	e offset						
CLR A					- <u> </u>				
Function:	Clear accur	nulator							
Description:	Clears the a	accumulator (i.e.	, resets all bi	its to :	zero).				

Flags:

 CY
 AC
 OV
 N
 Z

 3
 3



Example:	The accumulate	or contains 5C	Н (01011100В).	The instruction		
	CLR A					
	clears the accu	mulator to 00	H (0000000B).		· · ·	
	Binary M	lode Sour	ce Mode			
Bytes:	1		1			
States:	· 11		1			
	(E	Encoding]	1110	0100	ļ	
Hex Code in:	Binary Mode = Source Mode =					
Operation:	CLR (A) ← 0					
CLR bit					······································	
Function:	Clear bit					
Description:	Clears the spec	ified bit. CLR	can operate on	the CY flag or an	y directly addre	ssable bit.
Flags:	Only for instruct	tions with CY	as the operand.			
	CY	AC	ov	N	Z]
	3				-]
Example:		5DH (010111	01B). After exect	uting the instruct	ion	
	CLR P1.2					
	port 1 contains	59H (0101100	01B).			
Variations						
CLR bit51						
	Binary M	lode Sour	ce Mode			
Bytes:	4		3			
States:	2†		2 [†]			
	†If this in	struction add	resses a port (Px	x, <i>x</i> = 0–3), add 2	? states.	
	[Encoding]	110	0 001	0 Bi	t addr	
Hex Code in:	Binary Mode = Source Mode =	[Encoding] [Encoding]				
Operation:	CLR (bit51) ← 0					

intel

CLR CY				14-19-2.						
	Binary	/ Mode	Sour	ce Mode)					
Bytes:	-			1						
States:	-	I		1		7				
		[Encod	ling]	11	0 0	00	11			
						L				
Hex Code in:	Binary Mode Source Mode									
Operation:	CLR (CY) ← 0									
CLR bit										
	Pinon	/ Mode	Sour	ce Mode						
Bytes:	-	1 Widde	3001	4	3					
States:		1 †		3†						
	[†] If this	instruct	ion addr	resses a	port (P)	x, x = 0 - 3	3), add 2	states.		
[Encoding]										
1010	1001		11	00)	УУ	уу	(lir addr
Hex Code in:	Binary Mode Source Mod			ng]						
Operation:	CLR (bit) ← 0									
CMP <dest>,<</dest>	<src></src>									
Function:	Compare									
Description:	Subtracts the destination of clear.									
• • •	When subtra value is subtra subtracted fro	acted fr	om a po	sitive va						
	Bit 7 in this d	escriptio	on refers	to the n	nost sigr	ificant b	yte of the	e operan	d (8, 16	, or 32 bit)
	The source o	perand	allows fo	our addr	essing n	nodes: re	egister, d	irect, imr	nediate	and indirect.
Flags:										
[CY	A	C.	C	V	1	٧	Z		
ŀ	3		3		3	:	3	3		
L		L		1		L				

Example: Register 1 contains 0C9H (11001001B) and register 0 contains 54H (01010100B). The instruction

CMP R1,R0

clears the CY and AC flags and sets the OV flag.

Variations

CMP Rmd,Rms

	Bina	ary Mode	Source Mode		
Bytes:		3	2		
States:		2	1		
(Er	ncoding]	1011	1100	SSSS	SSSS
Hex Code in:		de = [A5][En ode = [Encod			
Operation:	CMP (Rmd) – (R	ms)			
CMP WRjd,WR	ijs				
	Bina	ary Mode	Source Mode		
Bytes:		3	2		
States:		3	2		
[Er	ncoding]	1011	1110	tttt	TTTT
Hex Code in:		de = [A5][En ode = [Encod			
Operation:	CMP (WRjd) – (V	WRjs)			
CMP DRkd,DR	ks				
	Bina	ary Mode	Source Mode		
Bytes:		3	2		
States:		5	4		
- [Er	ncoding]	1011	1111	u u u u	UUUU
Hex Code in:		de = [A5][En ode = [Encod			
Operation:	CMP (DRkd) – ([DRks)			

CMP Rm,#data	L .								
	Binary Mo	de Source Mod	le						
Bytes:	4	3							
States:	3	2							
[Encoding]	1011	1110	SSSS	0000	# data				
Hex Code in:	Binary Mode = [A Source Mode = [A								
Operation:	CMP (Rm) – #data								
CMP WRj,#dat	a16								
	Binary Mo	de Source Mod	le						
Bytes:	5	4							
States:	4	3							
[Encoding]									
1011	1110	tttt	0100	#data hi	#data low				
Hex Code in:	Binary Mode = [A Source Mode = [I								
Operation:	CMP (WRj) – #data16								
CMP DRk,#0da	ata16								
	Binary Mo	de Source Moo	le						
Bytes:	5	4							
States:	6	5							
[Encoding]									
1011	1110	uuuu	1000	#data hi	#data low				
Hex Code in:									
Operation:	CMP (DRk) – #0data16								
CMP DRk,#1da	ata16								
	D:								
Butos	Binary Mo	de Source Moo 4							
Bytes: States:	5	4 5		· · · · ·					
[Encoding]	U	J							
	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·	,					
1011	1110	uuuu	1100	#data hi	#data hi				

INSTRUCTION SET REFERENCE

Hex Code in:	Binary Mode = [A Source Mode = [B				
Operation:	CMP (DRk) – #1data16				
CMP Rm,dir8					
	Binary Mod	de Source Mo	de		
Bytes:	4	3			
States:	3†	2†			
	[†] If this instr	uction addresses	a port (P <i>x</i> , <i>x</i> = 0–	3), add 1 state.	
[Encoding]	1011	1110	S S S S	0001	dir addr
Hex Code in:	Binary Mode = [A Source Mode = [B				
Operation:	CMP (Rm) – (dir8)				
CMP WRj,dir8					
	Binary Mod	de Source Mo	de		
Bytes:	4	3			
States:	4	3			
[Encoding]	1011	1 1 10	tttt	0101	dir addr
Hex Code in:	Binary Mode = [A				
Operation:	Source Mode = [E CMP (WRj) – (dir8)	Incoding			
CMP Rm,dir16					
	Binary Mod	de Source Mo	de		
Bytes:	5	4			
States:	3	2			
[Encoding]	C C	-			
1011	1110	SSSS	0011	dir addr	dir addr
Hex Code in:	Binary Mode = [A Source Mode = [B				
Operation:	CMP (Rm) – (dir16)				

intel

CMP WRj,dir10	3							
	Binary Mod	e Source Mo	de					
Bytes:	5	4						
States:	4	3						
[Encoding]								
1011	1110	tttt	0111	dir a	addr	dir addr		
Hex Code in:	Binary Mode = [A Source Mode = [E							
Operation:	CMP (WRj) – (dir16)							
CMP Rm,@WF	Rj .			-				
	Binary Mod	e Source Mo	de					
Bytes:	4	3						
States:	3	2						
[Encoding]								
1011	1110	tttt	1001	s s	SS	0000		
Hex Code in:	: Binary Mode = [A5][Encoding] Source Mode = [Encoding]							
Operation:	CMP (Rm) – ((WRj))							
CMP Rm,@DR	k	· · · · ·						
	Binary Mod	e Source Mo	de					
Bytes:	4	3						
States: [Encoding]	4	3						
1011	1110	นนนน	1011	s s	SS	0000		
Hex Code in:	Binary Mode = [A Source Mode = [E							
Operation:	CMP (Rm) – ((DRk))							
CPL A						· · · ·		
Function:	Complement accur	nulator						
Description:	Logically complements are		of the accumu	ılator (one's c	omplement). Clear bits are		

int_{el}.

INSTRUCTION SET REFERENCE

Flags:						
	CY	AC	OV	N	Z]
				3	3	
Example:	The accumul CPL A	ator contains 5C	CH (01011100B).	After executing	the instruction	
	the accumula	ntor contains 0A	3H (10100011B).			
	Binar	y Mode Sour	ce Mode			
Bytes:		1	1			
States:		1	1			
		[Encoding]	1111	0100		
Hex Code in:		e = [Encoding] e = [Encoding]				
Operation:	CPL (A) ← Ø(A)				_	
CPL bit						
Function: Description:		s (Ø) the specifi	ed bit variable. A / directly address		and a set bit is o	leared. CPL
			used to modify a lata latch, not the		he value used as	the original
Flags:	Only for instr	uctions with CY	as the operand.			
	CY	AC	ov	N	Z]
	3				_	
Example:	Port 1 contai	ns 5BH (010111)	01B). After exect	uting the instruc	tion sequence	
	CPL P1.1 CPL P1.2					
Variatiana	port 1 contair	ns 5BH (010110 ⁻	11B).			
Variations						
CPL bit51						
	Binary	y Mode Sour	ce Mode			
Bytes:		2	2			
States:		<u>2</u> †	2†			
	†If this	instruction addr	esses a port (Px	, <i>x</i> = 0–3), add	2 states.	
	[Encodin	g] 101	1 001	0 b	oit addr	

Hex Code in:	Binary Mode = [Encoding] Source Mode = [Encoding]
Operation:	$\begin{array}{l} CPL \\ (bit51) \leftarrow \mathscr{O}(bit51) \end{array}$
CPL CY	· · ·
	Binary Mode Source Mode
Bytes:	1 1
States:	1 1
	[Encoding] 1011 0011
Hex Code in:	Binary Mode = [Encoding] Source Mode = [Encoding]
Operation:	$\begin{array}{l} CPL \\ (CY) \leftarrow \varnothing(CY) \end{array}$
CPL bit	
	Binary Mode Source Mode
Bytes:	4 3
States:	- 4† 3†
	[†] If this instruction addresses a port (Px, $x = 0-3$), add 2 states.
[Encoding]	
1010	1001 1011 0 yyy dir addr
Hex Code in:	Binary Mode = [A5][Encoding] Source Mode = [Encoding]
Operation:	CPL (bit) ← Ø(bit)
DA A	
Function:	Decimal-adjust accumulator for addition
Description:	Adjusts the 8-bit value in the accumulator that resulted from the earlier addition of two variables (each in packed-BCD format), producing two 4-bit digits. Any ADD or ADDC instruction may have been used to perform the addition.
	If accumulator bits 3:0 are greater than nine (XXXX1010–XXXX1111), or if the AC flag is set six is added to the accumulator, producing the proper BCD digit in the low nibble. This internal addition sets the CY flag if a carry out of the lowest 4 bits propagated through all higher bits, but it does not clear the CY flag otherwise.
· .	If the CY flag is now set, or if the upper four bits now exceed nine (1010XXXX–1111XXXX), these four bits are incremented by six, producing the proper BCD digit in the high nibble.

intel

INSTRUCTION SET REFERENCE

Again, this sets the CY flag if there was a carry out of the upper four bits, but does not clear the carry. The CY flag thus indicates if the sum of the original two BCD variables is greater than 100, allowing multiple-precision decimal addition. The OV flag is not affected.

All of this occurs during one instruction cycle. Essentially, this instruction performs the decimal conversion by adding 00H, 06H, 60H, or 66H to the accumulator, depending on initial accumulator and PSW conditions.

Note: DA A cannot simply convert a hexadecimal number in the accumulator to BCD notation, nor does DA A apply to decimal subtraction.

Flags:

CY	AC	OV	Ν	Z
3	—		3	3

Example: The accumulator contains 56H (01010110B), which represents the packed BCD digits of the decimal number 56. Register 3 contains 67H (01100111B), which represents the packed BCD digits of the decimal number 67. The CY flag is set. After executing the instruction sequence

ADDC A,R3 DA A

the accumulator contains 0BEH (10111110) and the CY and AC flags are clear. The Decimal Adjust instruction then alters the accumulator to the value 24H (00100100B), indicating the packed BCD digits of the decimal number 24, the lower two digits of the decimal sum of 56, 67, and the carry-in. The CY flag is set by the Decimal Adjust instruction, indicating that a decimal overflow occurred. The true sum of 56, 67, and 1 is 124.

BCD variables can be incremented or decremented by adding 01H or 99H. If the accumulator contains 30H (representing the digits of 30 decimal), then the instruction sequence,

ADD A,#99H DA A

leaves the CY flag set and 29H in the accumulator, since 30 + 99 = 129. The low byte of the sum can be interpreted to mean 30 - 1 = 29.

	Binary Mode Sou	rce Mode					
Bytes:	1	1					
States:	1	1					
	[Encoding]	1101					
Hex Code in:	Binary Mode = [Encoding] Source Mode = [Encoding]						
Operation:	DA (Contents of accumulator an IF $[[(A.3:0) > 9] \lor [($ THEN $(A.3:0) \leftarrow$ AND IF $[[(A.7:4) > 9] \lor [($ THEN $(A.7:4) \leftarrow$	AC) = 1]] - (A.3:0) + 6 CY) = 1]]					

intel

DEC byte						
Function:	Decrement				• •	
Description:			e variable by 1 odes are allowed			
			used to modify put data latch, n			is the original
Flags:						
[CY	AC	ov	N	Z	7
				3	3	
Example:			11111B). On-chip executing the ins			contain 00H
	DEC @R0 DEC R0 DEC @R0					
	register 0 cor respectively.	itains 7EH and c	on-chip RAM loca	ations 7EH and 7	7FH are set to 0	FFH and 3FH,
Variations			•			
DEC A						
	Binan	Mode Sour	ce Mode			
Bytes:			1			
States:		i	1			
		[Encoding]	0001	0100]	
			L.,	4	1	
Hex Code in:	Binary Mode Source Mod	e = [Encoding] e = [Encoding]				
Operation:	DEC (A) ← (A) – 1					
DEC dir8						
	Binar	/ Mode Sour	ce Mode			
Bytes:		<u>2</u>	2			
States:	:	2†	2†			
	†lf this	instruction add	resses a port (P	x, x = 0–3), add 2	2 states.	
	[Encodin	g] 000	01010	1 d	ir addr	

INSTRUCTION SET REFERENCE

intel

Hex Code in:		= [Encoding] = [Encoding]				
Operation:	DEC (dir8) ← (dir8) — 1				
DEC @Ri						
	Binary	Mode Sour	ce Mode			
Bytes:	1		2			
States:	3	5	4			
		[Encoding]	0001	011i		
Hex Code in:		= [Encoding] = [A5][Encodi	ing]			
Operation:	DEC ((Ri)) ← ((Ri))) — 1				
DEC Rn				•		
	Binar	Mode Sour	ce Mode			
Bytes:	1		2			
States:	1		2			
		[Encoding]	0001	1 rrr		
Hex Code in:		= [Encoding] = = [A5][Encod	ing]			
Operation:	DEC (Rn) ← (Rn) -	- 1				
DEC <dest>,-</dest>	<src></src>					
Function:	Decrement					
Description:	Decrements t of 00H under	he specified var lows to 0FFH.	iable at the dest	ination operand by	[,] 1, 2, or 4. An or	iginal value
Flags:						
	CY	AC	OV	N	Z	
				3	3	
Example:	Register 0 co	ntains 7FH (011	11111B). After ex	ecuting the instruc	ction sequence	
	DEC R0,#1					
	register 0 con	tains 7EH.				
Variations	-					



DEC Rm,#shor	t									
		Binary Mode	e Source Mo	de						
Bytes:		3	2							
States:		2	1							
[Encoding]		0001	1011		SSSS	0 1	vv			
Hex Code in:		Binary Mode = [A5][Encoding] Source Mode = [Encoding]								
Operation:	DE (Rr	C m) ← (Rm) – #sh	ort							
DEC WRj,#sho	t									
		Binary Mode	e Source Mo	de						
Bytes:		3	2							
States:		2	1							
[Encoding]		0001	1011		tttt	01	vv			
Hex Code in:		nary Mode = [A5 urce Mode = [E								
Operation:	DE (W	C Rj) ← (WRj) – #s	short							
DEC DRk,#sho	rt									
		Binary Mod	e Source Mo	de						
Bytes:		3	2							
States:		5	4							
[Encoding]		0001	1011		u u u u	11	v v			
Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding]										
Operation:	DE (D	:C Rk) ← (DRk) – #	short							
DIV <dest>,<sr< td=""><td>c></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></sr<></dest>	c>									
Function:	Div	vide								
Description:		vides the unsigne dressing mode a			ister by the unsig nd OV flags.	gned integer op	erand in regist	er		

A-54



INSTRUCTION SET REFERENCE

For byte operands (<dest>,<src> = Rmd,Rms) the result is 16 bits. The 8-bit quotient is stored in the higher byte of the word where Rmd resides; the 8-bit remainder is stored in the lower byte of the word where Rmd resides. For example: Register 1 contains 251 (0FBH or 1111011B) and register 5 contains 18 (12H or 00010010B). After executing the instruction

DIV R1,R5

register 1 contains 13 (0DH or 00001101B); register 0 contains 17 (11H or 00010001B), since $251 = (13 \times 18) + 17$; and the CY and OV bits are clear (see Flags).

Flags: The CY flag is cleared. The N flag is set if the MSB of the quotient is set. The Z flag is set if the quotient is zero.

CY	AC	OV	N	Z
0		3	3	3

Exception: if <src> contains 00H, the values returned in both operands are undefined; the CY flag is cleared, OV flag is set, and the rest of the flags are undefined.

CY	AC	ov	N	Z
0	_	1	?	?

Variations

DIV Rmd Rms

	Bina	ary Mode	Source Mode						
Bytes:		3	2						
States:		11	10						
(E	ncoding]	1000	1100		SSSS	SSSS			
Hex Code in:	e in: Binary Mode = [A5][Encoding] Source Mode = [Encoding]								
Operation:	(Rmḋ) ← re	DIV (8-bit operands) (Rmd) ← remainder (Rmd) / (Rms) if <dest> md = 0,2,4,,14 (Rmd+1) ← quotient (Rmd) / (Rms)</dest>							
		- remainder uotient (Rm	(Rmd) / (Rms) if < d) / (Rms)	dest> i	md = 1,3,5,,15				
DIV WRjd,WRj	S								
	Bina	ry Mode	Source Mode						
Bytes:		3	2						
States:		22	21						
[E	ncoding]	1000	1101	7	tttt	TTTT			
Hex Code in:	Binary Mo Source Mo	de = [A5][E de = [Enco							

Operation:

DIV (16-bit operands) (WRjd) \leftarrow remainder (WRjd) / (WRjs) if <dest> jd = 0, 4, 8,... 28 (WRjd+2) \leftarrow quotient (WRjd) / (WRjs)

(WRjd–2) \leftarrow remainder (WRjd) / (WRjs) if <dest> jd = 2, 6, 10,... 30 (WRjd) \leftarrow quotient (WRjd) / (WRjs)

For word operands (<dest>,<src> = WRjd,WRjs) the 16-bit quotient is in WR(jd+2), and the 16-bit remainder is in WRjd. For example, for a destination register WR4, assume the quotient is 1122H and the remainder is 3344H. Then, the results are stored in these register file locations:

inta

Location	4	5	6	7
Contents	33H	44H	11H	22H

DIV AB

Function: Divide

Description: Divides the unsigned 8-bit integer in the accumulator by the unsigned 8-bit integer in register B. The accumulator receives the integer part of the quotient; register B receives the integer remainder. The CY and OV flags are cleared.

Exception: if register B contains 00H, the values returned in the accumulator and register B are undefined; the CY flag is cleared and the OV flag is set.

Flags:

CY	AC	ov	N	Z
0	—	3	3	3

For division by zero:

CY	AC	ov	N	Z
0	_	1	?	?

Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding]

Example: The accumulator contains 251 (0FBH or 11111011B) and register B contains 18 (12H or 00010010B). After executing the instruction

DIV AB

the accumulator contains 13 (0DH or 00001101B); register B contains 17 (11H or 00010001B), since $251 = (13 \times 18) + 17$; and the CY and OV flags are clear.

	Binary Mode	Source Mode	
Bytes:	1	1	
States:	10	10	
	[Encodi	ng] 1000	0100

INSTRUCTION SET REFERENCE



Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] Operation: DIV (A) \leftarrow quotient (A)/(B) (B) \leftarrow remainder (A)/(B)

DJNZ <byte>,<rel-addr>

Function: Decrement and jump if not zero

Description: Decrements the specified location by 1 and branches to the address specified by the second operand if the resulting value is not zero. An original value of 00H underflows to 0FFH. The branch destination is computed by adding the signed relative-displacement value in the last instruction byte to the PC, after incrementing the PC to the first byte of the following instruction.

The location decremented may be a register or directly addressed byte.

Note: When this instruction is used to modify an output port, the value used as the original port data is read from the output data latch, not the input pins.

Flags:

CY	AC	OV	N	Z
—	·		3	3

Example:

The on-chip RAM locations 40H, 50H, and 60H contain 01H, 70H, and 15H, respectively. After executing the following instruction sequence

DJNZ 40H,LABEL1 DJNZ 50H,LABEL2 DJNZ 60H,LABEL

on-chip RAM locations 40H, 50H, and 60H contain 00H, 6FH, and 14H, respectively, and program execution continues at label LABEL2. (The first jump was not taken because the result was zero.)

This instruction provides a simple way of executing a program loop a given number of times, or for adding a moderate time delay (from 2 to 512 machine cycles) with a single instruction.

The instruction sequence,

MOV R2,#8 TOGGLE: CPL P1.7 DJNZ R2,TOGGLE

toggles P1.7 eight times, causing four output pulses to appear at bit 7 of output Port 1. Each pulse lasts three states: two for DJNZ and one to alter the pin.

Variations

DJNZ dir8,rel				
	Binary N	lode	Sourc	e Mode
	Not Taken	Taken	Not Taken	Taken
Bytes:	3	3	3	3
States:	3	6	3	6.
[En	coding] 1 1	0101	l direct a	ıddr rel. addr
Hex Code in:	Binary Mode = [Source Mode =			
Operation:	DJNZ (PC) ← (PC) + 2 (dir8) ← (dir8) − IF (dir8) > 0 or (d THEN (PC)	1	-	
DJNZ Rn,rel				and a second
	Binary N	lode	Sourc	e Mode
	Not Taken	Taken	Not Taken	Taken
Bytes:	2	2	3	3
States:	2	5	3	6
	[Encoding]	1101	1 rrr	rel. addr
Hex Code in:	Binary Mode = [Source Mode =			
Operation:	$\begin{array}{l} DJNZ\\ (PC) \leftarrow (PC) + 2\\ (Rn) \leftarrow (Rn) - 1\\ IF\ (Rn) > 0\ or\ (Ri)\\ THEN\\ (PC) \leftarrow \end{array}$			
ECALL <dest:< td=""><td>></td><td>9 19 19 19 19 19 19 19 19 19 19 19 19 19</td><td></td><td>· ·</td></dest:<>	>	9 19 19 19 19 19 19 19 19 19 19 19 19 19		· ·
Function:	Extended call			
Description:	counter to generate	ate the address of th	ne next instruction a	instruction adds four to th and then pushes the 24-b binter by three. The 8 bits

onto the stack (high byte first), incrementing the stack pointer by three. The 8 bits of the high word and the 16 bits of the low word of the PC are then loaded, respectively, with the second, third and fourth bytes of the ECALL instruction. Program execution continues with the instruction at this address. The subroutine may therefore begin anywhere in the full 16-Mbyte memory space.

Flags:

CY	AC	OV	Ν	Z
_				_

INSTRUCTION SET REFERENCE

Example: The stack pointer contains 07H and the label "SUBRTN" is assigned to program memory location 123456H. After executing the instruction

ECALL SUBRTN

at location 012345H, SP contains 0AH; on-chip RAM locations 08H, 09H and 0AH contain 01H, 23H and 45H, respectively; and the PC contains 123456H.

Variations

ECALL addr24

	Binary Mod	le Source Mo	de		
Bytes:	5	4			
States:	14	13			
[Encoding]	1001	1010	addr23 addr16	addr15– addr8	addr7-addr0
Hex Code in:	Binary Mode = [A Source Mode = [B				
Operation:	$\begin{array}{l} ECALL \\ (PC) \leftarrow (PC) + 4 \\ (SP) \leftarrow (SP) + 1 \\ ((SP)) \leftarrow (PC.23:1 \\ (SP) \leftarrow (SP) + 1 \\ ((SP)) \leftarrow (PC.15:8 \\ (SP) \leftarrow (SP) + 1 \\ ((SP)) \leftarrow (PC.7:0) \\ (PC) \leftarrow (addr.23:0 \end{array}$)			
ECALL @DRk					
	Binary Mod	le Source Mo	de		
Bytes:	3	2	ue		
States:	12				
olatoon				·	
	[Encoding]	1001	1001	<u>uuuu</u>	
Hex Code in:	Binary Mode = [A Source Mode = [B				
Operation:	$\begin{array}{l} ECALL \\ (PC) \leftarrow (PC) + 4 \\ (SP) \leftarrow (SP) + 1 \\ ((SP)) \leftarrow (PC.23:1 \\ (SP) \leftarrow (SP) + 1 \\ ((SP)) \leftarrow (PC.15:8 \\ (SP) \leftarrow (SP) + 1 \\ ((SP)) \leftarrow (SP) + 1 \\ ((SP)) \leftarrow (PC.7:0) \\ (PC) \leftarrow ((DRk)) \end{array}$				

EJMP <dest>

Function: Extended jump

Description: Causes an unconditional branch to the specified address by loading the 8 bits of the high order and 16 bits of the low order words of the PC with the second, third, and fourth instruction bytes. The destination may be therefore be anywhere in the full 16-Mbyte memory space.

Flags:

CY	AC	OV	N	Z

Example:

le: The label "JMPADR" is assigned to the instruction at program memory location 123456H. The instruction is

Variations	EJMP JMPADR				
EJMP addr24					
	Binary Mo	de Source Mod	B		
Bytes:	5	4			
States:	6	5			
[Encoding]	1000	1010	addr23– addr16	addr15- addr8	addr7-addr0
Hex Code in:	Binary Mode = [/ Source Mode = [A5][Encoding] Encoding]			
Operation:	EJMP (PC) \leftarrow (addr.23:	0)			
EJMP @DRk	· · · · · · · · · · · · · · · · · · ·				
	Binary Mo	de Source Mod	Ð		
Bytes:	3	2			
States:	7	6			
	[Encoding]	1000	1001	uuuu	
Hex Code in:	Binary Mode =[A Source Mode = [
Operation:	EJMP (PC) ← ((DRk))				
ERET		,			
Function:	Extended return				
Description:	the stack pointer l		ution continues		e stack and decrements address, which normally

Flags:

No flags are affected.

inta INSTRUCTION SET REFERENCE Example: The stack pointer contains 0BH. On-chip RAM locations 08H, 09H and 0AH contain 01H, 23H and 49H, respectively. After executing the instruction ERET the stack pointer contains 08H and program execution continues at location 012349H. **Binary Mode** Source Mode 3 Bytes: 2 States: 10 9 [Encoding] 1010 1010 Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] Operation: ERET $(PC.23:16) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$ $(PC.15:8) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$ $(PC.7:0) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$ INC <Byte> Function: Increment **Description:** Increments the specified byte variable by 1. An original value of FFH overflows to 00H. Three addressing modes are allowed for 8-bit operands: register, direct, or register-indirect. Note: When this instruction is used to modify an output port, the value used as the original port data is read from the output data latch, not the input pins. Flags: CY AC ov Ν Z 3 ____ 3 Register 0 contains 7EH (011111110B) and on-chip RAM locations 7EH and 7FH contain Example: OFFH and 40H, respectively. After executing the instruction sequence INC @R0 INC R0 INC @R0 register 0 contains 7FH and on-chip RAM locations 7EH and 7FH contain 00H and 41H, respectively. Variations INC A **Binary Mode** Source Mode Bytes: 1 1 States: 1 1 0000 [Encoding] 0100

Hex Code in:	Binary Mode = [Encod Source Mode = [Encod					
Operation:	INC (A) ← (A) + 1					
INC dir8						
	Binary Mode	Source Mo	ode			
Bytes:	2	2				
States:	2†	2†				
	†If this instruction	addresse	s a port (P <i>x</i> ,	x = 0-3),	add 2 states.	
	[Encoding]	0000	0101		direct addr	
Hex Code in:	Binary Mode = [Encod Source Mode = [Encod					
Operation:	INC (dir8) ← (dir8) + 1					
INC @Ri						
	Binary Mode	Source Mo	ode			
Bytes:	1	2				
States:	3	4				
	[Encoding	i] (0000	011	i .	
Hex Code in:	Binary Mode = [Encod Source Mode = [A5][E					
Operation:	INC ((Ri) ← ((Ri)) + 1					
INC Rn					- Mahali Magaa - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	
	Binary Mode	Source Mo	ode			
Bytes:	1	2				
States:	1	2				
	[Encoding]	0000	1, r r r		
Hex Code in:	Binary Mode = [Encod Source Mode = [A5][E					
Operation:	INC (Rn) ← (Rn) + 1					
INC <dest>,<s< td=""><td>rc></td><td></td><td></td><td></td><td></td><td></td></s<></dest>	rc>					
Function:	Increment					
Description:	Increments the specified	d variable b	y 1, 2, or 4.	An origina	al value of 0F	FH overflows to 00H.

int_{el}.

INSTRUCTION SET REFERENCE

Flags:							
ſ	CY	AC	;	OV	N	Z	2
		_			3	3	3
Example:	Register 0 c	ontains 7E	EH (0111111	10B). Af	ter executing	the instruction	
•	INC R0,#1		,	,	0		
		ntoino 7El	L				
Variations	register 0 cc	mains / Fr	٦.				
INC Rm,#sho	rt						
	Bina	ry Mode	Source N	lode			
Bytes:		3	2				
States:		2	1				
[Encoding	9] 000	00	1011		SSSS	00	vv
Hex Code in:	Binary Mod Source Mod						
Operation:	INC (Rm) ← (Rn	n) + #short					
INC WRj,#sho	ort						
	Bina	ry Mode	Source N	lode			
Bytes:		3	2				
States:		2	1				
[Encoding	g] 000	00	1011		tttt	01	V V
Hex Code in:	Binary Mod Source Mod						
Operation:	INC (WRj) ← (W	Rj) + #sho	ort				
INC DRk,#sho	ort						
	Bina	ry Mode	Source N	lode			
Bytes:		3	2				
States:		4	3				
[Encoding	g] 000	00	1011		นนนน	11	V V
Hex Code in:	Binary Mod Source Mod						
Operation:	INC (DRk) ← (D	Rk) + #shc	ortdata poin	ter			

intel

INC DPTR						
Function:	Increment da	ta pointer				
Description:	overflow of the date	ne low byte of the ata pointer (DPH	pinter by one. A 1 e data pointer (D by one. An ove e extended data	PL) from 0FFH t erflow of the high	to 00H incremen byte (DPH) doe	ts the high
Flags:		0		, ,	,	
[CY	AC	OV	N	Z]
		_		3	3	
Example:	Registers DP sequence	PH and DPL cont	ain 12H and 0FF	EH, respectively.	After the instru	ction
	INC DPTR INC DPTR INC DPTR					
	DPH and DP	L contain 13H a	nd 01H, respecti	vely.		
	Binary	y Mode Sour	ce Mode			
Bytes: States:		1 1	1 1			
States:			I	· · · · · · · · · · · · · · · · · · ·	1	
		[Encoding]	1010	0011		
Hex Code in:		e = [Encoding] e = [Encoding]				
Operation:	INC (DPTR) ← (D)PTR) + 1				
JB bit51,rel JB bit,rel						
Function:	Jump if bit se	et				
Description:	instruction. T	he branch destir	mp to the addre nation is compute the PC, after inc	ed by adding the	signed relative	displaceme
	in the third in instruction. T	he bit tested is r	not modified.			
Flags:	in the third in instruction. T	he bit tested is r	not modified.			
Flags:	in the third in instruction. T CY	AC	ot modified.	N	Z]

intel

INSTRUCTION SET REFERENCE

Example: Input port 1 contains 11001010B and the accumulator contains 56 (01010110B). After the instruction sequence

JB P1.2,LABEL1 JB ACC.2,LABEL2

program execution continues at label LABEL2.

Variations

JB bit51,rel

Not Taken Taken Not Taken Taken Bytes: 3 3 3 States: 2 5 2 [Encoding] 0 0 1 0 0 0 0 0 bit addr rel. Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] Vertical addr rel.	Bina	ry Mode	Source Mode		
States: 2 5 2 5 [Encoding] 0 0 1 0 0 0 0 0 bit addr rel. Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] Final Code Code in Code Code	Not Taken	Taken	Not Taken	Taken	
[Encoding] 0010 0000 bit addr rel. Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding]	/tes: 3	3	3	3	
Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding]	ates: 2	5	2	5	
Source Mode = [Encoding]	[Encoding]	0010 0000	bit addr	rel. addr	
Operation: JB					
(PC) ← (PC) + 3 IF (bit51) = 1 THEN (PC) ← (PC) + rel	(PC) ← (PC) IF (bit51) = THEI	I			

	Binary Mode			Source		
	Not Taken	Taken		Not Taken	Taken	
Bytes:	5	5		4	4	
States:	4	7		3	6	
[Encoding]						
1010	1001	0010	0	уу	direct addr	rel. addr
Hex Code in:	Binary Mode = Source Mode	= [A5][Encodin = [Encoding]	g]			

Operation:

 $\begin{array}{l} \mathsf{JB} \\ (\mathsf{PC}) \leftarrow (\mathsf{PC}) + 3 \\ \mathsf{IF} \ (\mathsf{bit}) = 1 \\ & \mathsf{THEN} \\ & (\mathsf{PC}) \leftarrow (\mathsf{PC}) + \mathsf{rel} \end{array}$

intel

JBC bit51,rel Function: Description: If the specified bit is one, branch to the specified address; otherwise proceed with the next instruction. The bit is not cleared if it is already a zero. The branch destination is computed by adding the signed relative displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. Note: When this instruction is used to test an output pin, the value used as the original data is read from the output data latch, not the input pin.

Flags:

CY	AC	OV	N	Z
	—			

Example:

The accumulator contains 56H (01010110B). After the instruction sequence

JBC ACC.3,LABEL1 JBC ACC.2,LABEL2

the accumulator contains 52H (01010010B) and program execution continues at label LABEL2.

Variations

JBC bit51,rel

Binary Mode			Source Mode			
Not Taken	Taken		Not Taken	Taken		
3	3		3	3		
4	7		4	7		
coding]	0001	0000	bit addr	rel. addr		
JBC (PC) ← (PC IF (bit51) =						
C	Not Taker 3 4 coding] Binary Moo Source Mo JBC	Not TakenTaken3347coding]0 0 0 1Binary Mode = [Encoding]Source Mode = [Encoding]	Not Taken Taken 3 3 4 7 coding] 0 0 0 1 0 0 0 0 Binary Mode = [Encoding] Source Mode = [Encoding] JBC	Not TakenTakenNot Taken333474coding]00010000bit addrBinary Mode = [Encoding] Source Mode = [Encoding]JBCJBC	Not TakenTakenTaken333474747coding]0 0 0 10 0 0 0bit addrBinary Mode = [Encoding] Source Mode = [Encoding]JBC	

	Binary N	Node	Source Mode		
	Not Taken	Taken	Not Taken	Taken	
Bytes:	. 5	5	4	4	
States:	4	7	3	6	

INSTRUCTION SET REFERENCE

[Encoding]						
1010	1001	0001	0	ууу	direct add	r rel. addr
Hex Code in:		e = [A5][Encodi e = [Encoding]	ng]			
Operation:	$JBC (PC) \leftarrow (PC) IF (bit51) = 1 THEN (bit51) \leftarrow 0 (PC) \leftarrow (PC)$					
JC rel						
Function:	Jump if carry	is set				
Description:	instruction. T	is set, branch to he branch destin I instruction byte	ation is compu	ted by addin	g the signed re	elative displacement
Flags:						
	CY	AC	OV	N	Z	
	!	—	_			-
Example:	The CY flag i	s clear. After the	instruction seq	uence		
	JC CPL CY JC LABEL 2	LABEL1				
	the CY flag is	set and program	n execution cor	ntinues at la	oel LABEL2.	
	Bina	ry Mode		Source	Mode	
	Not Taken	Taken	No	ot Taken	Taken	
Bytes:	2	2		2	2	
States:	1	4		1	4	_
	[Encodin	g] 010	0 000	0 0	rel. addr	
Hex Code in:		e = [Encoding] e = [Encoding]				
Operation:	$\begin{array}{l} JC \\ (PC) \leftarrow (PC) \\ IF (CY) = 1 \\ THEN \\ (PC) \end{array}$	+ 2 ← (PC) + rel				

A-67

intel

JE rei								
Function:	Jump if equal							
Description:	instruction. The	If the Z flag is set, branch to the address specified; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative displacemen in the second instruction byte to the PC, after incrementing the PC twice.						
Flags:								
ſ	CY	AC	OV	N	Z			
					!			
Example:	The Z flag is se	et. After executi	ng the instruction	on				
	JE LABEL1							
	program execu	tion continues a	at label LABEL1	l.				
	Binary	Mode		Source Mo	de			
	Not Taken	Taken	No	t Taken	Taken			
Bytes:	3	3		2	2			
States:	2	5		1	4			
	[Encoding]	0.110	0 100	0 re	I. addr			
Hex Code in:	Binary Mode : Source Mode	= [A5][Encodin = [Encoding]	g]					
Operation:	JE (PC) ← (PC) + IF (Z) = 1 THEN (F	2 PC) ← (PC) + re	91					
JG rel								
Function:	Jump if greate	rthan						
Description:	If the Z flag and the CY flag are both clear, branch to the address specified; otherwise proceed with the next instruction. The branch destination is computed by adding the signe relative displacement in the second instruction byte to the PC, after incrementing the PC twice.							
Flags:								
]	CY	AC	OV	N	Z	l		
			·	l				
Example:	The instruction							
	JG LABEL1							

causes program execution to continue at label LABEL1 if the Z flag and the CY flag are both clear.

INSTRUCTION SET REFERENCE

	Binary	Mode		Sour	rce Mode	
	Not Taken	Taken	Not	Taken	Т	aken
Bytes:	3	3		2		2
States:	2	5		1		4
	[Encoding]	001	1 100	0	rel. a	addr
Hex Code in:	Binary Mode = Source Mode	= [A5][Encodin = [Encoding]	a]			
Operation:	JG (PC) ← (PC) + 2 IF (Z) = 0 AND (CY) = 0 THEN (PC) ← (PC) + rel					
JLE rel						
Function:	Jump if less than or equal					
Description:	next instruction	. The branch de	t, branch to the estination is cor struction byte to	nputed b	y adding	the signe
Flags:						
ſ	CY	AC	OV	Ν	1	Z
-				!		!
Example:	The instruction			l		
	JLE LABEL1					
	causes prograr	n execution to a	continue at LAB	EL1 if th	e Z flag o	r the CY
	Binary	Mode		Sour	rce Mode	
	Not Taken	Taken	Not	Taken		aken
Bytes:	3	3		2		2
States:	2	5		1		4
	[Encoding]	0010	0 100	0	rel. a	addr
Hex Code in:	Binary Mode = Source Mode	= [A5][Encodin = [Encoding]	g]			
Operation:	JLE (PC) ← (PC) + IF (Z) = 1 OR (THEN (F		l			

JMP @A+DPTR

Function: Jump indirect

Description: Add the 8-bit unsigned contents of the accumulator with the 16-bit data pointer and load the resulting sum into the lower 16 bits of the program counter. This is the address for subsequent instruction fetches. The contents of the accumulator and the data pointer are not affected.

Flags:

CY	AC	ov	N	Z
		—		

Example:

The accumulator contains an even number from 0 to 6. The following sequence of instructions branch to one of four AJMP instructions in a jump table starting at JMP_TBL:

JMP_TBL:	

MOV	DPTR,#JMP_TBL
JMP	@A+DPTR
AJMP	LABELO
AJMP	LABEL1
AJMP	LABEL2
AJMP	LABEL3

If the accumulator contains 04H at the start this sequence, execution jumps to LABEL2. Remember that AJMP is a two-byte instruction, so the jump instructions start at every other address.

	Binary Mode	Source Mode	
Bytes:	1	1	
States:	5	5	
	[Encodir	ng] 0 1 1	1 0011
Hex Code in:	Binary Mode = [Enco Source Mode = [Enco		

Operation: JMP (PC.15:0) \leftarrow (A) + (DPTR)

JNB bit51,rel JNB bit,rel

Function: Jump if bit not set

Description: If the specified bit is clear, branch to the specified address; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified.

INSTRUCTION SET REFERENCE

Flags:

CY	AC	OV	N	Z
_	—	_		

Example: Input port 1 contains 11001010B and the accumulator contains 56H (01010110B). After executing the instruction sequence

JNB P1.3,LABEL1 JNB ACC.3,LABEL2

program execution continues at label LABEL2.

Variations

JNB bit51,rel

	Binary Mode			Source	Mode	
	Not Tak	en Take	n	Not Taken	Taken	
Bytes:	3	3		3	3	
States:	2	5		2	5	
[End	coding]	0011	0000	bit add	rel. addr	
Hex Code in:		ode = [Encodin ode = [Encodin				
Operation:	JNB (PC) ← (F IF (bit51) THEI		· rel			

JNB bit,rel

	Binary	Mode		Sourc	e Mode	
	Not Taken	Taken		Not Taken	Taken	
Bytes:	5	5		4	4	
States:	4	.7		3	6	
[Encoding]						
1010	1001	0011	0	уу	direct addr	rel. addr
Hex Code in:	Binary Mode = Source Mode =	= [A5][Encoding = [Encoding]	9]			
Operation:	JNB (PC) \leftarrow (PC) + IE (bit) = 0	3				

intel

JNC rel					
Function:	Jump if carry r	not set			
Description:	instruction. The in the second in	s clear, branch to e branch destina instruction byte to e CY flag is not r	tion is compute the PC, after	d by adding the	e signed relative
Flags:		Ũ			
	CY	AC	OV	N	Z
	!	-	`		_
Example:	The CY flag is	set. The instruct	ion sequence		
	JNC LABEL1 CPL CY JNC LABEL2				
	clears the CY	flag and causes	program execu	tion to continue	at label LABEL
	Binary	/ Mode		Source Mo	de
	Not Taken	Taken	Not	Taken	Taken
Bytes:	2	2		2	2
States:	1	4		1	4
	[Encoding] 0101	000	0 re	el. addr
Hex Code in: Operation:	Binary Mode Source Mode JNC	= [Encoding]			
	(PC) ← (PC) + IF (CY) = 0 THEN (PC	- 2 C) ← (PC) + rel			
JNE rel					
Function:	Jump if not eq	ual			
Description:	instruction. Th	clear, branch to t e branch destina instruction byte t	tion is compute	ed by adding the	e signed relative
Flags:					
Flags:	CY	AC	OV	N	Z
Flags:	CY —	AC	0V —	N 	Z !
Flags:	CY —	-	OV —	N 	+
		-	OV —	N 	+

INSTRUCTION SET REFERENCE



	Binary M	ode		Sourc	e Mode		
	Not Taken	Taken	Not	t Taken	Та	ken	
Bytes:	3	3		2		2	
States:	2	5		1		4	
	[Encoding]	0111	1 100	0	rel. a	ddr	
Hex Code in:	Binary Mode = [Source Mode =		g]				
Operation:	JNE (PC) ← (PC) + 2 IF (Z) = 0 THEN (PC) ∢	— (PC) + rel					
JNZ rel							
Function:	Jump if accumula	ator not zero					
Description:	If any bit of the accumulator is set, branch to the specified address; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative displacement in the second instruction byte to the PC, after incrementing the PC twice. The accumulator is not modified.						
Flags:							
Γ	CY	AC	OV	N		Z	
-						! ·	
Example:	The accumulator JNZ LABEL1 INC A JNZ LABEL2	contains 00H	I. After executin	g the inst	ruction se	equence	
	the accumulator of	contains 01H	and program e	xecution o	continues	at label LA	BEL2.
	Binary M	ode		Sourc	e Mode		
	Not Taken	Taken	Not	Taken	Та	ken	
Bytes:	2	2		2		2	
States:	2	5		2		5	
	[Encoding]	0111	000	0	rel. a	ddr	
Hex Code in:	Binary Mode = [Source Mode =						
Operation:	JNZ (PC) ← (PC) + 2 IF (A) ≠ 0 THEN (PC)	\leftarrow (PC) + rel					

intel

JSG rel

Function: Jump if greater than (signed)

Description: If the Z flag is clear AND the N flag and the OV flag have the same value, branch to the address specified; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative displacement in the second instruction byte to the PC, after incrementing the PC twice.

Flags:

CY	AC	ov	N	Z
		!	!	!

Example:

JSG LABEL1

The instruction

causes program execution to continue at LABEL1 if the Z flag is clear AND the N flag and the OV flag have the same value.

	Bina	ry Mode		Source Mode		
	Not Taken	Taken	Not	t Taken	Taken	
Bytes:	3	3		2	2	
States:	2	5		1	4	
	[Encodin	g] 000	1 100	0 re	I. addr	
Hex Code in:		e = [A5][Encodi e = [Encoding]	ng]			
Operation:		+ 2 ND (N) = (OV)] (PC) ← (PC) + re	əl			
JSGE rel						
Function:	Jump if great	er than or equal	(signed)			
Description:	proceed with	the next instruct	ave the same va tion. The branch econd instruction	destination is co	omputed by ac	ding the signed
Flags:						
	CY	AC	ov	N	Z	

CY	AC	ov	N	Z
_		!	!	l e e

INSTRUCTION SET REFERENCE

Example: The instruction

JSGE LABEL1

causes program execution to continue at LABEL1 if the N flag and the OV flag have the same value.

	Binar	y Mode		Source N	lode	
	Not Taken	Taken	Not	Taken	Taken	
Bytes:	3	3		2	2	
States:	2	5		1	4	
	[Encoding	g] 010	1 100	0	rel. addr	
Hex Code in:		= [A5][Encodiı = [Encoding]	ng]			
Operation:	JSGE (PC) ← (PC) IF [(N) = (OV) THEN		rel			
JSL rel						
Function:	Jump if less t	han (signed)				
Description:	proceed with	the next instruct	ave different valu ion. The branch econd instruction	destination is	computed by	adding
Flags:						
	CY	AC	ov	N	Z	
			!	!	!	
Example:	The instructio	n				
	JSL LABEL1	·				
	causes progra values.	am execution to	continue at LABE	L1 if the N fl	ag and the OV	flag ha
	Binar	y Mode		Source N	lode	
	Not Taken	Taken	Not	Taken	Taken	
Bytes:	3	3		2	2	

States:	2	5	· 1	4
	[Encoding]	0100	1000	rel. addr

Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding]

intel

Operation:	JSL (PC) ← (PC) IF (N) ≠ (OV) THEN (F		91					
JSLE rel								
Function:	Jump if less t	Jump if less than or equal (signed)						
Description:	If the Z flag is set OR if the the N flag and the OV flag have different values, branch to the address specified; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative displacement in the second instruction byte to the PC, after incrementing the PC twice.							
Flags:								
	CY	AC	OV	N	Z			
			!	!	!			
Example:	The instructic							
	causes progr	am execution to	continue at LAB	EL1 if the 7 flag	is set OR if the t	he N flag and		

causes program execution to continue at LABEL1 if the Z flag is set OR if the the N flag and the OV flag have different values.

	the OV hay have u	merent values.			
	Binary Mo	de	Sourc	e Mode	
	Not Taken	Taken	Not Taken	Taken	
Bytes:	3	3	2	2	
States:	2	5	1	4	
	[Encoding]	0000	1000	rel. addr	
Hex Code in:	Binary Mode = [A Source Mode = [E				
Operation:	JSLE (PC) ← (PC) + 2 IF {(Z) = 1 OR [(N) THEN (PC)	≠ (OV)]} C) ← (PC) + rel			
JZ rel					
Function:	Jump if accumulate	or zero			
Description:	proceed with the n	ext instruction. T ent in the second	ear (zero), branch to t Fhe branch destinatio d instruction byte to tl ified.	n is computed by	adding the signed

Flags:

CY	AC	OV	N	Z
	_	—	_	!



Example: The accumulator contains 01H. After executing the instruction sequence

JZ LABEL1 DEC A JZ LABEL2

[Encoding]

0001

the accumulator contains 00H and program execution continues at label LABEL2.

	Binary Mo	Binary Mode		Source Mode			
	Not Taken	Taken	Not Taken	Taken			
Bytes:	2	2	2	2			
States:	2	5	2	5			
	[Encoding]	0110	0000	rel. addr			
Hex Code in:		Binary Mode = [Encoding] Source Mode = [Encoding]					
Operation:	JZ (PC) \leftarrow (PC) + 2 IF (A) = 0 THEN (PC) \leftarrow	$(PC) \leftarrow (PC) + 2$					
LCALL <dest< th=""><th>></th><th></th><th></th><th></th><th>·····</th></dest<>	>				·····		
Function:	Long call	Long call					
Description: Flags:	program counter to result onto the stac low bytes of the PC LCALL instruction. subroutine may the	Calls a subroutine located at the specified address. The instruction adds three to the program counter to generate the address of the next instruction and then pushes the 16-bit result onto the stack (low byte first). The stack pointer is incremented by two. The high and low bytes of the PC are then loaded, respectively, with the second and third bytes of the LCALL instruction. Program execution continues with the instruction at this address. The subroutine may therefore begin anywhere in the 64-Kbyte region of memory where the next instruction is located.					
-	01/	40		7			
	CY	AC	OV N	Z			
Example:		The stack pointer contains 07H and the label "SUBRTN" is assigned to program memory location 1234H. After executing the instruction					
	LCALL SUBRTN	LCALL SUBRTN					
	at location 0123H, the stack pointer contains 09H, on-chip RAM locations 08H and 09H contain 01H and 26H, and the PC contains 1234H.						
LCALL addr1	6						
	Binary Mod	e Source Mo	ode				
Bytes:	3	3					
States:	9	9					

0010

addr15-

addr8

addr7-addr0

Hex Code in:Binary Mode = [Encoding]
Source Mode = [Encoding]Operation:LCALL
 $(PC) \leftarrow (PC) + 3$
 $(SP) \leftarrow (SP) + 1$
 $((SP)) \leftarrow (PC.7:0)$
 $(SP) \leftarrow (SP) + 1$
 $((SP)) \leftarrow (PC.15:8)$
 $(PC) \leftarrow (addr.15:0)$

LCALL @WRj

Bytes: States:	Binary Mode 3 9	Source Mode 2 8		
[Enc	oding] 1001	1001	tttt	0100
Hex Code in:	Binary Mode = [A5][Source Mode = [End			
Operation:	$\begin{array}{l} \mbox{LCALL} \\ (PC) \leftarrow (PC) + 3 \\ (SP) \leftarrow (SP) + 1 \\ ((SP)) \leftarrow (PC.7:0) \\ (SP) \leftarrow (SP) + 1 \\ ((SP)) \leftarrow (PC.15:8) \\ (PC) \leftarrow ((WRj)) \end{array}$			
LJMP <dest></dest>				
Function:	Long Jump			
Description:	of the PC (respective	ly) with the second an	d third instruction by	ading the high and low bytes tes. The destination may e next instruction is located.

int

Flags:

CY	AC	OV	Ν	Z
			—	

Example:

The label "JMPADR" is assigned to the instruction at program memory location 1234H. After executing the instruction

LJMP JMPADR

at location 0123H, the program counter contains 1234H.

INSTRUCTION SET REFERENCE

LJMP addr16						
	Binar	y Mode	Source Mod	e		
Bytes:	:	3	3			
States:	-	5	5			
[Enc	oding]	0000	0010)	addr15– addr8	addr7-addr0
Hex Code in:	Binary Mode = [Encoding] Source Mode = [Encoding]					
Operation:	LJMP (PC) ← (add	r.15:0)			•	
LJMP @WRj						
	Binar	y Mode	Source Mod	e		
Bytes:		3	2	-		
States:		6	5			
[Enc	oding]	1000	100	I	tttt	0100
Hex Code in:	Binary Mode Source Mod					
Operation:	LJMP (PC) ← ((WF	Rj))				
MOV <dest>,<s< td=""><td>irc></td><td></td><td></td><td></td><td></td><td></td></s<></dest>	irc>					
Function:	Move byte va	ariable				
Description:		Copies the byte variable specified by the second operand into the location specified first operand. The source byte is not affected.				

This is by far the most flexible operation. Twenty-four combinations of source and destination addressing modes are allowed.

Flags:

CY	AC	OV	N	Z
	—			_



Example:

On-chip RAM location 30H contains 40H, on-chip RAM location 40H contains 10H, and input port 1 contains 11001010B (0CAH). After executing the instruction sequence

MOV	R0,#30H	;R0 < = 30H
MOV	A, @ R0	;A < = 40H
MOV	R1,A	;R1 < = 40H
MOV	B,@R1	;B < = 10H
MOV	@R1,P1	;RAM (40H) < = 0CAH
MOV	P2,P1	;P2 #0CAH

register 0 contains 30H, the accumulator and register 1 contain 40H, register B contains 10H, and on-chip RAM location 40H and output port 2 contain 0CAH (11001010B).

Variations

MOV A,#data		
	Binary Mode	Source Mode
Bytes:	2	2
States:	1	1
	[Encoding]	0 1 1 1 0 1 0 0 immed. data
Hex Code in:	Binary Mode = [Enc Source Mode = [Enc	
Operation:	MOV (A) ← #data	
MOV dir8,#data	a	
	Binary Mode	Source Mode
Bytes:	3	3
States:	3†	3 [†]
	[†] If this instruct	ion addresses a port (Px, $x = 0-3$), add 1 state.
[Enc	oding] 0111	0 1 0 1 direct addr immed. data
Hex Code in:	Binary Mode = [Enc Source Mode = [Enc	
Operation:	MOV (dir8) ← #data	
MOV @Ri,#dat	а	•
	Binary Mode	Source Mode
Bytes:	2	3
States:	- 3	4
	[Encoding]	0 1 1 1 0 1 1 i immed. data
Hex Code in:	Binary Mode = [Enc Source Mode = [A5]	

INSTRUCTION SET REFERENCE

Operation:	MOV ((Ri)) ← #d	ata						
MOV Rn,#data								
	Bina	ry Mode	Source Mo	de				
Bytes:		2	3					
States:		1	2					
]	
	[Encod	ing]	0111	1 r r	rr	immed.	data	
Hex Code in:	Binary Moo Source Mo							
Operation:	MOV (Rn) ← #da	ıta						
MOV dir8,dir8								
	Bina	ry Mode	Source Mo	de				
Bytes:		3	3					
States:		3	3					
					· · ·	<u> </u>	[]	
[Enc	oding]	1000	010	1	direct	addr	direct addr	
Hex Code in:	Binary Moo Source Mo							
Operation:	MOV (dir8) ← (di	r8)						
MOV dir8,@Ri								
	Bing	ry Mode	Source Mo	do				
Bytes:	Dina	2	3	46				
States:		3	4					
olales.		с —	т т					
	[Encod	ing]	1000	0 1	1 i	direct	addr	
Hex Code in:	Binary Moo Source Mo							
Operation:	MOV (dir8) ← ((F	Ri))						
MOV dir8,Rn								
	Dies	ry Mode	Source Ma	do				
Butoc	Dilla	-	Source Mo	46				
Bytes: States:		2 2†	3 2†					
States:	+16 +1-	2† io inotructiv	3† on addrosooo	o nort /P	v v - 0 0) odd 1 -+	-to	
	r IT TN		on addresses	а роп (Р.	x, x = 0-3	, aud i sta	ale.	
	[Encod	ng]	1000	1 r i	° r	direct	addr	



Hex Code in:	Binary Mode = [Encoding] Source Mode = [A5][Encoding]						
Operation:	MOV (dir8) ← (Rn)						
MOV @Ri,dir8							
	Binary Mode	e Source Mod	e				
Bytes:	2	3					
States:	3	4					
	[Encoding]	1010	011i	dire	ct addr		
Hex Code in:	Binary Mode = [Encoding] Source Mode = [A5][Encoding]						
Operation:	MOV ((Ri)) ← (dir8)						
MOV Rn,dir8							
	Binary Mode	e Source Mod	e				
Bytes:	2	3					
States:	1†	2†					
	†If this instru	ction addresses a	port (P <i>x</i> , <i>x</i> =	0–3), add 1	state.		·
	[Encoding]	1010	1 r r r	dire	ct addr		
Hex Code in:	Binary Mode = [En Source Mode = [A						
Operation:	MOV (Rn) ← (dir8)						
MOV A,dir8							
	Binary Mode	e Source Mod	e				
Bytes:	2	2					
States:	1†	1†					
	†If this instru	ction addresses a	port (P x , $x =$	0–3), add 1	state.		
	[Encoding]	1110	0101	dire	ct addr		
Hex Code in:	Binary Mode = [En Source Mode = [En						
Operation:	MOV (A) ← (dir8)						

INSTRUCTION SET REFERENCE

MOV A,@Ri						
	Binary Mode Sou	rce Mode				
Bytes:	1	2				
States:	2	3				
	[Encoding]	1110 011i				
Hex Code in:		Binary Mode = [Encoding] Source Mode = [A5][Encoding]				
Operation:	MOV (A) ← ((Ri))					
MOV A,Rn						
	Binary Mode Sou	rce Mode				
Bytes:	1	2				
States:	1	2				
	[Encoding]	1110 1rrr				
Hex Code in:		Binary Mode = [Encoding] Source Mode = [A5][Encoding]				
Operation:	MOV (A) ← (Rn)					
MOV dir8,A						
	Binary Mode Sou	rce Mode				
Bytes:	2	2				
States:	2†	2 [†]				
	[†] If this instruction add	dresses a port (Px, $x = 0-3$), add 1 state.				
	[Encoding] 1 1	1 1 0 1 0 1 direct addr				
Hex Code in:	Binary Mode = [Encoding] Source Mode = [Encoding					
Operation:	MOV (dir8) ← (A)					
MOV @Ri,A						
	Binary Mode Sou	rce Mode				
Bytes:	1	2				
States:	3	4				
	[Encoding]					
	[Encoding]	1111 011i				



Hex Code in:		de = [Encoding] ode = [A5][Enco				
Operation:	MOV ((Ri)) ← (A)				
MOV Rn,A						
	Bina	ary Mode Sou	rce Mode			
Bytes:		1	2			
States:		1	2			
		[Encoding]	1111	111r		
Hex Code in:		de = [Encoding] ode = [A5][Enco				
Operation:	MOV (Rn) ← (A)					
MOV Rmd,Rms	s					
	Bing	ary Mode Sou	rce Mode			
Bytes:	Dine	3	2			
States:		2	- 1			
15	a a a dina 1	0111	1100		0000	
נכו	ncoding]	0111	1100	SSSS	SSSS	
Hex Code in:		de = [A5][Encod de = [Encoding				
Operation:	MOV (Rmd) ← (I	Rms)				
MOV WRjd,WR	ljs					
	Bina	ary Mode Sou	rce Mode			
Bytes:		3	2			
States:		2	1			
(Ei	ncoding]	0111	1101	tttt	тттт	
L				LL		
Hex Code in:		de = [A5][Encod ode = [Encoding				
Operation:	MOV (WRjd) ← ((WRjs)				

MOV DRkd,DR	ks								
	Bina	ary Mod	e Sou	irce Mo	de				
Bytes:		3		2					
States:		3		2					
(F)	ncoding]	01	11	1.	11		uuu	UU	UU
(—·				·]	L			
Hex Code in:	Binary Mo Source Mo								
Operation:	MOV (DRkd) ← (DRks)								
MOV Rm,#data									
			_						
_ .	Bina	ary Mod	e Sou	Irce Mo	ode				
Bytes:		4		3					
States:		3		2					
[Encoding]	011	1	111	0	SS	SSS	000	0	#data
Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding]									
Operation:	MOV (Rm) ← #d	lata							
MOV WRj,#dat	a16								
	Disc								·
Butee	Bina	ary Mod	e 501	irce Mo 4	ae				
Bytes: States:		5 3		4					
[Encoding]		3		2					
	1		· · · ·		1		<u></u>		
0111	1110)	tt	tt	010	0	#da	ta hi	#data low
Hex Code in:	Binary Mo Source Mo								
Operation:	MOV (WRj) ← #e	data16							
MOV DRk,#0da	ta16								
	Dim				- d -				
Dutaa	Bina	ary Mod	e 501	Irce Mo	ae				
Bytes: States		5 5		4 4					
States:		C		4					
[Encoding]									
0111	1110		uu	uu	100	0	#da	ta hi	#data low

intel

Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding]

Operation:	MOV (DRk) ← #0data16				
MOV DRk,#1da	ata16				
	Binary Mode	Source Mode	9		
Bytes:	5	4			
States:	5	4			
[Encoding]					
0111	1110	uuuu	1100	#data hi	#data low
Hex Code in: E	Binary Mode = [A5][Ei Source Mode = [End				
Operation:	MOV (DRk) ← #1data16				
MOV Rm,dir8					
	Binary Mode	Source Mode	è		
Bytes:	4	3	-		
States:	3†	2†			
	[†] If this instruct	ion addresses a	port (P <i>x</i> , <i>x</i> = 0)-3), add 1 state.	
[Encoding]	0111	1110	\$ \$ \$ \$	0001	direct addr
Hex Code in:	Binary Mode = [A5] Source Mode = [En				
Operation:	MOV (Rm) ← (dir8)				
MOV WRj,dir8				· · · · · · · · · · · · · · · · · · ·	00- <u>00-00</u>
	Binary Mode	Source Mode	e		
Bytes:	4	3			
States:	4	3			
[Encoding]	0111	1110	tttt	0101	direct addr
Hex Code in:	Binary Mode = [A5] Source Mode = [En				
Operation:	MOV (WRj) ← (dir8)				

MOV DRk,dir8								
	Binary M	ode	Source Mo	de				
Bytes:	4		3					
States:	6		5					
[Encoding]	0 1 1 1		1110	u u u u		1101		direct addr
Hex Code in:		Binary Mode = [A5][Encoding] Source Mode = [Encoding]						
Operation:	MOV (DRk) ← (dir8)							
MOV Rm,dir16						····		<u> </u>
	Binary M	ode	Source Mo	de				
Bytes:	5		4					
States:	3		2					
[Encoding]								
0111	1110		SSSS	0011		direct addr]	direct addr
Hex Code in:	Binary Mode = [A5][Encoding] Source Mode = [Encoding]							
Operation:	: MOV (Rm) ← (dir16)							
MOV WRj,dir1	6							
	Binary M	ode	Source Mo	de				
Bytes:	5		4					
States:	4		3					
[Encoding]								
0111	1110		tttt	0111		direct addr]	direct addr
Hex Code in:	Binary Mode = Source Mode =							
Operation:	MOV (WRj) ← (dir16)							
MOV DRk,dir1	6							
	Binary M	ada	Source Mo	da				
Bytes:	Dinary M	Jue	Source Mo	ue				
States:	6		.5					
[Encoding]	0							
0111	1110	Γ		1111		direct addr]	direct addr
L				L		L		

Hex Code in:	Binary Mode = [A5][I Source Mode = [Enc				
Operation:	MOV (DRk) ← (dir16)				
MOV Rm,@WI	? j				
	Binary Mode	Source Mode			
Bytes:	4	3			
States:	2	2			
[Encoding]					
0111	1110	tttt	1001	SSSS	0000
Hex Code in:	Binary Mode = [A5][/ Source Mode = [Enc				
Operation:	MOV (Rm) ← ((WRj))				
MOV Rm,@DR	lk				-
	Binary Mode	Source Mode			
Bytes:	4	3			
States:	4	3			
[Encoding]					
0111	1110	uuuu	1011	SSSS	0000
Hex Code in:	Binary Mode = [A5][i Source Mode = [Enc				
Operation:	MOV (Rm) ← ((DRk))				
MOV WRjd,@\	WRjs				
	Binary Mode	Source Mode			
Bytes:	4	3			
States:	4	3			
[Encoding]					
0000	1011	ТТТТ	1000	tttt	0000
Hex Code in:	Binary Mode = [A5][Source Mode = [Enc				
Operation:	MOV (WRjd) ← ((WRjs))				



INSTRUCTION SET REFERENCE

.

MOV WRj,@DR	lk				·			
	Binary Mode	Source Mod	le					
Bytes:	4	3						
States:	5	4						
[Encoding]								
0000	1011	uuuu	1010	tttt	0000			
L								
Hex Code in:	Binary Mode = [A5][I Source Mode = [Enc							
Operation:	MOV (WRj) ← ((DRk))							
MOV dir8,Rm	*****							
	Binary Mode	Source Mod	e					
Bytes:	4	3						
States:	4†	3†						
	[†] If this instruction addresses a port (Px, $x = 0-3$), add 1 state.							
[Encoding]	0111	1010	SSSS	0011	direct addr			
Hex Code in:								
Operation:	Source Mode = [Enc MOV (dir8) ← (Rm)	oangj						
MOV dir8,WRj								
	Binary Mode	Source Mod	e					
Bytes:	4	3						
States:	5	4						
[Encoding]	0111	1010	tttt	0101	direct addr			
Hex Code in:	Binary Mode = [A5][I Source Mode = [Enc							
Operation:	MOV (dir8) ← (WRj)							
MOV dir8,DRk								
	Binary Mode	Source Mod	e					
Bytes:	4	3						
States:	7	6						
[Encoding]	0111	1010	uuuu	1101	direct addr			

Hex Code in:	Binary Mode = [A5][I Source Mode = [Enc				
Operation:	MOV (dir8) ← (DRk)				
MOV dir16,Rm					
	Binary Mode	Source Mode			
Bytes:	5	4			
States:	4	3			
[Encoding]					
0111	1010	SSSS	0011	direct addr	direct addr
Hex Code in:	Binary Mode = [A5][/ Source Mode = [Enc				
Operation:	MOV (dir16) ← (Rm)				
MOV dir16,WR	· · · · · · · · · · · · · · · · · · ·				
	.	• • •			
Destant	Binary Mode	Source Mode			
Bytes:	5	4			
States: [Encoding]	5	4			
	······				
0111	1010	tttt	0111	direct addr	direct addr
Hex Code in:	Binary Mode = [A5][Source Mode = [Enc				
Operation:	MOV (dir16) ← (WRj)				
MOV dir16,DR	(
	Binary Mode	Source Mode			
Bytes:	5	4			
States:	7	6			
[Encoding]					
0111	1010	uuuu	1111	direct addr	direct addr
Hex Code in:	Binary Mode = [A5][Source Mode = [End				
Operation:	MOV (dir16) ← (DRk)				

MOV @WRj,Ri	m				
	Binary Mode	Source Mode			
Bytes:	4	3			
States:	4	3			
[Encoding]					
0111	1010	tttt	1001	S S S S	0000
Hex Code in:	Binary Mode = [A5][/ Source Mode = [Enc				
Operation:	MOV ((WRj)) ← (Rm)				
MOV @DRk,R	m				
	Binary Mode	Source Mode			
Bytes:	4	3			
States:	5	. 4			
[Encoding]					
0111	1010	นนนน	1011	SSSS	0000
Hex Code in:	Binary Mode = [A5][I Source Mode = [Enc				
Operation:	MOV ((DRk)) ← (Rm)				
MOV @WRjd,\	WRjs				
	Binary Mode	Source Mode			
Bytes:	4	3			
States:	5	4			
[Encoding]					
0001	1011	tttt	1000	TTTT	0000
Hex Code in:	Binary Mode = [A5][I Source Mode = [Enc				
Operation:	MOV ((WRjd)) ← (WRjs)				
MOV @DRk,W	Rj			· · · · · · · · · · · · · · · · · · ·	
	Binary Mode	Source Mode			
Bytes:	4	3			
States:	6	5			

[Encoding]								
0001	1011	นนนน	1010	ttt	t	0000		
Hex Code in:	Binary Mode = [A Source Mode = [E							
Operation:	MOV ((DRk)) ← (WRj)	/						
MOV Rm,@WF	₹j + dis16		<u> </u>					
	Binary Mod	e Source Mod	e					
Bytes:	5	4						
States:	6	5						
[Encoding]	•	0						
0000	1001	\$ \$ \$ \$	tttt.	dis hi		dis low		
Hex Code in:	Binary Mode = [A5][Encoding] Source Mode = [Encoding]							
Operation:	MOV (Rm) ← ((WRj)) + (dis)			-			
MOV WRj,@W	Rj + dis16							
-	Binary Mod	e Source Mod	e					
Bytes:	5	4						
States:	7	6						
[Encoding]		-						
0100	1001	tttt	TTTT	dis hi		dis low		
Hex Code in:	Binary Mode = [A Source Mode = [E							
Operation:	MOV (WRj) ← ((WRj)) +	(dis)						
MOV Rm,@DR	lk + dis16							
·	Binary Mod	e Source Mod	e					
Bytes:	5	4						
States:	7	6						
[Encoding]								
0010	1001	SSSS	uuuu	dis hi		dis low		
Hex Code in: Operation:	Binary Mode = [A Source Mode = [E MOV (Rm) ← ((DRk)) + (ncoding]	· · · · · ·					



INSTRUCTION SET REFERENCE

MOV WRj,@DRk + dis16 **Binary Mode** Source Mode Bytes: 5 4 8 7 States: [Encoding] 0110 1001 dis hi dis low tttt ินนนน Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] **Operation:** MOV $(WRj) \leftarrow ((DRk)) + (dis)$ MOV @WRj + dis16,Rm **Binary Mode** Source Mode Bytes: 5 4 States: 6 5 [Encoding] 0001 1001 tttt ssss dis hi dis low Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] **Operation:** MOV $((WRj)) + (dis) \leftarrow (Rm)$ MOV @WRj + dis16,WRj **Binary Mode** Source Mode Bytes: 5 4 States: 7 6 [Encoding] 0101 1001 tttt тттт dis hi dis low Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding] Operation: MOV $((WRj)) + (dis) \leftarrow (WRj)$ MOV @DRk + dis16,Rm **Binary Mode** Source Mode Bytes: 5 4 States: 7 6 [Encoding] dis hi 0011 1001 սսսս dis low SSSS

Hex Code in:	Binary Mode Source Mod							
Operation:	MOV ((DRk)) + (dis	s) ← (Rm)						
MOV @DRk +	dis16,WRj							
	Binan	y Mode S	ource Moo	10				
Bytes:	-	5	4					
States:		3	7					
[Encoding]								
0111	1001	L	ıuuu	tttt		dis	hi	dis low
Hex Code in:	Binary Mode Source Mode							
Operation:	MOV ((DRk)) + (dis	s) ← (WRj)			· .			
MOV <dest-bi< td=""><td>t>,<src-bit></src-bit></td><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td></dest-bi<>	t>, <src-bit></src-bit>				-			
Function:	Move bit data	1						
Description:	Copies the Boolean variable specified by the second operand into the location specified by the first operand. One of the operands must be the CY flag; the other may be any directly addressable bit. Does not affect any other register.							
Flags:								
Γ	CY	AC		ov	N		Z	
	3							
Example:	The CY flag i (00110101B)					l output	Port 1 cor	ntains 35H
	MOV P1.3,C MOV CY,P3. MOV P1.2,C	3						
Variations	the CY flag is	s clear and F	Port 1 conta	ins 39H (0	0111001B).		
MOV bit51,CY								
	Binar	y Mode S	Source Mo	de				
Bytes:	2	2	2					
States:		2†	2†		_ = <i>i</i>			
	The this	instruction	addresses	a port (P <i>x</i> ,	x = 0 - 3),	add 2 st	ates.	
	[Encodin	g]	001	0010		bit a	ddr	
Hex Code in:	Binary Mode Source Mod	-						

Operation:	MOV (bit51) ← (CY)					
MOV CY,bit51						
	Binary Mode	e Source Mod	9			
Bytes:	2	2				
States:	1†	1†				
	[†] If this instru	ction addresses a	port (P x , $x = 0$	D—3), i	add 1 state.	
	[Encoding]	1010	0010] [bit addr	
Hex Code in:	Binary Mode = [Er Source Mode = [E					
Operation:	MOV (CY) ← (bit51)					
MOV bit,CY						
	Binary Mod	e Source Mod	e			н А.
Bytes:	4	3				
States:	4†	3†				
	[†] If this instru	ction addresses a	port (P x , $x = 0$)–3), i	add 2 states.	
[Encoding]						
1010	1001	1001	0		ууу	direct addr
Hex Code in:	Binary Mode = [A5 Source Mode = [E					
Operation:	MOV (bit) ← (CY)					
MOV CY,bit						
	Binary Mod	e Source Mod	Ð			
Bytes:	4	3				
States:	3†	2†				
	†If this instru	ction addresses a	port (Px, $x = 0$	D3), a	add 1 state.	
[Encoding]						
1010	1001	1010	0	Τ	ууу	direct addr
Hex Code in:	Binary Mode = [A5 Source Mode = [E					
Operation:	$\begin{array}{l} MOV \\ (CY) \leftarrow (bit) \end{array}$					

MOV DPTR,#data16

Function: Load data pointer with a 16-bit constant

Description: Loads the 16-bit data pointer (DPTR) with the specified 16-bit constant. The high byte of the constant is loaded into the high byte of the data pointer (DPH). The low byte of the constant is loaded into the low byte of the data pointer (DPL).

in

Flags:

CY	AC	ov	N	Z
				_

Example:

After executing the instruction

MOV DPTR,#1234H

DPTR contains 1234H (DPH contains 12H and DPL contains 34H).

	Bi	nary Mode	Source Mode		
Bytes:		3	3		
States:		2	2		
	[Encoding]	1001	0000	data hi	data low

Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding]

Operation: MOV (DPTR) ← #data16

MOVC A,@A+<base-reg>

Function: Move code byte

Description: Loads the accumulator with a code byte or constant from program memory. The address of the byte fetched is the sum of the original unsigned 8-bit accumulator contents and the contents of a 16-bit base register, which may be the 16 LSBs of the data pointer or PC. In the latter case, the PC is incremented to the address of the following instruction before being added with the accumulator; otherwise the base register is not altered. Sixteen-bit addition is performed.

Flags:

CY	AC	ov	N	Z
—	—	·	—	<u> </u>

INSTRUCTION SET REFERENCE

Example: The accumulator contains a number between 0 and 3. The following instruction sequence translates the value in the accumulator to one of four values defined by the DB (define byte) directive.

RELPC:	INC MOVC RET	A A,@A+PC
	DB	66H
	DB	77H
	DB	88H
	DB	99H

If the subroutine is called with the accumulator equal to 01H, it returns with 77H in the accumulator. The INC A before the MOVC instruction is needed to "get around" the RET instruction above the table. If several bytes of code separated the MOVC from the table, the corresponding number would be added to the accumulator instead.

Variations

MOVC A,@A+PC

	Binary Mode Sour	rce Mode	
Bytes:	1	1	
States:	6	6	
	[Encoding]	1000	0011
Hex Code in:	Binary Mode = [Encoding] Source Mode = [Encoding]		
Operation:	$\begin{array}{l} MOVC \\ (PC) \leftarrow (PC) + 1 \\ (A) \leftarrow ((A) + (PC)) \end{array}$	·	
MOVC A,@A+	DPTR		
	Binary Mode Sour	rce Mode	
Bytes:	1	1	
States:	6	6	
	[Encoding]	1001	0011
Hex Code in:	Binary Mode = [Encoding] Source Mode = [Encoding]		
Operation:	MOVC (A) ← ((A) + (DPTR))		
MOVH DRk,#d	ata16		

Function: Move immediate 16-bit data to the high word of a dword (double-word) register

Description: Moves 16-bit immediate data to the high word of a dword (32-bit) register. The low word of the dword register is unchanged.

İ	ntal	
	I (C) ®	

Flags:									
	CY		AC	ov	N		Z		
						-			
Example:	The dword re	gister	DRk cont	ains 5566 7788I	H. After th	e instru	ction		
	′MOVH DRk,≉	ŧ1122	Н						
Variations	executes, DF	Rk con	tains 1122	7788H.					
MOVH DRk,#	data16								
	Binary	/ Mod	e Sour	ce Mode					
Bytes:	ŧ	5		4					
States: [Encoding]	:	3		2					
0111	1010		u u u	u 110	0	#d	ata hi	#c	lata low
Hex Code in:	Binary Mode Source Mod			ng]					
Operation:	MOVH (DRk).31:16	← #da	ata16						
MOVS WRj,R	m								
Function:	Move 8-bit re	gister	to 16-bit r	egister with sigr	extensio	n			
Description:		jister i		it register to the n the sign exten					
Flags:									
[CY		AC	ov	N		Z		
[-	—		
Example:				s 055H (010101 3). The instructio		the 16-l	bit register	WRj col	ntains
	MOVS WRj,F	Rm							
Variations	moves the co 00000000 01			er Rm (0101010	1B) to reg	jister W	Rj (i.e., WR	j contai	ns

INSTRUCTION SET REFERENCE

MOVS WRj,Rm										
	Binary Mode Source Mode									
Bytes:		3	2							
States:		2	1							
[Encoding]	0001	1010	tttt	S S S S]				
Hex Code in: Operation:	Source Mo MOVS (WRj).7–0 «	Binary Mode = [A5][Encoding] Source Mode = [Encoding] MOVS (WRj).7–0 ← (Rm).7–0 (WRj).15–8 ← MSB								
MOVX <dest:< th=""><th>>,<src></src></th><th></th><th></th><th></th><th></th><th></th></dest:<>	>, <src></src>									
Function:	Move exter	nal								
Description:	types of ins	tructions. One p		direct address to	al data RAM. Thei o external data RA M.					
	provides an decoding o	8-bit address or for a relatively s er address bits.	n port 0. Eight bits small RAM array.	are sufficient fo For larger arrays	in the current reg r external I/O exp , any port pins car an output instruc	ansion n be used to				
		upper eight addı			erates a 16-bit add utputs the lower e					
	bits on port	0. In page mode		iplexed with the	exed with the low contents of P2 on ess).					
	address line	es driven by P2 o		via the data poi	large RAM array v nter, or with code g R0 or R1.					
Flags:										
	CY	AC	OV	N	Z					
		_								
Example:	The 8x930 controller is operating in nonpage mode. An external 256-byte RAM using multiplexed address/data lines (e.g., an Intel 8155 RAM/I/O/Timer) is connected to port 0. Port 3 provides control lines for the external RAM. ports 1 and 2 are used for normal I/O. R0 and R1 contain 12H and 34H. Location 34H of the external RAM contains 56H. After executing the instruction sequence									
	MOVX A,@ MOVX @R									
Variations	the accumu	lator and externa	al RAM location 1	2H contain 56H.						

MOVX A,@DP	ſR	
	Binary Mode Sou	rce Mode
Bytes:	1	1
States:	5	5
	[Encoding]	1110 0000
	[
Hex Code in:	Binary Mode = [Encoding] Source Mode = [Encoding]	
Operation:	MOVX (A) ← ((DPTR))	
MOVX A,@Ri		
	Binary Mode Sou	rce Mode
Bytes:	1	1
States:	3	3
States.	5	
	[Encoding]	1110 001i
Hex Code in:	Binary Mode = [Encoding] Source Mode = [A5][Encod	
Operation:	MOVX (A) ← ((Ri))	
MOVX @DPTR	,A	
	Binary Mode Sou	rce Mode
Bytes:	1	1
States:	5	5
	-	
	[Encoding]	1111 0000
Hex Code in:	Binary Mode = [Encoding] Source Mode = [Encoding]	
Operation:	MOVX ((DPTR)) ← (A)	
MOVX @Ri,A		
	Binary Mode Sou	rce Mode
Bytes:	1	1
States:	4	4
Jales.	4	
	[Encoding]	1111 001i
Hex Code in:	Binary Mode = [Encoding] Source Mode = [A5][Encod	



Operation:	MOVX ((Ri)) ← (A)					
MOVZ WRj,Rn	n					
Function:	Move 8-bit re	gister to 16-bit r	egister with zero	extension		
Description:		ntents of an 8-b ister is filled with		low byte of a 16-l	bit register. The ι	ipper byte of
Flags:						
	CY	AC	OV	Ν	Z	
L	<u> </u>					
Example:		ster Rm contains 11111B). The ins		1B) and 16-bit re	egister WRj conta	uins OFFFFH
	MOVZ WRj,F	łm				
		ntents of registe		B) to register WF	ij. At the end of th	e operation,
Variations						
MOVZ WRj,Rr	n					
	Binary	/ Mode Sour	ce Mode			
Bytes:	:	3	2			
States:	2	2	1			
[E	Encoding]	0000	1010	tttt	SSSS	
Hex Code in:		e = [A5][Encodi e = [Encoding]	ng]			
Operation:	MOVZ (WRj)7–0 ← (WRj)15–8 ←					
MUL <dest>,<</dest>	src>					
Function:	Multiply					
Description:			er in the source r ister addressing		unsigned integer	in the
	low byte of th stored in the	e word where th	ne destination reg egister. The OV f	gister resides. Th	te of the result is le least significan roduct is greater t	it byte is
	of the dword the following 0FFFFH, oth	where the destir word register. In erwise it is clear	nation register re this operation, t ed. The CY flag	sides. The least he OV flag is set	word is stored in a significant word i if the product is I. The N flag is se ro.	s stored in greater than

Flags:

CY	AC	OV	Ν	Z
0		3	3	3

Example:

Register R1 contains 80 (50H or 10010000B) and register R0 contains 160 (0A0H or 10010000B). After executing the instruction

MUL R1,R0

which gives the product 12,800 (3200H), register R0 contains 32H (00110010B), register R1 contains 00H, the OV flag is set, and the CY flag is clear.

MUL Rmd,Rms

	DIN	ary Mode So	ource Mode		
Bytes:		3	2		
States:		6	5		
[Encoding]	1010	1100	SSSS	SSS
Hex Code in:		ode = [A5][Enco ode = [Encodin			

Operation: MUL (8-bit operands) if <dest> md = 0, 2, 4, ..., 14 Rmd ← high byte of the Rmd X Rms Rmd+1 ← low byte of the Rmd X Rms if <dest> md = 1, 3, 5, ..., 15 Rmd–1 ← high byte of the Rmd X Rms Rmd ← low byte of the Rmd X Rms

MUL WRjd, WRjs

	Binary Mode	Source Mode			
Bytes:	3	2			
States:	12	11			
[Encodir	ig] 1010) 1101	tttt	tttt	
Hex Code in: Binary Mode = [A5][Encoding] Source Mode = [Encoding]					

Operation: MUL (16-bit operands) if <dest> jd = 0, 4, 8, .., 28 WRjd ← high word of the WRjd X WRjs WRjd+2 ← low word of the WRjd X WRjs if <dest> jd = 2, 6, 10, .., 30 WRjd-2 ← high word of the WRjd X WRjs WRjd ← low word of the WRjd X WRjs

int_{el}.

MUL AB					_	
Function:	Multiply					
Description:	16-bit product	t is left in the ac	cumulator, and th	e high byte is lef	egister B. The low byt t in register B. If the pr r. The CY flag is alway	roduct
Flags:	0	· · ·	0		. .	,
Γ	CY	AC	ov	N	Z	
	0		3	3	3	
Example:	The accumula	ator contains 80	(50H) and regist	ter B contains 16	0 (0A0H). After execu	uting th
	MUL AB					
			00 (3200H), regis ne OV flag is set,		2H (00110010B), the is clear.	
	Binary	Mode Sour	ce Mode			
Bytes:	1		1			
States:	5	j.	5			
		[Encoding]	1010	0100		
Hex Code in:		e = [Encoding] e = [Encoding]				
Operation:	MUL (A) ← low byt (B) ← high by	e of (A) X (B) rte of (A) X (B)				
NOP						
Function:	No operation					
Description: Flags:	Execution cor	ntinues at the fo	llowing instructio	n. Affects the PC	register only.	
Г			T			

CY	AC	ov	N	Z
—	—	. —	—	



Example:

You want to produce a low-going output pulse on bit 7 of Port 2 that lasts exactly 11 states. A simple CLR-SETB sequence generates an eight-state pulse. (Each instruction requires four states to write to a port SFR.) You can insert three additional states (if no interrupts are enabled) with the following instruction sequence:

CLR P2.7 NOP NOP NOP SETB P2.7

	Binary Mode Sour	rce Mode		
Bytes:	1	1		
States:	1	1		
	[Encoding]	0000	0000	
Hex Code in:	Binary Mode = [Encoding] Source Mode = [Encoding]			
Operation:	NOP (PC) ← (PC) + 1		6 	
ORL <dest> <</dest>	src>			
Function:	Logical-OR for byte variables	3		
Description:	Performs the bitwise logical- results in the destination ope		between the specifi	ed variables, storing the
	The destination operand can	be a register, an	accumulator or dire	ct address.
	The two operands allow twel accumulator, the source can when the destination is a dire	be register, direct	t, register-indirect, o	r immediate addressing;

indirect addressing. Note: When this instruction is used to modify an output port, the value used as the original port data is read from the output data latch, not the input pins.

data. When the destination is register the source can be register, immediate, direct and

Flags:

CY	AC	OV	Ν	Z
	—		3	3

Example:

The accumulator contains 0C3H (11000011B) and R0 contains 55H (01010101B). After executing the instruction

ORL A,R0

the accumulator contains 0D7H (11010111B).



INSTRUCTION SET REFERENCE

When the destination is a directly addressed byte, the instruction can set combinations of bits in any RAM location or hardware register. The pattern of bits to be set is determined by a mask byte, which may be a constant data value in the instruction or a variable computed in the accumulator at run time. After executing the instruction

ORL P1,#00110010B

sets bits 5, 4, and 1 of output Port 1.

ORL dir8,A		
	Binary Mode	e Source Mode
Bytes:	2	2
States:	2†	2 [†]
	[†] If this instrue	ction addresses a port (Px, $x = 0-3$), add 2 states.
	[Encoding]	0 1 0 0 0 0 1 0 direct addr
Hex Code in:	Binary Mode = [En Source Mode = [Ei	
Operation:	ORL (dir8) ← (dir8) V (A)	
ORL dir8,#data		· · ·
	Binary Mode	e Source Mode
Bytes:	3	3
States:	3†	3†
	[†] If this instru	ction addresses a port (Px, $x = 0-3$), add 1 state.
[Enco	oding] 010	0 0 0 1 1 direct addr immed. data
Hex Code in:	Binary Mode = [En Source Mode = [En	
Operation:	ORL (dir8) ← (dir8) V #da	ata
ORL A,#data		
	Binary Mode	e Source Mode
Bytes:	2	2
States:	1	1
	[Encoding]	0 1 0 0 0 1 0 0 immed. data
Hex Code in:	Binary Mode = [En Source Mode = [En	
Operation:	ORL (A) ← (A) V #data	

intel

ORL A,dir8	· · · ·		
	Binary Mode	Source Mode	
Bytes:	2	2	
States:	1†	1†	
	†If this instruction	on addresses a port (Px, $x = 0-3$), add 1 state.	
	[Encoding]	0 1 0 0 0 1 0 1 direct addr	
Hex Code in:	Binary Mode = [Enco Source Mode = [Enco		
Operation:	$\begin{array}{l} ORL \\ (A) \leftarrow (A) V (dir8) \end{array}$		
ORL A,@Ri			
	D'a sur Mada	October Marte	
Porte es	Binary Mode	Source Mode	
Bytes: States:	1	2 3	
States:	2	3	
	[Encodir	ng] 0100 011i	
Hex Code in:	Binary Mode = [Enco Source Mode = [A5][
Operation:	ORL (A) ← (A) V ((Ri))		
ORL A,Rn			-
	Binary Mode	Source Mode	
Bytes:	1	2	
States:	1	2	
	[Encodii	ng] 0100 1rrr	
Hex Code in:	Binary Mode = [Enco Source Mode = [A5][
Operation:	ORL (A) ← (A) V (Rn)		
ORL Rmd,Rms	s		
- .	Binary Mode	Source Mode	
Bytes:	3	2	
States:	2	1	
(E	ncoding] 0100	0 1100 ssss SSSS	
-	L		

intel	0
-------	---

Hex Code in:	Binary Mode = Source Mode =	[A5][Encoding] [Encoding]				
Operation:	ORL (Rmd) ← (Rmd)	V (Rms)				
ORL WRjd, WR	js					
	Binary N	ode Source M	ode			
Bytes:	3	2	••••			
States:	3	2				
(Er	ncoding]	0100 1	101	tttt	TTT	Т
Hex Code in:	Binary Mode = Source Mode =	[A5][Encoding] [Encoding]				
Operation:	ORL (WRjd)←(WRjd	V (WRjs)				
ORL Rm,#data						
	Binary N	ode Source M	ode			
Bytes:	4	3	Vue			
States:	3	2				
[Encoding]	0100	1110	sss	s 00	00	#data
Hex Code in	Binary Mode = Source Mode =	[A5][Encoding] [Encoding]				
Operation:	ORL (Rm) ← (Rm) V	#data				
ORL WRj,#data	a16					
	Binary N	ode Source M	ode			
Bytes:	5	4				
States:	4	3				
[Encoding]						
0100	1110	tttt	0100	#da	ata hi	#data low
Hex Code in:	Binary Mode = Source Mode =	[A5][Encoding] [Encoding]				
Operation:	ORL (WRi) ← (WRi)	/ #data16				

intel

ORL Rm,dir8		· · · · · · · · · · · · · · · · · · ·			
	Binary Mode	Source Mode	1		
Bytes:	4	3			
States:	3†	2†		×	
	†If this instruct	tion addresses a	port (P <i>x</i> , <i>x</i> = 0–	3), add 1 state.	
[Encoding]	0100	1110	SSSS	0001	direct addr
	0100			0001	
Hex Code in:	Binary Mode = [A5] Source Mode = [En				
Operation:	ORL (Rm) ← (Rm) V (dir8	3)			
ORL WRj,dir8					
Durba au	Binary Mode				
Bytes:	4	3			
States:	4	3			
[Encoding]	0100	1111	tttt	0101	direct addr
Hex Code in:	Binary Mode = [A5] Source Mode = [En	[Encoding] coding]			
Operation:	ORL (WRj) ← (WRj) V (dii	r8)			· · ·
ORL Rm,dir16					
	Binary Mode	Source Mode	ł		
Bytes:	5	4			
States:	3	2			
[Encoding]					
0100	1110	SSSS	0011	direct addr	direct addr
Hex Code in:	Binary Mode = [A5] Source Mode = [En				
Operation:	ORL (Rm) ← (Rm) V (dir1	6)			
ORL WRj,dir16	i				
	Binary Mode	Source Mode			
Bytes:	5	3001Ce M00e	•		
States:	4	3			

[Encoding]									
0100	1110	t	ttt	011	1	dire	ct addr		direct addr
Hex Code in:		e = [A5][Enco e = [Encodin							
Operation:	ORL (WRj) ← (WF	Rj) V (dir16)							
ORL Rm,@W	Rj				,				
	Binar	y Mode Sc	ource Mode	•					
Bytes:		4	3						
States:	:	3	2						
[Encoding]									
0100	1110		tttt	10	01		SSSS		0000
Hex Code in:		e = [A5][Enco e = [Encodin							
Operation:	ORL (Rm) ← (Rm) V ((WRj))							
ORL Rm,@D	Rk	· .				_			
	Binar	y Mode Sc	ource Mode)					
Bytes:		4	3						
States:		4	3						
[Encoding]									
0100	1110		uuu	10	11		SSSS		0000
Hex Code in:		e = [A5][Enco e = [Encodin							
Operation:	ORL (Rm) ← (Rm) V ((DRk))							
ORL CY, <src< td=""><td>-bit></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></src<>	-bit>								
Function:	Logical-OR f	or bit variable	s						
Description:	otherwise . A	flag if the Boo slash ("/") pr ement of the d.	eceding the	operan	d in the as	sembl	y language	indic	ates that the
Flags:									
[CY	AC	0	V	N		Z		
	3		-	_					



Example:	Set the CY flag if an	d only if P1.0 = 1	, ACC. 7 = 1,	or OV :	= 0:		
	MOV CY,P1.0 ORL CY,ACC.7 ;OR ORL CY,/OV	LOAD CARR'; CARRY WITH T OR CARRY W	HE ACC. BIT	7			
Variations							
ORL CY, bit51				· .			
	Binary Mode	Source Mode	e				
Bytes:	2	2					
States:	1九	1†					
	tlf this instruct	tion addresses a	port (P <i>x</i> , <i>x</i> =	0–3), a	dd 1 state.		
	[Encoding]	0111	0010		bit addr		
Hex Code in:	Binary Mode = [En Source Mode = [En						
Operation:	$\begin{array}{l} ORL \\ (CY) \leftarrow (CY) \; V \; (bit5 \end{array}$	1)					
ORL CY,/bit51							
	Binary Mode	Source Mod	e				
Bytes:	2	2					
States:	1†	1†					
	†If this instruc	tion addresses a	port (P <i>x</i> , <i>x</i> =	0–3), a	dd 1 state.		
	[Encoding]	1010	0000		bit addr		1
Hex Code in:	Binary Mode = [En Source Mode = [En						
Operation:	$\begin{array}{l} ORL \\ (CY) \leftarrow (CY) V_\neg \ (bit) \end{array}$	151)	· .				
ORL CY, bit							
	Binary Mode	Source Mod	e				
Bytes:	4	3					
States:	3†	2 †					
	†If this instruc	tion addresses a	port (P <i>x</i> , <i>x</i> =	0–3), a	dd 1 state.		
[Encoding]							
1010	1001	0111	0		ууу	d	irect addr
Hex Code in:	Binary Mode = [A5 Source Mode = [Er						
Operation:	$\begin{array}{l} ORL \\ (CY) \leftarrow (CY) \; V \; (bit) \end{array}$						

ORL CY,/bit	Dimense Ma		Mada			
Durte et	Binary Mo	ode Sour	ce Mode			
Bytes:	4 3†		3 2†			
States:		muntion add	-	(v) 0 0) odd	1 01010	
[Encoding]		inuction addi	esses a port (P)	x = 0 - 3, add	i state.	
[Encoding]						······································
1010	1001	11	10 (ууу	direct addr
Hex Code in:	Binary Mode = [Source Mode =		ng]			
Operation:	ORL (CY) ← (CY) V ¬	(bit)				
POP <src> Function:</src>	Pop from stack					
Description:	Reads the conter decrements the s transferred to the	tack pointer	by one. The val	ue read at the o	riginal RAM l	
Flags:		·				
Γ	CY	AC	ΟV	N	Z	
ŀ					<u> </u>	
Example:	The stack pointer 23H, and 20H, re POP DPH POP DPL the stack pointer instruction POP SP the stack pointer decremented to 2	contains 30	fter executing the data p	ne instruction se ointer contains nis special case	o123H. After	executing the
Variations				· · · · · · · · · · · · · · · · ·		
POP dir8						
	Binary Mo	de Sour	ce Mode			
Bytes:	2		2			
States:	3		3			
	[Encoding]	110	1 000	0 di	rect addr	
Hex Code in:	Binary Mode = [Source Mode =					

Operation:	POP (dir8) ← ((\$ (SP) ← (SI				•	
POP Rm						
Bytes:		3	2			
States:		3	2			
(E	ncoding]	1101	1010	\$ \$ \$ \$ \$	1000]
Hex Code in: Operation:						
POP WRj	<u>, , , , , , , , , , , , , , , , , , , </u>	<u> </u>			· · · · · · · · · · · · · · · · · · ·	
	Bina	ary Mode So	urce Mode			
Bytes:		3	2			
States:		5	4			
[E	ncoding]	1101	1010	tttt	1001]
Hex Code in: Operation:		SP))				
POP DRk						
	Bina	ary Mode So	urce Mode			
Bytes:		3	2			
States:		10	9			
[E	ncoding]	1101	1010	ินนนน	1011]
Hex Code in:		de = [A5][Enco ode = [Encoding				
Operation:	POP (SP) ← (SI (DRk) ← (((SP) ← (SI	(SP))				
PUSH <dest> Function:</dest>	Push onto	stack				
Description:			er by one. The con ion addressed by t	tents of the specific he stack pointer.	ed variable are	then copied

Flags:							
Γ	CY	AC	OV	'	N	Z	
-							
Example:	On entering an ir contains 0123H. PUSH DPL PUSH DPH					9H and the d	lata pointer
Variations	the stack pointer 23H, respectively		H and on	-chip RAM loo	cations 0	AH and 0BH	contain 01H and
PUSH dir8	··					N	
	Binary M	ode Sour	ce Mode				
Bytes:	2		2				
States:	4		4				
	[Encoding]	110	0	0000	di	rect addr	
Hex Code in:	Binary Mode = Source Mode =						
Operation:	PUSH (SP) ← (SP) + 1 ((SP)) ← (dir8)						
PUSH #data							
	Binary M	ode Sour	ce Mode				
Bytes:	4		3			1	
States:	4		3				
[Encoding]	1100	1010		0000	0	010	#data
Hex Code in:	Binary Mode = Source Mode =						
Operation:	PUSH (SP) ← (SP) + 1 ((SP)) ← #data						
PUSH #data16	; ;						
	Binary M	ode Sour	ce Mode				
Bytes:	5		4				
States:	6		5				
[Encoding]							
1100	1010	000	0	0110] [#	ŧdata hi	#data lo
Hex Code in:	Binary Mode = Source Mode =	A5][Encodi [Encoding]	ng]				•



Operation:		P) + 2 ISB of #data1 SB of #data1					
PUSH Rm							
	Bina	ary Mode	Source Mode				
Bytes:	4	3	2				
States:		4	3				
[E	Encoding]	1100	1010		SSSS	1000	
Hex Code in:		de = [A5][En ode = [Encod					
Operation:	PUSH (SP) ← (SF ((SP)) ← (F						
PUSH WRj							
	Bina	ary Mode	Source Mode				
Bytes:		3	2				
States:		5	4				
(E	Encoding]	1100	1010		tttt	1001	
Hex Code in:		de = [A5][En ode = [Encod					
Operation:	PUSH (SP) ← (SF ((SP)) ← (\ (SP) ← (SF	NRj)					
PUSH DRk							
	Bina	ary Mode	Source Mode				
Bytes:		3 ·	2				
States:		9	8				
[E	Encoding]	1100	1010		uuuu	1011	
Hex Code in:		de = [A5][En ode = [Encod					
Operation:	PUSH (SP) ← (SI ((SP)) ← (I (SP) ← (SI	ORk)					
RET Function:	Return fror	n subroutine					
Description:	pointer by	two. Program	ytes of the PC suc execution continu ollowing ACALL o	es at tl	he resulting ac		

INSTRUCTION SET REFERENCE

Flags:									
	CY	AC	ov	N	Z				
			_						
Example:		The stack pointer contains 0BH and on-chip RAM locations 0AH and 0BH contain 01H and 23H, respectively. After executing the instruction,							
	the stack poi	ntor contains 00	H and program e		ion at logation 01	1000			
	•		ce Mode	Acculion continu	les at location of	12011.			
Bytes:		1	1						
States:		7	7						
		[Encoding]	0010	0010					
Hex Code in:		e = [Encoding] le = [Encoding]							
Operation:	RET (PC).15:8 ← (SP) ← (SP) (PC).7:0 ← ((SP) ← (SP)	– 1 (SP))							
RETI									
nen									
Function:	Return from	interrupt							
		on pops two or fe	our bytes from th	e stack, depend	ing on the INTR	bit in the			
Function:	This instructi CONFIG1 re If INTR = 0, I uses them as	on pops two or fo gister. RETI pops the hi s the 16-bit return r registers are aff	our bytes from th gh and low bytes n address in regi fected, and neith	s of the PC succ on FF:. The stac	essively from the k pointer is decr	e stack and emented by			
Function:	This instructi CONFIG1 re If INTR = 0, I uses them as two. No othe its pre-intern If INTR = 1, I three bytes c memory spa	on pops two or fo gister. RETI pops the hi s the 16-bit return r registers are aff upt status. RETI pops four b of the PC are the ce. The stack po	gh and low bytes n address in regi	s of the PC succe on FF:. The stac er PSW nor PSW ack: PSW1 and t which can be an hted by four. PS\	essively from the k pointer is decr 1 is automatical he three bytes of ywhere in the 16 W1 is restored to	e stack and emented by ly restored to f the PC. The G-Mbyte t its pre-			
Function:	This instructi CONFIG1 re If INTR = 0, I uses them as two. No othe its pre-interru If INTR = 1, I three bytes c memory space interrupt stat affected. For either va at the same i return addree	on pops two or fo gister. RETI pops the hi s the 16-bit return r registers are aff upt status. RETI pops four b of the PC are the ce. The stack po us, but PSW is n lue of INTR, hard priority level as the ss, which normal uest was detecte truction is execut	gh and low bytes n address in regi fected, and neith oytes from the sta return address, inter is decremen	s of the PC succe on FF:. The stace er PSW nor PSW ack: PSW1 and the which can be an inted by four. PSN pre-interrupt logic essed. Program of on immediately a of the same or logic	essively from the k pointer is decr 1 is automatical he three bytes of ywhere in the 16 W1 is restored to atus. No other re to accept additio execution continu after the point at ower priority is po	e stack and emented by ly restored to f the PC. The Mbyte its pre- gisters are nal interrupts ues at the which the ending when			
Function:	This instructi CONFIG1 re If INTR = 0, I uses them as two. No othe its pre-interru If INTR = 1, I three bytes c memory space interrupt stat affected. For either va at the same p return addres interrupt requ	on pops two or fo gister. RETI pops the hi s the 16-bit return r registers are aff upt status. RETI pops four b of the PC are the ce. The stack po us, but PSW is n lue of INTR, hard priority level as the ss, which normal uest was detecte truction is execut	gh and low bytes n address in regi fected, and neith sytes from the sta return address, inter is decremen to restored to its tware restores th he one just proce ly is the instruction d. If an interrupt	s of the PC succe on FF:. The stace er PSW nor PSW ack: PSW1 and the which can be an inted by four. PSN pre-interrupt logic essed. Program of on immediately a of the same or logic	essively from the k pointer is decr 1 is automatical he three bytes of ywhere in the 16 W1 is restored to atus. No other re to accept additio execution continu after the point at ower priority is po	e stack and emented by ly restored to f the PC. The Mbyte its pre- gisters are nal interrupts ues at the which the ending when			
Function: Description:	This instructi CONFIG1 re If INTR = 0, I uses them as two. No othe its pre-interru If INTR = 1, I three bytes c memory space interrupt stat affected. For either va at the same p return addres interrupt requ	on pops two or fo gister. RETI pops the hi s the 16-bit return r registers are aff upt status. RETI pops four b of the PC are the ce. The stack po us, but PSW is n lue of INTR, hard priority level as the ss, which normal uest was detecte truction is execut	gh and low bytes n address in regi fected, and neith sytes from the sta return address, inter is decremen to restored to its tware restores th he one just proce ly is the instruction d. If an interrupt	s of the PC succe on FF:. The stace er PSW nor PSW ack: PSW1 and the which can be an inted by four. PSN pre-interrupt logic essed. Program of on immediately a of the same or logic	essively from the k pointer is decr 1 is automatical he three bytes of ywhere in the 16 W1 is restored to atus. No other re to accept additio execution continu after the point at ower priority is po	e stack and emented by ly restored to f the PC. The Mbyte its pre- gisters are nal interrupts ues at the which the ending when			

A-115



Example: INTR = 0. The stack pointer contains 0BH. An interrupt was detected during the instruction ending at location 0122H. On-chip RAM locations 0AH and 0BH contain 01H and 23H, respectively. After executing the instruction

RETI

the stack pointer contains 09H and program execution continues at location 0123H.

	Binary Mode	Source Mode	
Bytes:	1	1	
States (INTR =	0): 9	9	
States (INTR =	1): 12	12	
	[Encodi	ng] 0 0 1 1	0010
Hex Code in:	Binary Mode = [Enco Source Mode = [Enc		
Operation for I	NTR = 0: RETI (PC).15:8 ←((SP)) (SP) ← (SP) = 1		

(SP) ← (SP) – 1 (PC).7:0 ⁻⁻ ((SP)) (SP) ←(SP) – 1

Operation for INTR = 1:

 $\begin{array}{l} \mathsf{RETI} \\ (\mathsf{PC}).15:8 \leftarrow ((\mathsf{SP})) \\ (\mathsf{SP}) \leftarrow (\mathsf{SP}) - 1 \\ \mathsf{PC}).7:0 \leftarrow ((\mathsf{SP})) \\ (\mathsf{SP}) \leftarrow (\mathsf{SP}) - 1 \\ (\mathsf{PC}).23:16 \leftarrow ((\mathsf{SP})) \\ (\mathsf{SP}) \leftarrow (\mathsf{SP}) - 1 \\ \mathsf{PSW1} \leftarrow ((\mathsf{SP})) \\ (\mathsf{SP}) \leftarrow (\mathsf{SP}) - 1 \end{array}$

RL A

Function: Rotate accumulator left

Description: Rotates the eight bits in the accumulator one bit to the left. Bit 7 is rotated into the bit 0 position.

Flags:

CY	AC	ov	N	Z
		—	3	3

Example:

ble: The accumulator contains 0C5H (11000101B). After executing the instruction,

RL A

the accumulator contains 8BH (10001011B); the CY flag is unaffected.

	Binar	y Mode Sour	ce Mode			
Bytes:		1	1			
States:		1	1			
				· · · · · · · · · · · · · · · · · · ·	·	
		[Encoding]	0010	0011		
Hex Code in:	Binany Mod	e = [Encoding]				
nex code in.		le = [Encoding]				
Operation:	RL					
	(A).a+1 ← (A	N).a				
	(A).0 ← (A).7	/				
RLC A						
Function:	Rotate accur	nulator left throu	gh the carry flag			
Description:					oit to the left. Bit 7	
	the CY flag p	position and the c	original state of th	ne CY flag moves	s into bit 0 positior	ı.
Flags:						
	CY	AC	ov	N	Z	
			0,			
l	3			3	3	
Example:	The accumul instruction	lator contains 0C	5H (11000101B)	and the CY flag	is clear. After exe	cuting the
	RLC A					
	the accumula	ator contains 8A	Н (10001010B) а	nd the CY flag is	set.	
	Binar	y Mode Sour	ce Mode			
Bytes:		1	1			
States:		1	1			
				1		
		[Encoding]	0011	0011		
Hay Cada in	Dinem, Mede	· [Encoding]				
Hex Code in:		e = [Encoding] le = [Encoding]				
Operation:	RLC (A).a+1 ← (A (A).0 ← (CY) (CY) ← (A).7	ĺ				
RR A						
Function:	Rotate accur	nulator right				
Description:	Rotates the 8 15 position.	3 or 16 bits in the	accumulator one	e bit to the right. I	Bit 0 is moved into	the bit 7 or
Flags:						
-						

CY	AC	OV	N	Z
	—		3	3



Example:	The accumul	ator contains 0C	C5H (11000101B)	. After executing	the instruction	
	RR A					
			2H (11100010B) ; ce Mode	and the CY flag i	s unaffected.	
Bytes: States:		1 1 [Encoding]	1 1 0000	0011		
Hex Code in:		e = [Encoding] e = [Encoding]				
Operation:	RR (A).a ← (A).a (A).7 ← (A) .0					
RRC A	· · · · · · · · · · · · · · · · · · ·	ne a di relativari re				
Function:	Rotate accur	nulator right thro	ough carry flag			
Description:			ccumulator and t nal value of the (
Flags:						
	CY	AC	OV	Ν	Z	
	3	<u> </u>	_	3	3	
Example:	The accumul instruction	ator contains 00	C5H (11000101B)	and the CY flag	is clear. After ex	ecuting the
	RRC A					
	the accumula	ator contains 62	(01100010B) and	the CY flag is s	et.	
*			ce Mode		•	
Bytes: States:		1 1	1			
0111001		[Encoding]		0011		
Hex Code in:		e = [Encoding] e = [Encoding]			ľ	
Operation:	RRC (A).a ← (A).a (A).7 ← (CY) (CY) ← (A).0	ł				
SETB <bit></bit>						
Function:	Set bit					

Description:	Sets the spec bit.	cified bi	t to one.	SETB	can oper	ate on tł	ne CY fla	ıg or any di	rectly addressable
Flags:	No flags are	affected	d except	the CY	' flag for i	nstructic	on with C	Y as the op	perand.
Γ	CY	ŀ	AC		ov		N	Z	
	3	-						_	
Example:	The CY flag i instruction se		•	out Por	t 1 contai	ns 34H (0011010	00B). After	executing the
	SETB CY SETB P1.0								
	the CY flag is	set an	d output	Port 1	contains	35H (00	110101E	В).	
SETB bit51									
	-	y Mode	Sour	ce Mo	de				
Bytes:		2		2					
States:		2†		2†					
	†lf this	instruc	tion add	resses	a port (P	x, x = 0	-3), add	2 states.	
	[Encodin	g] [110) 1	0.0	10	b	it addr	
Hex Code in:	Binary Mode Source Mode								
Operation:	SETB (bit51) ← 1								
SETB CY									
	Binary	/ Mode	Sour	ce Mo	de				
Bytes:	1	1		1					
States:	1	1		1					
		[Encod	ding]	1	101	0 (011]	
Hex Code in:	Binary Mode Source Mode								
Operation:	SETB (CY) ← 1								
SETB bit									
	Binary	/ Mode	Sour	ce Mo	de				
Bytes:	4			3					
States:		1 †		3†					
[Encoding]	†lf this	instruc	tion add	resses	a port (P	<i>x</i> , <i>x</i> = 0-	-3), add :	2 states.	
1010	1001		11	01		0	у	уу	direct addr

Binary Mode = [A5][Encoding] Hex Code in: Source Mode = [Encoding]

Operation:	SETB
-	(bit) ← 1

SJMP rel

Function: Short jump

Description: Program control branches unconditionally to the specified address. The branch destination is computed by adding the signed displacement in the second instruction byte to the PC, after incrementing the PC twice. Therefore, the range of destinations allowed is from 128 bytes preceding this instruction to 127 bytes following it.

Flags:

CY	AC	ov	N	Z
		—		·

Example:

The label "RELADR" is assigned to an instruction at program memory location 0123H. The instruction

SJMP RELADR

assembles into location 0100H. After executing the instruction, the PC contains 0123H.

(Note: In the above example, the instruction following SJMP is located at 102H. Therefore, the displacement byte of the instruction is the relative offset (0123H-0102H) = 21H. Put another way, an SJMP with a displacement of 0FEH would be a one-instruction infinite loop.)

	Binary Mode	Source Mode				
Bytes:	2	2				
States:	4	4				
	[Encoding]	1000	0000	rel. addr		
Hex Code in:	Binary Mode = [Enco Source Mode = [Enc	0.			•	
Operation:	SJMP (PC) ← (PC) + 2 (PC) ← (PC) + rel	• •				
SLL <src></src>	-					
Function:	Shift logical left by 1 b	bit				
Description:	Shifts the specified va		by 1 bit, replac	ing the LSB with z	ero. The bit shifte	d

Flags:

.[CY	AC	ov	N	Z
	3 .	_		3	3

Example:	Register 1	contains 0C5H (11	000101B). After	executing the in	struction	
	SLL registe	r 1				
	Register 1	contains 8AH (100	001010B) and C1	(= 1.		
Variations						
SLL Rm						
	Bina	ry Mode Sour	ce Mode			
Bytes:		3	2			
States:		2	1			
[Encoding]	0011	1110	SSSS	0000	
Hex Code in:		de = [A5][Encodi de = [Encoding]				
Operation:	SLL (Rm).a+1 ↔ (Rm).0 ← 0 CY ← (Rm)					
SLL WRj						
	Bina	ry Mode Sour	ce Mode			
Bytes:		3	2		*	
States:		2	1			
Ē	Encoding]	0011	1110	tttt	0100	
Hex Code in:		de = [A5][Encodi de = [Encoding]				
Operation:	SLL WRj).b+1 ← (WRj).0 ← ↓ CY← (WRj	0				
SRA <src></src>						· · ·
Function:	Shift arithm	etic right by 1 bit				
Description:	Shifts the s shifted out	pecified variable t (LSB) is stored in	o the arithmetic r the CY bit.	ight by 1 bit. The	e MSB is unchan	iged. The bit
Flags:						
	CY	AC	OV	N	Z	
	3			3	3	

Example:	Register 1	contains 0C5H	(11000101B). After	executing the inst	truction	
	SRA regis	ter 1	×			
	Register 1	contains 0E2H	(11100010B) and C	Y = 1.		
Variations						
SRA Rm						
	Bin	ary Mode So	urce Mode			
Bytes:		3	2			
States:		2	1			
[E	ncoding]	0000	1110	SSSS	0000]
Hex Code in:		ode = [A5][Enco ode = [Encodin				
Operation:	SRA (Rm).7 ← (Rm).a ← CY← (Rm	(Rm).a+1				
SRA WRj						
	Bin	ary Mode So	urce Mode			
Bytes:		3	2			
States:		2	1			
(E	ncoding]	0000	1110	tttt	0100]
Hex Code in:		ode = [A5][Enco ode = [Encodin				
Operation:	SRA (WRj).15 ∢	– (WRj).15 (WRj).b+1	1			
SRL <src></src>						
Function:	Shift logica	al right by 1 bit				
Description:		the specified va (LSB) is stored	riable to the right by in the CY bit.	1 bit, replacing t	he MSB with a z	zero. The bit
Flags:						
	CY	AC	ov	N	Z	
	3	-		3	3	
			·····			

intel

Example: Register 1 contains 0C5H (11000101B). After executing the instruction

SRL register 1

Register 1 contains 62H (01100010B) and CY = 1.

INSTRUCTION SET REFERENCE

SRL Rm	Bing	ary Mode So	urce Mode			
Bytes:	Dilla	3 3	2			
States:		2	1			
			- <u></u>	r		1
(E	ncoding]	0001	1110	SSSS	0000	
Hex Code in:		de = [A5][Enco ode = [Encodin				
Operation:	SRL (Rm).7 ← 0 (Rm).a ← (CY← (Rm).	Rm).a+1				
SRL WRj						
	Bina	ary Mode So	urce Mode			
Bytes:	•	3	2			
States:		2	1			
(E	incoding]	0001	1110	tttt	0100]
Hex Code in:		de = [A5][Enco ode = [Encodin				
Operation:	SRL (WRj).15 ← (WRj).b ← (CY← (WRj)	(WRj).b+1				
SUB <dest>,<</dest>	src>					
Function:	Subtract					
Description:	destination		iable from the des sets the CY (borro			
	a negative	value is subtrac	ntegers, the OV fla ted from a positive a negative numbe	value, or a posit		
	Bit 7 in this	description refe	ers to the most sig	nificant byte of the	e operand (8, 16,	or 32 bit).
	The source	operand allows	s four addressing r	nodes: immediate	e, indirect, registe	r and direct.
Flags:						
Г	CY	AC	ov	N	Z	
F	3	/†	3	3	3	
L					L	
	[†] For word a	and dword subti	actions, AC is not	affected.		



Example:	Register 1 contains 0C9H (11001001B) and register 0 contains 54H (01010100B). Aft executing the instruction								
	SUB R1,R0								
Variations	register 1 c	ontains 75H (0111	0101B), the CY and	AC flags are cl	ear, and the OV fl	ag is set.			
SUB Rmd,Rms									
	Bina		ce Mode						
Bytes:		3	2						
States:		2	1						
[Er	coding]	1001	1100	SSSS	SSSS				
Hex Code in:		de = [A5][Encodi de = [Encoding]	ng]						
Operation:	SUB (Rmd) ← (F	Rmd) – (Rms)							
SUB WRjd,WRj	s								
	Bina	•	ce Mode						
Bytes:		3	2						
States:		3	2						
ſFr	icoding]	1001	1101	tttt	ТТТТ				
L									
Hex Code in:		de = [A5][Encodi de = [Encoding]	ng]						
Operation:	SUB (WRjd) ← (WRjd) – (WRjs)							
SUB DRkd,DRk									
	Bina	•	ce Mode						
Bytes:		3	2						
States:		5	4						
[Er	ncoding]	1001	1111	นนนน	υυυυ				
Hex Code in:		de = [A5][Encodi ode = [Encoding]							
Operation:	SUB								

 $(DRkd) \leftarrow (DRkd) - (DRks)$

INSTRUCTION SET REFERENCE

SUB Rm,#data	l				
	Binary Mode	Source Mod	e		
Bytes:	4	3			
States:	3	2			
[Encoding]	1001	1110	SSSS	0000	#data
Hex Code in:	Binary Mode = [A5] Source Mode = [En				
Operation:	SUB (Rm) ← (Rm) – #dat	a			
SUB WRj,#data	a16				
	Binary Mode	Source Mod	e		
Bytes:	5	4	,		
States:	4	3			
[Encoding]					
1001	1110	tttt	0100	#data hi	#data low
Hex Code in: Operation:	Binary Mode = [A5] Source Mode = [En SUB (WRj) ← (WRj) – #d	coding]			
SUB DRk,#dat	a16				
	Binary Mode	Source Mod	e		
Bytes:	5	4			
States:	6	5			
[Encoding]					
1001	1110	u u u u	1000	#data hi	#data low
Hex Code in:	Binary Mode = [A5] Source Mode = [En				
Operation:	SUB (DRk) ← (DRk) – #d	ata16			
SUB Rm,dir8					
	Binary Mode	Source Mod	e		
Bytes:	4	3			
States:	3†	2 †			
	[†] If this instruc	tion addresses a	a port (P <i>x</i> , <i>x</i> = 0–3	B), add 1 state.	
[Encoding]	1001	1110	\$ \$ \$ \$ \$	0001	direct addr
Hex Code in:	Binary Mode = [A5] Source Mode = [En				, , , ,

Operation:	SUB (Rm) ← (Rm)	– (dir8))				
SUB WRj,dir8							
	Binary	Mode	Source Mod	е			
Bytes:	4		3				
States:	4		3				
[Encoding]	1001		1110	tttt		0101	direct addr
Hex Code in:	Binary Mode Source Mode						
Operation:	SUB (WRj) ← (WRj) – (dir	8)				
SUB Rm,dir16	5						
	Binary I	Mode	Source Mode	9			
Bytes:	5		4				
States:	3		2				
[Encoding]							
1001	1110		SSSS	0011] [direct addr	direct addr
Hex Code in: Operation:	Binary Mode Source Mode SUB (Rm) ← (Rm)	= [En	coding]		,		
SUB WRj,dir1	6					,	
	Binary	Mode	Source Mod	е			
Bytes:	5		4				
States: [Encoding]	4		3				
1001	1110	7 Г	tttt	0111	7 Г	direct addr	direct addr
Hex Code in:	Binary Mode Source Mode				-		
Operation:	SUB (WRj) ← (WRj) – (dir	16)				
SUB Rm,@W	 Rj						
	Binary	Mode	Source Mod	le			
Bytes:	4		3				
States:	3		2				
[Encoding]							
1001	1110		tttt	1001		SSSS	0000

intel

INSTRUCTION SET REFERENCE

intel

Hex Code in:	Binary Mode Source Mod									
Operation:	SUB (Rm) ← (Rm) – ((WRj))							
SUB Rm,@DI	Rk	7942-00								
	Binar	y Mode	Source N	lode						
Bytes:		4	3							
States:		4	3							
[Encoding]										
1001	1110		นนนน	101	1	s	SSS		0000	
Hex Code in:	Binary Mode Source Mod									
Operation:	SUB (Rm) ← (Rm) – ((DRk))							
SUBB A, <src< th=""><th>-byte></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></src<>	-byte>									
Function:	Subtract with	borrow								
Description:	SUBB subtra leaving the re for bit 7, and indicates that so the CY fla if a borrow is 6, but not inte	esult in the clears CY a borrow g is subtra needed fo b bit 7, or	e accumula otherwise was neede acted from or bit 3, and into bit 7, b	tor. SUBB s . (If CY was ed for the pr the accumu I cleared oth ut not bit 6.	ets the C set befo evious s lator alor nerwise.	CY (borre ore exect tep in a i ng with th OV is se	ow) flag if uting a SU multiple pr ne source t if a borro	a borr BB ins recisio opera ow is n	ow is need struction, th n subtraction nd.) AC is eeded into	nis on, set bit
	When subtra negative valu number is su	ie is subtr	acted from	a positive v	alue, or					na
	Bit 6 and bit 7 bit).	' in this de	escription re	efer to the m	ost signi	ficant by	te of the o	peran	d (8, 16, or	32
	The source of immediate.	perand al	lows four a	ddressing n	nodes: re	egister, d	lirect, regi	ster-in	direct, or	
Flags:										
ſ	CY	AC		OV	1	N	Z]	
	3	3		3	:	3	3		1	
Example:	The accumul the CY flag is					er 2 cont	ains 54H (01010	⊐)100B), and	b
	SUBB A,R2									
	the accumula is set.	itor contai	ns 74H (01	110100B), t	he CY a	nd AC fla	ags are cle	ear, an	nd the OV f	lag



Notice that 0C9H minus 54H is 75H. The difference between this and the above result is due to the CY (borrow) flag being set before the operation. If the state of the carry is not known before starting a single or multiple-precision subtraction, it should be explicitly cleared by a CLR CY instruction.

Variations SUBB A.#data **Binary Mode** Source Mode Bvtes: 2 2 States: 1 1 1001 [Encoding] 0100 immed. data Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] **Operation:** SUBB $(A) \leftarrow (A) - (CY) - #data$ SUBB A.dir8 **Binary Mode** Source Mode Bytes: 2 2 1† States: 1† [†]If this instruction addresses a port (Px, x = 0-3), add 1 state. [Encoding] 1001 0101 direct addr Hex Code in: Binary Mode = [Encoding] Source Mode = [Encoding] **Operation:** SUBB $(A) \leftarrow (A) - (CY) - (dir8)$ SUBB A,@Ri **Binary Mode** Source Mode 2 Bytes: 1 States: 2 з 1001 0111 [Encoding] Hex Code in: Binary Mode = [Encoding] Source Mode = [A5][Encoding] **Operation:** SUBB $(A) \leftarrow (A) - (CY) - ((Ri))$ SUBB A,Rn **Binary Mode** Source Mode

 Binary Mode
 Source Mode

 Bytes:
 1
 2

 States:
 1
 2

 [Encoding]
 1 0 0 1
 1 rrr

Hex Code in:		e = [Encoding] e = [A5][Encodi	i n g]							
Operation:	SUBB (A) ← (A) – (SUBB (A) \leftarrow (A) $-$ (CY) $-$ (Rn)								
SWAP A										
Function:	Swap nibbles	Swap nibbles within the accumulator								
Description:				elds) of the accu 4-bit rotate instru) and bits 7–				
Flags:	, .		-							
Г	CY	AC	OV	N	Z					
		—	_	—						
Example:	The accumul	ator contains 0C	5H (11000101B)	. After executing	the instruction					
	SWAP A									
	the accumula	ator contains 5Cl	H (01011100B).							
	Binar	y Mode Sour	ce Mode							
Bytes:		1	1							
States:	:	2	2							
		[Encoding]	1100	0100						
Hex Code in:		e = [Encoding] e = [Encoding]								
Operation:	SWAP (A).3:0 $\rightarrow \leftarrow$	(A).7:4								
TRAP				<u></u>						
Function:	Causes inter	rupt call								
Description:	instruction is Interrupt calls intended for	not affected by t s can not occur i	he state of the ir mmediately follo	gh location 0FF0 nterrupt enable fla wing this instruct nt tools. These to	ag in PSW0 and ion. This instruct	PSW1. tion is				
Flags:										
[CY	AC	OV	N	Z					
Example:	The instruction	on								
	TRAP									
	causes an in	terrupt call to loc	ation 0FF007BH	l during normal o	peration.					

	Binar	y Mode Sou	Irce Mode				
Bytes:	:	2	1				
States (2 bytes):	11	10				
States (4 bytes):	16	15				
		[Encoding]	1011		1001]	
Hex Code in:		e = [A5][Encod e = [Encoding			¢.		
Operation:	TRAP SP ← SP - 2 (SP) ← PC PC ← (0FF00						
XCH A, <byte></byte>							
Function:	Exchange ac	cumulator with	byte variable	Э			
Description:	the original a		ntents to the	specified	variable. Th		ame time writin stination opera
Flags:	-		-		-		
Γ	CY	AC	OV		N	Z	
Example:	location 20H XCH A,@R0	contains 75H (20H contains	(01110101B).	After exe	cuting the i	nstruction	and on-chip RA
Variations	(011101010)	•					
XCH A,dir8							
- .		•	Irce Mode	*			
Bytes:		2	2				
States:	-	3† :	3†		0 0)		
	T this	instruction add	iresses a por	t (P <i>x</i> , $x =$	0–3), add 2	states.	
	[Encodin	g] 11	00	0101	dire	ect addr	
Hex Code in:		e = [Encoding e = [Encoding					
Operation:	$\begin{array}{l} XCH \\ (A) \rightarrow \leftarrow (dir \end{array}$	8)					

intel

INSTRUCTION SET REFERENCE

XCH A,@Ri						
	Binary	y Mode So	urce Mode			
Bytes:	-	1	2			
States:	4	4	5			
		[Encoding]	1100	011i		
Hex Code in:		e = [Encoding e = [A5][Enco				
Operation:	XCH (A) → ← ((Ri))				
XCH A,Rn						
	Binary	Mode Sou	urce Mode			
Bytes:	-	1	2			
States:	:	3	4			
		[Encoding]	1100	1 rrr		
Hex Code in:		e = [Encoding e = [A5][Enco				
Operation:	XCH	N				
Variations	$(A) \rightarrow \leftarrow (Rn$)				
XCHD A,@Ri						
Function:	Exchange dig	git				
Description:	hexadecimal	or BCD digit,	of the accumulator with that of the on- t affect the high nit	chip RAM locatio	n indirectly add	g a Iressed by the
Flags:	opeenieureg				inter register.	
Γ	CY	AC	OV	N	Z]
-	_		-			-
Example:	RAM location XCHD A,@R on-chip RAM lator.	20H contains 0 location 20H	0H, the accumulato 575H (01110101B) contains 76H (011	. After executing	the instruction	
Bytee	Dinary		2			
Bytes: States:	4		2 5			
Sidles.	4	•	5			

			*					
		[Encoding]	1101	011i]			
Hex Code in:		e = [Encoding] e = [Encoding]						
Operation:	$\begin{array}{l} XCHD \\ (A).3:0 \rightarrow \leftarrow \end{array}$	((Ri)).3:0						
XRL <dest>,<</dest>	src>							
Function:	Logical Exclu	sive-OR for byte	variables					
Description:	Performs the bitwise logical Exclusive-OR operation (\forall) between the specified variables, storing the results in the destination. The destination operand can be the accumulator, a register, or a direct address.							
	accumulator	or a register, the /hen the destina	source address	ing can be regis	Vhen the destinat ter, direct, registe ce can be the acc	r-indirect, or		
			s used to modify put data latch, ne		the value used as	s the original		
Flags:					7			
]	CY	AC	ov	N	Z			
				3	3			
l								
Example:	The accumul executing the		3H (11000011B)	and R0 contain	s 0AAH (101010	10B). After		
	XRL A,R0							
	the accumula	ator contains 69	I (01101001B).					
	tions of bits in mented is the	n any RAM locat en determined by	ion or hardware	register. The part ther a constant	ion can complem ttern of bits to be contained in the i uction	comple-		
	XRL P1,#001	10001B						
Variations	complements	s bits 5, 4, and 0	of output Port 1.					
XRL dir8,A								
	Binar	y Mode Sour	ce Mode					
Bytes:		2	2					
States:		2†	2†					
	†If this	instruction add	esses a port (Px	, <i>x</i> = 0–3), add 2	2 states.			
	[Encodin	ig] 011	0 001	0 dire	ect addr			

intel

INSTRUCTION SET REFERENCE

intel

Hex Code in:	Binary Mode = [Enco Source Mode = [Enco	
Operation:	XRL (dir8) ← (dir8) ∀ (A)	
XRL dir8,#data		
	Binary Mode	Source Mode
Bytes:	3	3
States:	3†	3†
	[†] If this instruction	on addresses a port (Px, $x = 0-3$), add 1 state.
[Enc	oding] 0110	0 0 1 1 direct addr immed. data
Hex Code in:	Binary Mode = [Enco Source Mode = [Enco	
Operation:	XRL (dir8) ← (dir8) ∀ #data	a
XRL A,#data		
	Binary Mode	Source Mode
Bytes:	2	2
States:	1	1
	[Encoding]	0110 0100 immed. data
Hex Code in:	Binary Mode = [Enco Source Mode = [Enco	
Operation:	XRL (A) \leftarrow (A) \forall #data	
XRL A,dir8		
	Binary Mode	Source Mode
Bytes:	2	2
States:	1†	1†
	[†] If this instruction	on addresses a port (Px, $x = 0-3$), add 1 state.
	[Encoding]	0 1 1 0 0 1 0 1 direct addr
Hex Code in:	Binary Mode = [Enco Source Mode = [Enco	V 1
Operation:	XRL (A) ← (A) ∀ (dir8)	
XRL A,@Ri		
	Binary Mode	Source Mode
Bytes:	1	2

		[Encoding]	0 1	10	011i]	
Hex Code in:		de = [Encodi ode = [A5][En	•••				
Operation:	XRL (A) ← (A) ∖	∕ ((Ri))					
XRL A,Rn							
	Bina	ary Mode S	Source Mode)			
Bytes:		1.	2				
States:		1	2				
		[Encoding]	01	10	1rrr]	
Hex Code in:		de = [Encodi ode = [A5][En					
Operation:	XRL (A) ← (A) ∖	∕ (R n)					
XRL Rmd,Rms							
	Bina	ary Mode S	Source Mode)			
Bytes:		3	2				
States:		2	1				
[Er	ncoding]	0110	110	0	SSSS	SSSS	
Hex Code in:		de = [A5][En ode = [Encod					
Operation:	XRL (Rmd) ← (I	Rmd) ∀ (Rms)				
XRL WRjd,WRj	s						
	Bina	ary Mode S	Source Mode)			
Bytes:		3	2				
States:		3	2				
(Er	ncoding]	0110	110) 1	tttt	ТТТТ	
Hex Code in:		de = [A5][En ode = [Encod					
Operation:	XRL (WRds) ←	(WRjd) ∀ (W	Rjs)				
XRL Rm,#data							
	Bina	ary Mode	Source Mode	•			
Bytes:		4	3				
States:		3	2				

intel

INSTRUCTION SET REFERENCE

[Encoding]	011	0	1110		SSSS		0000		#data
Hex Code in:	Binary Moo Source Mo	-	5][Encoding] ncoding]						
Operation:	XRL (Rm) ← (Rr	n) ∀ #d	ata						
XRL WRj,#data	a16								
•	Bina	ry Mode	Source M	ode					
Bytes:		5	4						
States:		4	3						
[Encoding]									
0110	1110		tttt		0100		#data hi		#data low
Hex Code in:	Binary Moo Source Mo		5][Encoding] ncoding]						
Operation:	XRL (WRj) ← (W	/Rj) ∀ #	data16						
XRL Rm,dir8									
	Bina	ry Mode	e Source Me	ode					
Bytes:		4	3						
States:		3 †	2†						
	†lf th	is instru	ction addresse	sa	port (P <i>x</i> , <i>x</i> = 0–	-3), a	dd 1 state.		
[Encoding]	011	0	1110] [SSSS		0001] [direct addr
Hex Code in:	Binary Moo Source Mo		5][Encoding] ncoding]						
Operation:	XRL (Rm) ← (Rn	n) ∀ (di	r8)						
XRL WRj,dir8									
	Binai	y Mode	Source Me	ode					
Bytes:		4	3						
States:		4	3						
[Encoding]	011	0	1110] [tttt		0101] [direct addr
Hex Code in:	Binary Moc Source Moc		5][Encoding] ncoding]						
Operation:	XRL (WRj) ← (W	′Rj) ∀ (d	dir8)						·

XRL Rm,dir16								
	Binary Me	ode	Source Mode	e				
Bytes:	5		4					
States:	3		2					
[Encoding]								
0110	1110		SSSS	0011] . [direct addr	[dir8 addr
Hex Code in:	Binary Mode = [Source Mode =							
Operation:	XRL (Rm) ← (Rm) ∀	(dir16	3)			· · · ·		
XRL WRj,dir16	5							
	Binary Me	ode	Source Mode	e				
Bytes:	5		4					
States:	4		3					
[Encoding]								
0110	1110		tttt	0111		direct addr	[direct addr
Hex Code in:	Binary Mode = Source Mode =							
Operation:	XRL (WRj) ← (WRj) ∜	∕ (dir	16)					
XRL Rm,@Wrj						,		
	Binary M	ode	Source Mod	e				
Bytes:	4		3					
States:	3		2					
[Encoding]								
0110	1110] [tttt	1001		SSSS	Τ	0000
Hex Code in:	Binary Mode = Source Mode =							
Operation:	XRL (Rm) ← (Rm) ∀.	((WR	ij))					
XRL Rm,@Drk								
	Binary M	ode	Source Mod	е				
Bytes:	4		3					
States:	4		3					
[Encoding]								
0110	1110	Γ	uuuu	1011		SSSS	1	0000

intel

INSTRUCTION SET REFERENCE



Hex Code In: Binary Mode = [A5][Encoding] Source Mode = [Encoding]





Signal Descriptions



APPENDIX B SIGNAL DESCRIPTIONS

This appendix provides reference information for the external signals of the 8x930. Pin assignments for the device are shown in Figure B-1 (8x930Ax) and Figure B-2 (8x930Hx) and are listed by functional category in Table B-1.

Table B-2 describes each of the signals. It lists the signal type (input, output, power, or ground) and the alternative functions of multi-function pins. Table B-3 shows how configuration bits RD1:0 (referred to in Table B-2) configure the A17, A16, RD#, WR# and PSEN# pins for external memory accesses.




Figure B-1. 8x930Ax 68-pin PLCC Package




Figure B-2. 8x930Hx 68-pin PLCC Package

B-2

intal

Address & Data		Input/Ou
Name	Pin	Name
AD0/P0.0	17	P1.0/T2
AD1/P0.1	16	P1.1/T2EX
AD2/P0.2	15	P1.2/ECI
AD3/P0.3	14	P1.3/CEX0
AD4/P0.4	13	P1.4/CEX1
AD5/P0.5	12	P1.5/CEX2
AD6/P0.6	11	P1.6/CEX3/WAIT#
AD7/P0.7	10	P1.7/CEX4/A17/W0
A8/P2.0	9	P3.0/RXD
A9/P2.1	8	P3.1/TXD
A10/P2.2	7	P3.4/T0
A11/P2.3	6	P3.5/T1
A12/P2.4	5	
A13/P2.5	4	
A14/P2.6	3	
A15/P2.7	2	
P3.7/RD#/A16	27	
P1.7/CEX4/A17/WCLK	35	1

Table B-1. 68-pin PLCC Signal Assignments Arranged by Functional Category

USB						
Name	Pin					
PLLSEL0	44					
PLLSEL1	42					
PLLSEL2	43					
D _{MO}	54					
D _{P0}	55					
D _{M1} †	57					
D _{P1} †	58					
D _{M2} †	45					
D _{P2} †	46					
D _{M3} †	48					
D _{P3} †	49					
SOF#	50					
ECAP	53					
OVRI# †	59					
UPWEN# †	60					

Processor Control						
Name	Pin					
P3.2/INT0#	22					
P3.3/INT1#	23					
EA#	67					
RST	41					
XTAL1	38					
XTAL2	39					

Power & Ground				
Name Pin				
V _{cc}	36, 68			
V _{CCP}	19, 51			
AV _{cc}	40			
EA#	67			
V _{ss}	1, 37			
V _{SSP}	18, 52			

Bus Control & Status				
Name	Pin			
P3.6/WR#	26			
P3.7/RD#/A16	27			
ALE	66			

† 8*x*930H*x* only.

Signal Name	Туре	Description	Alternate Function
A17	0	Address Line 17. Output to memory as 18th external address bit in extended bus applications. Selected with bits RD1:0 in configuration byte UCONFIG0. See Table B-3.	P1.7/CEX4/WCLK
A16	0	Address Line 16. Output to memory as 17th external address bit in extended bus applications. Selected with bits RD1:0 in configuration byte UCONFIG0. See Table B-3 and RD#, WR#, and PSEN#.	RD#
A15:8†	0	Address Lines. Upper address lines for external memory.	P2.7:0
AD7:0 [†]	1/0	Address/Data Lines. Multiplexed lower address lines and data lines for external memory.	P0.7:0
ALE	0	Address Latch Enable. ALE signals the start of an external bus cycle and indicates that valid address information is available on lines A15:8 and AD7:0. An external latch can use ALE to demultiplex the address from the address/data bus.	—
AV _{cc}	PWR	Analog V_{cc} . A separate V_{cc} input for the phase-locked loop circuitry.	—
CEX2:0 CEX3 CEX4	1/0	Programmable Counter Array (PCA) Input/Output Pins. These are input signals for the PCA capture mode and output signals for the PCA compare mode and PCA PWM mode.	P1.5:3 P1.6/WAIT# P1.7/A17/WCLK
D _{M0} , D _{P0}	I/O	USB Port 0 . D_{P0} and D_{M0} are the data plus and data minus lines of USB port 0, the upstream differential port. These lines do not have internal pullup resistors. For low-speed devices, provide an external 1.5 K Ω pullup resistor at D_{M0} . For full-speed devices, provide an external 1.5 K Ω pullup resistor at D_{P0} .	_
		NOTE: For the 8x930Ax, either D_{P0} or D_{M0} must be pulled high. Otherwise a continuous SEO (USB reset) will be applied to these inputs causing the 8x930Ax to stay in reset.	
		For the 8x930Hx, provide an external 1.5 K Ω pullup resistor at D_{P0} so the device indicates to the host that it is a full-speed device.	
D _{M1} , D _{P1} D _{M2} , D _{P2} D _{M3} , D _{P3}	1/0	USB Ports 1, 2, 3 (8X930Hx only). D_{P1} , D_{P2} , D_{P3} , D_{M1} , D_{M2} , and D_{M3} , are the data plus and data minus lines of USB ports 1, 2, and 3, the three downstream differential ports. These lines do not have internal pulldown resistors. Provide an external 15 K Ω pulldown resistor at each of these pins.	-
EA#		External Access. Directs program memory accesses to on- chip or off-chip code memory. For EA# strapped to ground, all program memory accesses are off-chip. For EA# strapped to $V_{\rm CC}$, program accesses on-chip ROM if the address is within the range of the on-chip ROM; otherwise the access is off-chip. The value of EA# is latched at reset. For devices without on-chip ROM, EA# must be strapped to ground.	_

Table B-2. Signal Descriptions

[†] The descriptions of A15:8/P2.7:0 and AD7:0/P0.7:0 are for the nonpage-mode chip configuration. If the chip is configured for page-mode operation, port 0 carries the lower address bits (A7:0), and port 2 carries the upper address bits (A15:8) and the data (D7:0).

SIGNAL DESCRIPTIONS

intel

Signal Name	Туре	Description	Alternate Function
ECAP	Ι	External Capacitor . Connect a 1 μ F or larger capacitor between this pin and V _{ss} to ensure proper operation of the differential line drivers.	_
ECI	1	PCA External Clock Input . External clock input to the 16-bit PCA timer.	P1.2
INT1:0#	I	External Interrupts 0 and 1 . These inputs set the IE1:0 interrupt flags in the TCON register. Bits IT1:0 in TCON select the triggering method: edge-triggered (high-to-low) or level triggered (active low). INT1:0 also serves as external run control for timer1:0 when selected by GATE1:0# in TCON.	P3.3:2
OVRI#	I	Overcurrent Sense (8X930H <i>x</i> only). Sense input to indicate an overcurrent condition for a bus-powered USB device on an external down-stream port. Active low.	—
P0.7:0	I/O	Port 0. This is an 8-bit, open-drain, bidirectional I/O port.	AD7:0
P1.0 P1.1 P1.2 P1.5:3 P1.6 P1.7	I/O	Port 1 . This is an 8-bit, bidirectional I/O port with internal pullups.	T2 T2EX ECI CEX2:0 CEX3/WAIT# CEX4/A17/WCLK
P2.7:0	1/0	Port 2 . This is an 8-bit, bidirectional I/O port with internal pullups.	A15:8
P3.0 P3.1 P3.3:2 P3.5:4 P3.6 P3.7	1/0	Port 3 . This is an 8-bit, bidirectional I/O port with internal pullups.	RXD TXD INT1:0# T1:0 WR# RD#/A16
PLLSEL2:0	I	Phase-locked Loop Select . Three-bit code selects USB data rate (see Table 2-4 on page 2-10).	-
PSEN#	0	Program Store Enable . Read signal output. Asserted for the memory address range determined by bits RD0:1 in configuration byte UCONFIG0 (see RD# and Table B-3).	_
RD#	0	Read. Read signal output to external data memory. Asserted as determined by bits RD0:1 in configuration byte UCONFIG0. (See PSEN# and Table B-3).	P3.7/A16

Table B-2. Signal Descriptions (Continued)

[†] The descriptions of A15:8/P2.7:0 and AD7:0/P0.7:0 are for the nonpage-mode chip configuration. If the chip is configured for page-mode operation, port 0 carries the lower address bits (A7:0), and port 2 carries the upper address bits (A15:8) and the data (D7:0).

Signal Name				
RST	I	Reset . Reset input to the chip. Holding this pin high for 64 oscillator periods while the oscillator is running resets the device. The port pins are driven to their reset conditions when a voltage greater than V_{H1} is applied, whether or not the oscillator is running. This pin has an internal pulldown resistor which allows the device to be reset by connecting a capacitor between this pin and V_{cc} .		
		Asserting RST when the chip is in idle mode or powerdown mode returns the chip to normal operation.		
RXD	I/O	Receive Serial Data . RXD sends and receives data in serial I/O mode 0 and receives data in serial I/O modes 1, 2, and 3.	P3.0	
SOF#	0	Start of Frame . Start of frame pulse. Active low. Asserted for 8 states (see Table 2-4 on page 2-10) when frame timer is locked to USB frame timing and SOF token or artificial SOF is detected.	_	
T1:0	I	Timer 1:0 External Clock Input. When timer 1:0 operates as a counter, a falling edge on the T1:0 pin increments the count.	P3.5:4	
Т2	I/O	Timer 2 Clock Input/Output . For the timer 2 capture mode, this signal is the external clock input. For the clock-out mode, it is the timer 2 clock output.	P1.0	
T2EX	1	Timer 2 External Input . In timer 2 capture mode, a falling edge initiates a capture of the timer 2 registers. In auto-reload mode, a falling edge causes the timer 2 registers to be reloaded. In the up-down counter mode, this signal determines the count direction: $1 = up$, $0 = down$.	P1.1	
TXD	0	Transmit Serial Data . TXD outputs the shift clock in serial I/O mode 0 and transmits serial data in serial I/O modes 1, 2, and 3.	P3.1	
UPWEN#	0	USB Power Enable (8X930H <i>x</i> only). A low signal on this pin applies power to all three external downstream ports.	—	
V _{cc}	PWR	Supply Voltage. Connect this pin to the +5V supply voltage.	—	
V _{CCP}	PWR	Supply Voltage for I/O buffers. Connect this pin to the +5V supply voltage.	_	
V _{ss}	GND	Circuit Ground. Connect this pin to ground.	— .	
V _{SSP}	GND	Circuit Ground for I/O buffers. Connect this pin to ground.	—	
WAIT#	I	Real-time Wait State Input. The real-time WAIT# input is enabled by writing a logical '1' to the WCON.0 (RTWE) bit at S:A7H. During bus cycles, the external memory system can signal 'system ready' to the microcontroller in real time by controlling the WAIT# input signal on the port 1.6 input.	P1.6/CEX3	

Table B-2. Signal Descriptions (Continued)

[†] The descriptions of A15:8/P2.7:0 and AD7:0/P0.7:0 are for the nonpage-mode chip configuration. If the chip is configured for page-mode operation, port 0 carries the lower address bits (A7:0), and port 2 carries the upper address bits (A15:8) and the data (D7:0).

SIGNAL DESCRIPTIONS

Signal Name	Туре	Description	Alternate Function
WCLK	0	Wait Clock Output. The real-time WCLK output is driven at port 1.7 (WCLK) by writing a logical '1' to the WCON.1 (RTWCE) bit at S:A7H. When enabled, the WCLK output produces a square wave signal with a period of one-half the oscillator frequency.	P1.7/CEX4/A17
WR#	0	Write. Write signal output to external memory (Table B-3)	P3.6
XTAL1		Oscillator Amplifier Input. When implementing the on-chip oscillator, connect the external crystal/resonator across XTAL1 and XTAL2. If an external clock source is used, connect it to this pin.	-
XTAL2	0	Oscillator Amplifier Output . When implementing the on-chip oscillator, connect the external crystal/resonator across XTAL1 and XTAL2. If an external oscillator is used, leave XTAL2 unconnected.	—

Table B-2. Signal Descriptions (Continued)

[†] The descriptions of A15:8/P2.7:0 and AD7:0/P0.7:0 are for the nonpage-mode chip configuration. If the chip is configured for page-mode operation, port 0 carries the lower address bits (A7:0), and port 2 carries the upper address bits (A15:8) and the data (D7:0).

RD1:0	A17/P1.7/ CEX4/WCLK	A16/P3.7/RD#	PSEN#	P3.6/WR#	Features
0 0	A17	A16	Asserted for all addresses	Asserted for writes to all memory locations	256-Kbyte external memory
0 1	P1.7/CEX4/ WCLK	A16	Asserted for all addresses	Asserted for writes to all memory locations	128-Kbyte external memory
1 0	P1.7/CEX4/ WCLK	P3.7 only	Asserted for all addresses	Asserted for writes to all memory locations	64-Kbyte external memory. One additional port pin.
1 1	P1.7/CEX4/ WCLK	RD# asserted for addresses ≤ 7F:FFFFH	Asserted for addresses ≥ 80:0000H	Asserted only for writes to MCS [®] 51 microcontroller data memory locations.	64-Kbyte external memory. Compatible with MCS 51 microcontrollers.

Table B-3. Memory Signal Selections (RD1:0)

NOTE: RD1:0 are bits 3:2 of configuration byte UCONFIG0 (Figure 4-3 on page 4-5).



C

Registers



APPENDIX C REGISTERS

This appendix contains reference information for the 8x930 special function registers (SFRs). The SFR map in Table C-1 provides the address and reset value for 8x930Ax SFRs. SFRs with double borders are endpoint-indexed. For further information, see "Special Function Registers (SFRs)" on page 3-15.

Table C-2 depicts the 8x930Hx SFRs. SFRs with bold borders are port-indexed. SFRs with double borders are endpoint-indexed.

Tables C-3 through C-10 list the SFRs by functional category. "SFR Descriptions" on page C-8 contains descriptive tables of the SFRs arranged alphabetically.

NOTE

Use the prefix "S:" with SFR addresses to distinguish them from other addresses.

"Configuration Bytes" on page C-78 shows the two configuration bytes, UCONFIG0 and UCONFIG1. For information on device configuration, see Chapter 4.



Table C-1. 8x930Ax SFR Map

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8		CH 00000000	CCAP0H xxxxxxxx	CCAP1H xxxxxxxx	CCAP2H xxxxxxxx	ССАРЗН хххххххх	ССАР4Н хххххххх		FF
F0	B 00000000	EPINDEX 1xxxx000	TXSTAT 00000000	TXDAT xxxxxxxx	TXCON 000x0100 [†]	TXFLG 00xx1000	TXCNTL 00000000 [†]	TXCNTH xxxxxx00] F7
E8		CL 00000000	CCAP0L xxxxxxxx	CCAP1L xxxxxxxx	CCAP2L xxxxxxxx	CCAP3L xxxxxxxx	CCAP4L xxxxxxxx		
E0	ACC 00000000	EPCON 00x10000 [†]	RXSTAT 00000000	RXDAT xxxxxxxx	RXCON 0x000100	RXFLG 00xx1000	RXCNTL 00000000 [†]	RXCNTH xxxxxx00] E7
D8	CCON 00x00000	CMOD 00xxx000	CCAPM0 x0000000	CCAPM1 x0000000	CCAPM2 x0000000	CCAPM3 x0000000	CCAPM4 x0000000	PCON1 xxx00000	
D0	PSW 0000000	PSW1 00000000	SOFL 00000000	SOFH 00000000					D7
C8	T2CON 00000000	T2MOD xxxxxx00	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000			CF
C0	FIFLG 00000000	FIFLG1 00000000						EPCONFIG xxxxxxx0	C7
B8	IPL0 x0000000	SADEN 00000000					SPH 0000000		BF
B0	P3 11111111	IEN1 xxxx0000	IPL1 x0000000	IPH1 x0000000				IPH0 x0000000	B7
A8	IEN0 00000000	SADDR 00000000							AF
A 0	P2 11111111		FIE 00000000	FIE1 00000000			WDTRST xxxxxxxx	WCON xxxxxx00	A7
98	SCON 00000000	SBUF xxxxxxxx							9F
90	P1 11111111	· ·							97
88	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000		FADDR 00000000	8F
80	P0 11111111	SP 00000111	DPL 00000000	DPH 00000000		DPXL 00000001		PCON 00XX0000	87
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	-
		MCS 251 r	nicrocontroll	er SFRs		Endpoint-ir	ndexed SFRs	3	

[†] For EPCON, TXCON, TXCNTL, and RXCNTL, the reset value depends on the endpoint pair selected. Refer to the register definition tables in Appendix C or Chapter 7, "USB Function."

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
5		CH 00000000	CCAP0H xxxxxxxx	CCAP1H xxxxxxxx	CCAP2H xxxxxxxx	CCAP3H xxxxxxxx	CCAP4H xxxxxxxx	
	B 00000000	EPINDEX 1xxxxx00	TXSTAT 00000000	TXDAT ^{††}	TXCON 000x0100 [†]	TXFLG 00xx1000	TXCNTL 00000000 [†]	TXCNTH xxxxxx00
5	HIFLG 0xxxxx00	CL 00000000	CCAP0L xxxxxxxx	CCAP1L XXXXXXXX	CCAP2L XXXXXXXX	CCAP3L xxxxxxxx	CCAP4L XXXXXXXX	
1	ACC 00000000	EPCON 00x10000 [†]	RXSTAT 00000000	RXDAT xxxxxxxx	RXCON 0x000100	RXFLG 00xx1000	RXCNTL 00000000 [†]	RXCNTH xxxxxx00
;	CCON 00x00000	CMOD 00xxx000	CCAPM0 x0000000	CCAPM1 x0000000	CCAPM2 x0000000	CCAPM3 x0000000	CCAPM4 x0000000	PCON1 xxx000000
)	PSW 00000000	PSW1 00000000	SOFL 00000000	SOFH 00000000	HPINDEX xxxxx000	HPSC xxx00000		HPSTAT 0x000100
3	T2CON 00000000	T2MOD xxxxxx00	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000		HPCON xxxxx000
)	FIFLG 00000000	_						
}	IPL0 x0000000	SADEN 00000000					SPH 0000000	
)	P3 11111111	IEN1 xxxxx000	IPL1 x0000000	IPH1 x0000000				IPH0 x0000000
;	IEN0 00000000	SADDR 00000000					HSTAT x0000000	
)	P2 1111111	HIE 0xxxxx00	FIE 00000000				WDTRST xxxxxxxx	WCON xxxxxxx00
	SCON 00000000	SBUF xxxxxxxx	HPPWR xxx1000x					
	P1 11111111							HADDR 00000000
•	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000		FADDR 00000000
	P0 11111111	SP 00000111	DPL 00000000	DPH 00000000		DPXL 00000001		PCON 00XX0000
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
[1	microcontroll				Port-indexe	ed SFRs

Table C-2. 8X930Hx SFR Map

[†] For EPCON, TXCON, TXDAT, TXCNTL, and RXCNTL the reset value depends on the endpoint pair selected. Refer to the register definition tables in Appendix C or Chapter 7, "USB Function."

^{††} For hub endpoint 1 (EPINDEX = 1000 0001), the only endpoint SFR implemented is TXDAT. A separate TXDAT register definition table is provided for this endpoint (see Chapter 8, "USB Hub.")

C.1 SFRS BY FUNCTIONAL CATEGORY

Mnemonic	Name	Address
ACC [†]	Accumulator	S:E0H
B†	B register	S:F0H
PSW	Program Status Word	S:D0H
PSW1	Program Status Word 1	S:D1H
SP†	Stack Pointer – LSB of SPX	S:81H
SPH [†]	Stack Pointer High – MSB of SPX	S:BEH
	Data Pointer (2 bytes)	_
DPL [†]	Low Byte of DPTR	S:82H
DPH [†]	High Byte of DPTR	S:83H
DPXL [†]	Data Pointer Extended, Low	S:85H
PCON	Power Control	S:87H
PCON1	USB Power Control.	S:DFH
WCON	Wait State Control Register	S:A7H

Table C-3. Core SFRs

intel

[†]These SFRs can also be accessed by their corresponding registers in the register file.

Mnemonic	Description	Address
FIE	USB Function Interrupt Enable Register.	S:A2H
FIE1	USB Function Interrupt Enable Register.	S:A3H
FIFLG	USB Function Interrupt Flag Register.	S:C0H
FIFLG1	USB Function Interrupt Flag Register.	S:C1H
HIE	Hub Interrupt Enable Register.	S:A1H
HIFLG	Hub Interrupt Flag Register.	S:E8H
IEN0	Interrupt Enable Register 0.	S:A8H
IEN1	Interrupt Enable Register1.	S:B1H
IPL0	Interrupt Priority Low Register 0.	S:B8H
IPH0	Interrupt Priority High Register 0.	S:B7H
IPL1	Interrupt Priority Low Register 1.	S:B2H
IPH1	Interrupt Priority High Register 1.	S:B3H
SOFH	Start of Frame High Register.	S:D3H
SOFL	Start of Frame Low Register.	S:D2H

Table C-4. Interrupt System SFRs

C-4

Mnemonic	Name	Address
P0	Port 0	S:80H
P1	Port 1	S:90H
P2	Port 2	S:A0H
P3	Port 3	S:B0H

Table C-5. I/O Port SFRs

Table C-6. Serial I/O SFRs

Mnemonic	Name	Address
SCON	Serial Control	S:98H
SBUF	Serial Data Buffer	S:99H
SADEN	Slave Address Mask	S:B9H
SADDR	Slave Address	S:A9H

Table C-7. USB Function SFRs

Mnemonic	Name	Address
EPCON	Endpoint Control Register.	S:E1H
EPCONFIG	Endpoint Configuration Register	S:C7H
EPINDEX	Endpoint Index Register.	S:F1H
FADDR	Function Address Register.	S:8FH
RXCNTH	Receive FIFO Byte-Count High Register.	S:E7H
RXCNTL	Receive FIFO Byte-Count Low Register.	S:E6H
RXCON	Receive FIFO Control Register.	S:E4H
RXDAT	Receive FIFO Data Register.	S:E3H
RXFLG	Receive FIFO Flag Register.	S:E5H
RXSTAT	Endpoint Receive Status Register.	S:E2H
TXCNTH	Transmit Count High Register.	S:F7H
TXCNTL	Transmit Count Low Register.	S:F6H
TXCON	Transmit FIFO Control Register.	S:F4H
TXDAT	Transmit FIFO Data Register.	S:F3H
TXFLG	Transmit Flag Register.	S:F5H
TXSTAT	Endpoint Transmit Status Register.	S:FAH

Mnemonic	Name	Address
HADDR	Hub Address Register.	S:97H
HPCON	Hub Port Control.	S:CFH
HPINDEX	Hub Port Index Register.	S:D4H
HPPWR	Hub Port Power Control.	S:9AH
HPSC	Hub Port Status Change.	S:D5H
HPSTAT	Hub Port Status.	S:D7H
HSTAT	Hub Status and Configuration.	S:AEH

Table C-8. USB Hub SFRs

Mnemonic	Name	Address	
TL0	Timer/Counter 0 Low Byte	S:8AH	
TH0	Timer/Counter 0 High Byte	S:8CH	
TL1	Timer/Counter 1 Low Byte	S:8BH	
TH1	Timer/Counter 1 High Byte	S:8DH	
TL2	Timer/Counter 2 Low Byte	S:CCH	
TH2	Timer/Counter 2 High Byte	S:CDH	
TCON	Timer/Counter 0 and 1 Control	S:88H	
TMOD	Timer/Counter 0 and 1 Mode Control	S:89H	
T2CON	Timer/Counter 2 Control	S:C8H	
T2MOD	Timer/Counter 2 Mode Control	S:C9H	
RCAP2L	Timer 2 Reload/Capture Low Byte	_ S:CAH	
RCAP2H	Timer 2 Reload/Capture High Byte	S:CBH	
WDTRST	WatchDog Timer Reset	S:A6H	

Table C-9. Timer/Counter and Watchdog Timer SFRs

Mnemonic	Name	Address	
CCON	PCA Timer/Counter Control	S:D8H	
CMOD	PCA Timer/Counter Mode	S:D9H	
CCAPM0	PCA Timer/Counter Mode 0	S:DAH	
CCAPM1	PCA Timer/Counter Mode 1	S:DBH	
CCAPM2	PCA Timer/Counter Mode 2	S:DCH	
CCAPM3	PCA Timer/Counter Mode 3	S:DDH	
CCAPM4	PCA Timer/Counter Mode 4	S:DEH	
CL	PCA Timer/Counter Low Byte	S:E9H	
СН	PCA Timer/Counter High Byte	S:F9H	
CCAP0L	PCA Compare/Capture Module 0 Low Byte	S:EAH	
CCAP1L	PCA Compare/Capture Module 1 Low Byte	S:EBH	
CCAP2L	PCA Compare/Capture Module 2 Low Byte	S:ECH	
CCAP3L	PCA Compare/Capture Module 3 Low Byte	S:EDH	
CCAP4L	PCA Compare/Capture Module 4 Low Byte	S:EEH	
CCAP0H	PCA Compare/Capture Module 0 High Byte	S:FAH	
CCAP1H	PCA Compare/Capture Module 1 High Byte	S:FBH	
CCAP2H	PCA Compare/Capture Module 2 High Byte	S:FCH	
ССАРЗН	PCA Compare/Capture Module 3 High Byte	S:FDH	
CCAP4H	PCA Compare/Capture Module 4 High Byte	S:FEH	

Table C-10	Programmable	Counter Array	(PCA) SFRs
	riogrammabie	oounici Anay	

C.2 SFR DESCRIPTIONS

This section contains descriptions of all 8x930 SFRs. They are presented in alphabetical order.

NOTE

SFR bits are firmware read/write unless otherwise noted in the bit definition. SFRs may be accessed only as bytes; they may not be accessed as words or dwords

		Accumulator.
Bit Number	Bit Mnemonic	Function
		Accumulator Contents
7		0
register R1 source and	1 (also named A destination for c	SFR access to the accumulator, which resides in the register file as byte CC). Instructions in the MCS [®] 51 architecture use the accumulator as both alculations and moves. Instructions in the MCS 251 architecture assign no These instructions can use byte registers $Rm(m = 0-15)$ interchangeably.
ACC		Address: S:E0H Reset State: 0000 0000B

В		Address: Reset State:	S:F0H 0000 0000B
file. The B	register is used	provides SFR access to byte register R10 (also named B) in as both a source and destination in multiply and divide oper ster is available for use as one of the byte registers Rm, m	ations. For all
		B Register Contents	f. Print Print
D	Bit	Function	
Bit Number	Mnemonic	Function	

0

CCAPxH, CCAPxL (x = 0-4)

Address:

Reset State:

CCAP0H,L S:FAH, S:EAH CCAP1H,L S:FBH, S:EBH CCAP2H,L S:FCH, S:ECH CCAP3H,L S:FDH, S:EDH CCAP4H,L S:FEH, S:EEH XXXX XXXXB

PCA Module Compare/Capture Registers. These five register pairs store the 16-bit comparison value or captured value for the corresponding compare/capture modules. In the PWM mode, the low-byte register controls the duty cycle of the output waveform.

7

High/Low Byte of Compare/Capture Values

Bit Number	Bit Mnemonic	Function	
7:0	CCAP <i>x</i> H.7:0 CCAP <i>x</i> L.7:0	High byte of PCA comparison or capture values. Low byte of PCA comparison or capture values.	

$\mathsf{CCAPM}x \, (x = 0 - 4)$

Address: CCAPM0 S:DAH CCAPM1 S:DBH CCAPM2 S:DCH CCAPM3 S:DDH CCAPM4 S:DEH

intel

0

Reset State: x000 0000B

PCA Module Compare/Capture Registers. These five register pairs store the 16-bit comparison value or captured value for the corresponding compare/capture modules. In the PWM mode, the low-byte register controls the duty cycle of the output waveform.

1

- FCOMX CAPPY CAPNY	MATX TOGX PWMX ECCFX

Bit Number	Bit Mnemonic	Function
7		Reserved:
		The value read from this bit is indeterminate. Write a zero to this bit.
6	ECOM <i>x</i>	Compare Modes:
		ECOMx = 1 enables the module comparator function. The comparator is used to implement the firmware timer, high-speed output, pulse width modulation, and watchdog timer modes.
5	CAPPx	Capture Mode (Positive):
		CAPP $x = 1$ enables the capture function with capture triggered by a positive edge on pin CEX x .
4	CAPN <i>x</i>	Capture Mode (Negative):
		CAPN $x = 1$ enables the capture function with capture triggered by a negative edge on pin CEX x .
3	MATx	Match:
		Set ECOMx and MATx to implement the firmware timer mode. When MATx = 1, a match of the PCA timer/counter with the compare/capture register sets the CCFx bit in the CCON register, flagging an interrupt.
2	TOG <i>x</i>	Toggle:
		Set ECOM <i>x</i> , MAT <i>x</i> , and TOG <i>x</i> to implement the high-speed output mode. When $TOGx = 1$, a match of the PCA timer/counter with the compare/capture register toggles the CEX <i>x</i> pin.
1	PWM <i>x</i>	Pulse Width Modulation Mode:
		PWMx = 1 configures the module for operation as an 8-bit pulse width modulator with output waveform on the CEXx pin.
0	ECCF <i>x</i>	Enable CCF <i>x</i> Interrupt:
		Enables compare/capture flag CCF <i>x</i> in the CCON register to generate an interrupt request.

CCON		Address: S:D8H Reset State: 00x0 0000B
		Register. Contains the run control bit and overflow flag for the PCA pare/capture flags for the five PCA compare/capture modules.
7		0
CF	CR	- CCF4 CCF3 CCF2 CCF1 CCF0
Bit Number	Bit Mnemonic	Function
7	CF	PCA Timer/Counter Overflow Flag:
		Set by hardware when the PCA timer/counter rolls over. This generates an interrupt request if the ECF interrupt enable bit in CMOD is set. CF can be set by hardware or firmware but can be cleared only by firmware.
6	CR	PCA Timer/Counter Run Control Bit:
		Set and cleared by firmware to turn the PCA timer/counter on and off.
5	-	Reserved:
		The value read from this bit is indeterminate. Write a zero to this bit.
4:0	CCF4:0	PCA Module Compare/Capture Flags:
		Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF <i>x</i> interrupt enable bit in the corresponding CCAPM <i>x</i> register is set. Must be cleared by firmware.

 CH, CL
 Address:
 S:F9H

 S:E9H
 S:E9H

 Reset State:
 0000 0000B

 CH, CL Registers. These registers operate in cascade to form the 16-bit PCA timer/counter.
 0

 7
 0

 High/Low Byte PCA Timer/Counter
 0

Bit Number	Bit Mnemonic	Function	
7:0	CH.7:0	High byte of the PCA timer/counter	
	CL.7:0	Low byte of the PCA timer/counter	



0

PCA Timer/Counter Mode Register. Contains bits for selecting the PCA timer/counter input, disabling the PCA timer/counter during idle mode, enabling the PCA WDT reset output (module 4 only), and enabling the PCA timer/counter overflow interrupt.

7

CIDL WDTE CPS1 CPS0 ECF

Bit Number	Bit Mnemonic	Function					
7	CIDL	PCA Timer/Counter Idle Control:					
		CIDL = 1 disables the PCA timer/counter during idle mode. CIDL = 0 allows the PCA timer/counter to run during idle mode.					
6	WDTE	Watchdog Timer Enable:					
		WDTE = 1 enables the watchdog timer output on PCA module 4. WDTE = 0 disables the PCA watchdog timer output.					
5:3		Reserved:					
		Values read from these bits are indeterminate. Write zeros to these bits.					
2:1	CPS1:0	PCA Timer/Counter Input Select:					
		PS1 CPS0					
		$ \begin{array}{ccc} 0 & 0 & F_{CLK}/6 \\ 0 & 1 & F_{CLK}/2 \\ 1 & 0 & Timer \ 0 \ overflow \\ 1 & 1 & External \ clock \ at \ ECl \ pin \ (maximum \ rate = F_{OSC}/8 \) \end{array} $					
0	ECF	PCA Timer/Counter Interrupt Enable:					
		ECF = 1 enables the CF bit in the CCON register to generate an interrupt request.					

Bit Number 7:0	Bit Mnemonic DPH.7:0	Function Data Pointer High:	-
		Function	
<u>1999 - Angel Angel Angel</u>	o general constraint date		
7 ROTHNA		DPH Contents	0
the upper b	oyte of the 16-bit	ovides SFR access to register file location 58 (also named I data pointer, DPTR. Instructions in the MCS [®] 51 architectu s, and for a jump instruction (JMP @A+DPTR). See also Df	re use DPTR
		Address: Reset State:	S:83H 0000 0000B

DPL	Address: Reset State:	S:82H 0000 0000B

Data Pointer Low. DPL provides SFR access to register file location 59 (also named DPL). DPL is the low byte of the 16-bit data pointer, DPTR. Instructions in the MCS^{\oplus} 51 architecture use the 16-bit data pointer for data moves, code moves, and for a jump instruction (JMP @A+DPTR). See also DPH and DPXL.

7

DPL Contents

Bit Number	Bit Mnemonic	Function	
7:0	DPL.7:0	Data Pointer Low:	
		Bits 0-7 of the extended data pointer, DPX (DR56).	

0



0

DPXL

Address: S:85H Reset State: 0000 0001B

Data Pointer Extended Low. DPXL provides SFR access to register file location 57 (also named DPXL). Location 57 is the lower byte of the upper word of the extended data pointer, DPX = DR56, whose lower word is the 16-bit data pointer, DPTR. See also DPH and DPL.

DPXL Contents

7

	Bit Number	Bit Mnemonic		Function
	7:0	DPXL.7:0	Data Pointer Extended Low:	

Bits 16-23 of the extended data pointer, DPX (DR56).

	EPCON (Endpoint-indexed)		Address: S:E1H Reset State: Endpoint 0 0011 0101B Function Endpoints 1, 2, 3 0001 0000B				
	•	Control Registe	r. This SFR configures the operation of the endpoint specified by EPINDEX.				
	7 RXSTL	TXSTL	0 CTLEP RXSPM RXIE RXEPEN TXOE TXEPEN				
	Bit Number	Bit Mnemonic	Function				
	7	RXSTL	Stall Receive Endpoint:				
			Stall Receive Endpoint: Set this bit to stall the receive endpoint. Clear this bit only when the host has intervened through commands sent down endpoint 0. When this bit is set and RXSETUP is clear, the receive endpoint will respond with a STALL handshake to a valid OUT token. When this bit is set and RXSETUP is set, the receive endpoint will NAK. This bit does not affect the reception of SETUP tokens by a control endpoint.				
	6	TXSTL	Stall Transmit Endpoint:				
			Set this bit to stall the transmit endpoint. This bit should be cleared only when the host has intervened through commands sent down endpoint 0. When this bit is set and RXSETUP is clear, the receive endpoint will respond with a STALL handshake to a valid IN token. When this bit is set and RXSETUP is set, the receive endpoint will NAK				
	5	CTLEP	Control Endpoint: [†] Set this bit to configure the endpoint as a control endpoint. Only control endpoints are capable of receiving SETUP tokens.				
	4	RXSPM	Receive Single Packet Mode: [†]				
			 Set this bit to configure the receive endpoint for single data packet operation. When enabled, only a single data packet is allowed to reside in the receive FIFO. NOTE: For control endpoints (CTLEP=1), this bit should be set for single packet mode operation as the recommended firmware model. However, it is possible to have a control endpoint configured in dual packet mode as long as the firmware handles the endpoint correctly. 				
	3	RXIE	Receive Input Enable:				
			Set this bit to enable data from the USB to be written into the receive FIFO. If cleared, the endpoint will not write the received data into the receive FIFO and at the end of reception, but will return a NAK handshake on a valid OUT token if the RXSTL bit is not set. This bit does not affect a valid SETUP token. A valid SETUP token and packet overrides this bit if it is cleared, and place the receive data in the FIFO.				
†			NDEX = 1000 0000, $8x930Hx$ only), bits 5 and 4 are hard-wired to '1' since hub ontrol endpoint.				



EPCON (Continued) (Endpoint-indexed)		Address: Reset State:	Endpoint 0 Function Endpoints 1, 2,	S:E1H 0011 0101B 3 0001 0000B		
Endpoint C	Control Registe	r. This SFR configures the ope	ration of the endpoint specifie	d by EPINDEX.		
7			•	0		
RXSTL	TXSTL	CTLEP RXSPM	RXIE RXEPEN TXC	E TXEPEN		
Bit Number	Eunction					
2	RXEPEN	Receive Endpoint Enable:	Receive Endpoint Enable:			
		Set this bit to enable the receive endpoint. When disabled, the endpoint does not respond to a valid OUT or SETUP token. This bit is hardware read- only and has the highest priority among RXIE and RXSTL. Note that endpoint 0 is enabled for reception upon reset.				
1	TXOE	Transmit Output Enable:				
		This bit is used to enable the data in TXDAT to be transmitted. If cleared, the endpoint returns a NAK handshake to a valid IN token if the TXSTL bit is not set.				
0	TXEPEN	Transmit Endpoint Enable:				
		This bit is used to enable the transmit endpoint. When disabled, the endpoint does not respond to a valid IN token. This bit is hardware read only. Note that endpoint 0 is enabled for transmission upon reset.				
		NDEX = 1000 0000, 8 <i>x</i> 930H <i>x</i> o ontrol endpoint.	only), bits 5 and 4 are hard-wi	red to '1' since hul		

	Configuration Reg			dpoint pair op	tion or four-endpo	oint pair option as
Bit Number	Bit Mnemonic			Fun	ction	
7:1		Reserved:				
		Write zeroe	es to these l	oits.		
0	SIXEPPEN	Six-endpoi	nt pair enab	le: ^{††}		
		Set this bit	Set this bit to select the six-endpoint pair (6EPP) configuration, whic provides the following FIFO sizes (bytes).			
		EPINDEX	FFSZ1:0	Transmit FIFO	Receive FIFO	
		0xxx x000	xx	16	16	
		0xxx x001	00 ^{†††}	256	256	
		0xxx x010	XX	32	32 32	
		0xxx x011	XX XX	32 32	32	
		0xxx x101	xx	16	16	
				the four-endp FIFO sizes (b		configuration, which
		EPINDEX	FFSZ1:0	Transmit FIFO	Receive FIFO	
		0xxx xx00	XX	16	16	
		0xxx xx01	00	256	256	
		}	01	512 1024	512 0	
		1	10 11	1024	1024	
		0xxx xx10	xx	16	16	
		0xxx xx11	xx	16	16	

**** When using function endpoint 1 in the six-endpoint pair configuration, clear the FFSZ1:0 bits in TXCON to select the 256-byte size for the transmit and receive FIFOs.



EPINDEX		Address: S:F1H Reset State: 1xxx x000B
		This register identifies the endpoint pair. Its contents select the transmit and ve as an index to endpoint-specific SFRs.
8X930H <i>x</i>	HORF	EPINX1 EPINX0
8X930A <i>x</i> 4 EPP	- 7	EPINX1 EPINX0
8X930A <i>x</i> 6 EPP		EPINX2 EPINX1 EPINX0
Bit Number	Bit Mnemonic	Function
7	HORF	Hub/function Bit:
	(8X930H <i>x</i>)	1 = Hub. Selects USB hub FIFOs and SFRs.0 = Function. Selects USB function FIFOs and SFRs.
	(8X930Ax)	Reserved: Although the reset state for this bit is "1", always write a zero to this bit for 8X930Ax applications.
6:3		Reserved:
		Write zeros to these bits.
2	— 8X930H <i>x</i> or 8X930A <i>x</i> (4 EPP)	Reserved: Write a zero to this bit. 8 <i>x</i> 930H <i>x</i>
1:0	EPINX1:0 8X930H <i>x</i> or 8X930A <i>x</i> (4 EPP)	Endpoint Index: EPINDEX [†] 0xxx xx00 Function Endpoint 0 0xxx xx01 Function Endpoint 1 0xxx xx10 Function Endpoint 2 0xxx xx11 Function Endpoint 3
2:0	EPINX2:0 8X930Ax (6 EPP)	Endpoint Index: EPINDEX [†] 0xxx x000 Function Endpoint 0 0xxx x001 Function Endpoint 1 0xxx x010 Function Endpoint 2 0xxx x011 Function Endpoint 3 0xxx x100 Function Endpoint 4 0xxx x101 Function Endpoint 5
FIFO pair	r. The value in [.]	dentifies the endpoint pair and selects the associated transmit and receive this register plus SFR addresses select the associated bank of endpoint- TXCON, TXFLG, TXCNTH/L, RXDAT, RXCON, RXFLG, RXCNTH/L, RXSTAT).



0

FADDR Address: S:8FH Reset State: 0000 0000B

Function Address Register. This SFR holds the address for the USB function. During bus enumeration it is written with a unique value assigned by the host.

7

- A6:0

Bit Number	Bit Mnemonic	Function
7		Reserved:
		Write a zero to this bit.
6:0	A6:0	7-bit Programmable Function Address:
		This register is programmed through the commands received via endpoint 0 on configuration, which should be the only time the firmware should change the value of this register. This register is read-only by hardware.



-	FIE	Address: Reset State:	S:A2H 0000 0000B	
	Function Interrupt Enable Register Enables and disables the receive	and transmit done	interrunts for	

Function Interrupt Enable Register. Enables and disables the receive and transmit done interrupts for the four function endpoints.

7	0
FRXIE3 FTXIE3 FRXIE2 FTXIE2	FRXIE1 FTXIE1 FRXIE0 FTXIE0

Bit Number	Bit Mnemonic	Function
7	FRXIE3	Function Receive Interrupt Enable 3:
		Enables receive done interrupt for endpoint 3 (FRXD3).
6	FTXIE3	Function Transmit Interrupt Enable 3:
		Enables transmit done interrupt for endpoint 3 (FTXD3).
5	FRXIE2	Function Receive Interrupt Enable 2:
		Enables the receive done interrupt for endpoint 2 (FRXD2).
4	FTXIE2	Function Transmit Interrupt Enable 2:
		Enables the transmit done interrupt for endpoint 2 (FTXD2).
3	FRXIE1	Function Receive Interrupt Enable 1:
		Enables the receive done interrupt for endpoint 1 (FRXD1).
2	FTXIE1	Function Transmit Interrupt Enable 1:
		Enables the transmit done interrupt for endpoint 1 (FTXD1).
1	FRXIE0	Function Receive Interrupt Enable 0:
		Enables the receive done interrupt for endpoint 0 (FRXD0).
0	FTXIE0	Function Transmit Interrupt Enable 0:
		Enables the transmit done interrupt for endpoint 0 (FTXD0).
		eans the interrupt is enabled and will cause an interrupt to be signaled to r. A '0' means the associated interrupt source is disabled and cannot

the microcontroller. A '0' means the associated interrupt source is disabled and cannot cause an interrupt, even though the interrupt bit's value is still reflected in the FIFLG register.

	•	Address: S:A3H Reset State: 0000 0000B legister 1. Available on the 8 <i>x</i> 930A <i>x</i> only, this register enables and insmit done interrupts for function endpoints four and five.		
7		0 		
Bit Number	Bit Mnemonic	Function		
7:4	_	Reserved:		
3	FRXIE5	Function Receive Done Interrupt Enable 5: Enables receive done interrupt for endpoint 5 (FTXD5).		
2	FTXIE5	Function Transmit Interrupt Enable 5: Enables the transmit done interrupt for endpoint 5 (FTXD5).		
1	FRXIE4	Function Receive Interrupt Enable 4: Enables the receive done interrupt for endpoint 4 (FRXD4).		
0	FTXIE4	Function Transmit Interrupt Enable 4: Enables the transmit done interrupt for endpoint 4 (FTXD4).		
in	terrupt to the CF	5:4 or FTXIE.5:4 is set, the interrupt is enabled and it will cause an PU, when a transmit of receive done flag is set. If the FRXIE.5:4 and ed, the interrupt is disabled. All these bits can be read/write by firmware.		



0

FIFLG	Address: Reset State:	S:C0H 0000 0000B
Function Interrupt Flag Register. Contains the USB Function flags for non-isochronous endpoints.	s Transmit and Receive Do	one interrupt

7

FRXD3 FTXD3 FRXD2 FTXD2	FRXD1 FTXD1 FRXD0 FTXD0

Bit Number	Bit Mnemonic	Function
7	FRXD3	Function Receive Done Flag, Endpoint 3
6	FTXD3	Function Transmit Done Flag, Endpoint 3
5	FRXD2	Function Receive Done Flag, Endpoint 2
4	FTXD2	Function Transmit Done Flag, Endpoint 2
3	FRXD1	Function Receive Done Flag, Endpoint 1
2	FTXD1	Function Transmit Done Flag, Endpoint 1
1	FRXD0	Function Receive Done Flag, Endpoint 0
0	FTXD0	Function Transmit Done Flag, Endpoint 0

NOTES:

- 1. For all bits in the Interrupt Flag Register, a '1' indicates that an interrupt is actively pending; a '0' indicates that the interrupt is not active. The interrupt status is shown regardless of the state of the corresponding interrupt enable bit in the FIE.
- 2. Bits are set-only by hardware and clearable in firmware. Firmware can also set the bits for test purposes, allowing the interrupt to be generated in firmware.

3. A set bit indicates either: Valid data waiting to be serviced in the RX FIFO for the indicated endpoint and that the data was received without error and has been acknowledged; or Data was received with a Receive Data Error requiring firmware intervention to be cleared.

FIFLG1		Address: Reset State: 00	S:C1H 00 0000B		
Function Interrupt Flag Register 1. Available on the 8x930Ax only, this register contains the USB Function's Transmit and Receive Done interrupt flags for non-isochronous endpoints.					
7			0		
		- FRXD5 FTXD5 FRXD4	FTXD4		
a <u>liji, ¹ en andre siji</u> e.	n 1977 a national se airs an Chairteann		<u>1911 - 2016 - 2016 - 20</u>		
Bit Number	Bit Mnemonic	Function			
7:4		Reserved:			
7:4	-	Reserved: Write zeros to these bits.			
7:4 3	FTXD5				
	FTXD5 FTXD5	Write zeros to these bits.			
3		Write zeros to these bits. Function Receive Done Flag, Endpoint 5:			

NOTES:

1. For all bits in the Interrupt Flag Register, a '1' indicates that an interrupt is actively pending; a '0' indicates that the interrupt is not active. The interrupt status is shown regardless of the state of the corresponding interrupt enable bit in the FIE.

2. Bits are set-only by hardware and clearable in firmware. Firmware can also set the bits for test purposes, allowing the interrupt to be generated in firmware.

3. A set bit indicates either: Valid data waiting to be serviced in the RX FIFO for the indicated endpoint and that the data was received without error and has been acknowledged; or Data was received with a Receive Data Error requiring firmware intervention to be cleared.

HADDR

Hub Address Register. This SFR holds the address for the hub device. During bus enumeration it is written with a unique value assigned by the host.

Address:

Reset State:

7

— Hub Address

Bit Number	Function
7	Reserved.
	Write a zero to this bit.
6:0	Hub address register:
	Updated using a SET_ADDRESS USB host request. This address is used by the HIU to perform token decoding.

HIE	Address: Reset State:	S:A1H 0xxx xx00B
Hub Interrupt Enable Register. Enables and disables the receive endpoint 0.	and transmit done inte	rrupts for hub
7		0

-	-	- III -	—	_	HRXE0	HTXE0
		l			······	

Bit Mnemonic	Function
	Reserved:
	Write zeros to these bits.
HRXE0	HRXE0:
	Enable the hub endpoint 0 receive done interrupt (HRXD0). †
HTXE0	HTXE0:
	Enable the hub endpoint 0 transmit done interrupt (HTXD0). [†]
-	

[†] For both bits, a '1' means the interrupt is enabled, and will cause an interrupt to be signaled to the microcontroller. A '0' means the associated interrupt source is disabled and cannot cause an interrupt, even though its value is still reflected in the HIFLG register.

Updated using a SET_ADDRESS USB host request. This address is used by the HIU to perform token decoding.

IANUAL



0

S:97H

0000 0000B

REGISTERS



HIFLG	Address: Reset State:	S:E8H 0xxx xx00B
Hub Interrupt Flag Register. Contains the hub's transmit ar endpoint 0.	nd receive done interrupt flag	s for hub
7		0

	- HRXD0 HTXD0
--	---------------

Bit Number	Bit Mnemonic	Function
7:2		Reserved:
		Write zeros to these bits.
1	HRXD0	Hub Receive Done, Endpoint 0.:
		Hardware sets this bit to indicate that there is either: (1) valid data waiting to be serviced in the receive data buffer for hub endpoint 0 and that the data was received without error and has been acknowledged; or (2) that data was received with a FIFO error requiring firmware intervention to be cleared.
0	HTXD0	Hub Transmit Done, Endpoint 0:
		Hardware sets this bit to indicate that one of two conditions exists in the transmit data buffer for hub endpoint 0: (1) the transmit data has been transmitted and the host has sent acknowledgment which was successfully received; or (2) a FIFO-related error occurred during transmission of the data packet, which requires servicing by firmware to be cleared.

NOTES:

1. Note that because the HIFLG appears in the first SFR column, it is a bit-addressable SFR. All bits are set in hardware and cleared by firmware. Firmware can also set these bits for test purposes, allowing the interrupt to be generated by firmware.

 For both HRXD0 and HTXD0, a '1' indicates that an interrupt is actively pending; a '0' indicates that the interrupt is not active. The interrupt status is shown regardless of the state of the corresponding interrupt enable bit in the HIE.



Hub Port C resume a	-	r. Firmware writes to this register to disable, enable, reset, suspend, and		
7		0		
-		HPCON2 HPCON1 HPCON0		
Bit Number	Bit Mnemonic	Function		
7:3	_	Reserved:		
		Write zeros to these bits.		
2:0	HPCON.2:0	Encoded Hub Port Control Commands:		
·		All bits should be set and cleared by firmware after receiving the USB requests ClearPortFeature and SetPortFeature from the host. The bits are encoded as follows (all other bit combinations are ignored by the hardware).		
		000 — Disable port 001 — Enable port 010 — Reset and enable port 011 — Suspend port 100 — Resume port		
		See Table 8-6 for a complete description of the encoded hub port control commands.		



	HPINDEX		Address S:D4H Reset State xxxx x000B			
	Hub Port Index Register. This register contains the binary value of the port whose HPSC, HPSTAT, and HPCON registers are to be accessed.					
	7		0			
		liter a iteri	HPIDX2 HPIDX1 HPIDX0			
	Bit Number	Bit Mnemonic	Function			
	7:3		Reserved:			
			Write zeros to these bits.			
	2:0	HPIDX.2:0	Port Index Select:			
			Used to select the port to be indexed by the following registers: HPSC, HPSTAT, and HPCON. This register is hardware read-only. The ports are addressed using the following HPID.2:0 bit combinations:			
			Port 1 = "001" Port 2 = "010" Port 3 = "011" Port 4 = "100" (internal port)			
N	NOTE: Port 0 = "000" (the root port) and all other combinations not shown above are not valid port indexes and are ignored.					

Hub Port F	Power Control I	Register. This register is used to control power to the hub's downstream ports
7		C
_		
Bit Number	Bit Mnemonic	Function
7:5		Reserved:
		The value read from these bits is indeterminate. Write zeros to these bits.
4	HPPWR.4	Port Power Control Register for USB Port 4 (read-only):
		Port 4 is an internal port and is always powered on. This bit is hard-wired to '1.'
3:1 HPPWR.3.1 Por		Port Power Control Register for USB Ports 1-3:
		Bit 3 is power control for port 3, bit 2 for port 2, and bit 1 for port 1. These bits are set and cleared by firmware via a USB host request SetPortFeature with the PORT_POWER feature selector. These bits will also be cleared by hardware upon detection of an over-current condition. This is done to prevent oscillation of the UPWEN# pin during an over-current condition with bus-powered devices.
		A value of '1' enables power to the downstream port and puts the port in a disconnected state. A value of '0' turns the downstream port power off. NOTE: The UPWEN# pin is set to '1' only if all three port power enable bits (bits 3:1) are '0,' due to the use of a ganged (shared) power enable scheme.
0		Reserved:

The value read from this bit is indeterminate. Write a zero to this bit.

HPPWR

Reset State: xxx1 000xB Hub Port Power Control Register. This register is used to control power to aam norto a huh'a dawa

Address:

intel

S:9AH

HPSC		Address: S:D5H Reset State: xxx0 0000B				
	Hub Port Status Change Register. This register indicates a change in status for a port, including over- current, reset, suspend, enable and connect status.					
7		0				
<u>-</u>		- RSTSC - PSSC PESC PCSC				
Bit Number	Bit Mnemonic	Function				
7:5	·	Reserved:				
		Write zeros to these bits.				
4	RSTSC	Reset Status Change (read-, clear-only):				
		This bit is cleared in firmware via the USB host request ClearPortFeature with a C_PORT_RESET feature selector. '1' indicates reset of port complete; '0' indicates no change.				
	Port x (x =1,2,3): This bit is set by hardware approximately 10 msec aft receipt of a port reset and enable command (SetPortFeature with PORT RESET feature selector).					
	Port 4: This bit is set by hardware at the EOF2 point near the end of after completion of the hardware-timed reset due to firmware exect port reset and enable command (SetPortFeature with PORT_RES) feature selector).					
3	_	Reserved:				
		Write a zero to this bit.				
2	PSSC	Port Suspend Status Change (read-, clear-only):				
		This bit is cleared by firmware upon a USB host request ClearPortFeature with C_PORT_SUSPEND feature selector. '1' = resume process complete; '0' = no change. The resume process is initiated by firmware upon reception of a SetPortFeature request with a PORT_SUSPEND feature selector.				
		Port x ($x=1,2,3$): This bit is set by hardware upon completion of the firmware- initiated resume process.				
	Port 4: This bit is set by hardware 20 msec after the next EOF2 point after completion of the resume process.					
NOTE: Bits are returned as part of the second word (2 bytes) in response to a Get Port Status request from the USB host. The upper 11 MSbs are reserved and always '0' per USB 1.0: 0000 0000 000.4.3.2.1.0 (MSB at left)						



	HPSC (Cor	ntinued)	Address: S:D5H Reset State: xxx0 0000B		
	Hub Port Status Change Register. This register indicates a change in status for a port, including over- current, reset, suspend, enable and connect status.				
	7				
RSTSC - PSSC PESC			- RSTSC - PSSC PESC PCSC		
	Bit Number	Bit Mnemonic	Function		
	1	PESC	Port Enable/Disable Status Change (read, clear-only):		
			This bit's status does not change due to USB requests. This bit is cleared by firmware via the USB host request ClearPortFeature with a C_PORT_ENABLE feature selector. '1' indicates port enabled/ disabled status change; '0' indicates no change.		
			Port x ($x=1,2,3$): This bit is set by hardware due to hardware events only (this bit indicates the port was disabled due to babble, physical disconnects, or overcurrent).		
	Port 4: This bit is set by hardware at the EOF2 point near the end due to hardware events only (e.g., the port was disabled due to b				
	0	PCSC	Port Connect Status Change (read-, clear-only):		
This bit is cleared by firmwa C_PORT_CONNECTION f			This bit is cleared by firmware via a USB host request ClearPortFeature with C_PORT_CONNECTION feature selector. '1' indicates connect status change; '0' indicates no change.		
			Port x ($x=1,2,3$): This bit is set by hardware at the EOF2 point near the end of a frame due to hardware connects and disconnects.		
			Port 4: This bit is set by hardware at the next EOF2 after completion of a hub reset (since the internal port is always connected).		
N	NOTE: Bits are returned as part of the second word (2 bytes) in response to a Get Port Status request from the USB host. The upper 11 MSbs are reserved and always '0' per USB 1.0: 0000 0000 000.4.3.2.1.0 (MSB at left)				



suspend, k	ow-speed devi	Reset State: $0x00\ 0100B$. This register indicates the current status for a port, including power, reset, ce, enable, connect, D _P , and D _M status.		
DPSTAT	DMSTAT	LSSTAT PPSTAT PRSTAT PSSTAT PESTAT PCSTAT		
Bit Number	Bit Mnemonic	Function		
7	DPSTAT	D _P Status (read-only):		
		Value of D_P for port x at end of last frame. Firmware must return this bit in response to a GetBusState request from the host.		
		Port x (x =1,2,3): Set and cleared by hardware at the EOF2 point near the end of a frame (used for diagnostics).		
		Port 4: Hard-wired to '1', since there is no D_P signal for the embedded port		
3	DMSTAT	D _M Status (read-only):		
		Value of D_M for port <i>x</i> at end of last frame. Firmware must return this bit in response to a GetBusState request from the host.		
		Port x (x =1,2,3): Set and cleared by hardware at the EOF2 point near the end of a frame (used for diagnostics).		
		Port 4: Hard-wired to '0', since there is no D_M signal for the embedded port.		
ł	PPSTAT	Port Power Status (read-only):		
		Port x (x =1,2,3): Set and cleared by hardware based on the present power status of the port, as controlled either by firmware using the HPPWR register, or by an overcurrent condition in hardware. '1' = port x is powered on. '0' = port x is powered off. The port x power status is only sampled at the EOF2 point near end-of-frame. Port 4: Hard-wired to '1', since the internal function is always powered-on.		
5	LSSTAT	Low-speed Device Attach Status (read-only):		
-		Port x (x =1,2,3): Set and cleared by hardware upon detection of the presence or absence of a low-speed device at the EOF2 point near end-of-frame. '1' = low-speed device is attached to port x . '0' = full-speed device is attached to port x .		
		Port 4: Hard-wired to '0' (full-speed), since port 4 is permanently attached to the embedded USB function.		

Firmware returns the bits of this register in the first word of the 8x930Hx' response to the host's GetPortStatus request. See "GetPortStatus Request Firmware" on page 9-24.

Overcurrent indication is not represented on a per-port basis because the 8x930Hx supports ganged power control and overcurrent indication.



HPSTAT (C	continued)	Address: S:D7H Reset State: 0x00 0100B		
Hub Port Status Register. This register indicates the current status for a port, including power, reset, suspend, low-speed device, enable, connect, D _P , and D _M status.				
7		0		
DPSTAT	DMSTAT	LSSTAT PPSTAT PRSTAT PSSTAT PESTAT PCSTAT		
Bit Number	Bit Mnemonic	Function		
3	PRSTAT	Port Reset Status (read-only):		
		Port x (x =1,2,3): Set and cleared by hardware as a result of initiating a port x reset by writing to HPCON. '1' = reset signaling is currently asserted for port x . '0' = reset signaling is not asserted. Sampled only at the EOF2 point near end of frame.		
		Port 4: Same as port x.		
2	PSSTAT	Port Suspend Status (read-only):		
		Port x ($x=1,2,3$): Set and cleared by hardware as controlled by firmware via HPCON. '1' = port x is currently suspended. '0' = not suspended. Sampled only at the EOF2 point near end of frame.		
		Port 4: Same as port x.		
1	PESTAT	Port Enable/Disable Status (read-only):		
		Port x (x =1,2,3): Set and cleared by hardware as controlled by firmware via HPCON. '1' = port x is currently enabled. '0' = port is disabled. Sampled only at the EOF2 point near end of frame.		
		Port 4: Same as port x.		
0	PCSTAT	Port Connect Status (read-only):		
		Port x connect status from previous frame time.		
		Port x (x =1,2,3): Set and cleared by hardware after sampling the connect state at EOF2 near the end of the present frame. '1' = device is present on port x . '0' = device is not present. This bit will be set if either a physical connection is detected, or during a hub reset when a downstream device is already connected. This bit will be cleared if a disconnect is detected.		
		Port 4: Hard-wired to '1', since the internal function is permanently connected.		

Firmware returns the bits of this register in the first word of the 8x930Hx' response to the host's GetPortStatus request. See "GetPortStatus Request Firmware" on page 9-24.

Overcurrent indication is not represented on a per-port basis because the 8x930Hx supports ganged power control and overcurrent indication.

C-32



0

HSTAT	Address: Reset State:	S:AEH x000 0000B
Hub Status and Configuration Pagistar, This SEP contains	bits for romoto waka-up rog	loet status

Hub Status and Configuration Register. This SFR contains bits for remote wake-up request, status and status change indicators for over-current and hub endpoint 1 stall and enable.

7	

- HRWUPE EP1STL EP1EN OVISC	<u>own</u>
-----------------------------	------------

Bit Number	Bit Mnemonic	Function	
7		Reserved:	
		The value read from this bit is indeterminate. Write a zero to this bit.	
6	HRWUPE	Hub Remote Wake-up Enable Bit:	
		Set if the device is currently enabled to request remote wake-up. This bit is modified through the SetFeature and ClearFeature requests using the DEVICE_REMOTE_WAKEUP feature selector. When '0,' a hub cannot propagate resume signaling for connect/disconnect and resume events detected on downstream ports. NOTE: Do not set this bit until after the hub is enumerated and the host issues a SET_FEATURE command with a DEVICE_ REMOTE_WAKEUP feature selector.	
5	EP1STL	Hub Endpoint 1 Stall Field:	
		Set to '1' via the USB SetFeature request with endpoint stall feature selector. When '1,' will force a stall response when endpoint 1 is addressed. Reset with USB ClearFeature request with endpoint stall feature selector.	
4	EP1EN	Hub Endpoint 1 Enable:	
		 Set to '1' upon receipt of a USB SetConfiguration request value of 0001H. Endpoint 1 cannot respond unless this bit is set. Bit is reset upon receipt of configuration value other than 0001H or a system or USB reset. NOTE: This bit must be set in order for the UPWEN# pin to enable power to the downstream ports. Downstream power cannot be applied until this is done. 	
3	OVISC	Hub Over-current Indicator Status Change (read/clear-only): †	
		Set to '1' if change is detected in the over-current status, even if the condition goes away before it is detected by firmware. Cleared via a USB ClearFeature request with C_HUB_OVER_CURRENT feature selector. Cleared to '0' if no change.	
2		Reserved:	
		The value read from this bit is indeterminate. Write a zero to this bit.	
		ponse to a Get Hub Status request from the USB host. This response is a dding (MSB at left): 0000 0000 0000 00[3] 0 0000 0000 0000 0	



FAT (Continued) Address: S:A Reset State: x000 000					
	iguration Register. This SFR contains bits for remote w dicators for over-current and hub endpoint 1 stall and e		əst, status		
			0		
- HRW	PE EPISTL EPIEN OVISC -	OVI	_		
	onic Function				
OVI	Latest Over-current Indicator (read-only): †				
	Hardware sets and clears this bit via the OVRI over-current condition. '0' indicates normal pow				
	Reserved:				
	The value read from this bit is indeterminate. V	Nrite a zero to	o this bit.		
	Reserved:				



0

IENO	Address: Reset State:	S:A8H 0000 0000B
Interrupt Enable Register 0. IEN0 contains two types of interr		enable bit

(EA) enables/disables all of the interrupts (including those in IEN1), except the TRAP interrupt, which is always enabled. The remaining bits enable/disable the other individual interrupts.

7
1

EA EC ET2 ES ET	T1 EX1 ET0 EX0
-----------------	----------------

Bit Number	Bit Mnemonic	Function
7	EA	Global Interrupt Enable:
		Setting this bit enables all interrupts that are individually enabled by bits 0–6 of this register, as well as the interrupts enabled by the bits in the IEN1 SFR.
·		Clearing this bit disables all interrupts, except the TRAP interrupt, which is always enabled.
6	EC	PCA Interrupt Enable:
		Setting this bit enables the PCA interrupt.
5	ET2	Timer 2 Overflow Interrupt Enable:
		Setting this bit enables the timer 2 overflow interrupt.
4	ES	Serial I/O Port Interrupt Enable:
		Setting this bit enables the serial I/O port interrupt.
3	ET1	Timer 1 Overflow Interrupt Enable:
		Setting this bit enables the timer 1 overflow interrupt.
2	EX1	External Interrupt 1 Enable:
		Setting this bit enables external interrupt 1.
1	ET0	Timer 0 Overflow Interrupt Enable:
		Setting this bit enables the timer 0 overflow interrupt.
0	EX0	External Interrupt 0 Enable:
		Setting this bit enables external interrupt 0.

intel

IEN1		Address: S:B1H Reset State: xxxx x000H
Interrupt Er	nable Register 1.	. Contains the enable bits for the USB interrupts.
7		0
entes <u>se</u> ntrativos Ant <u>icos s</u> entrativos Anticos sentrativos sentrativos sentrativos sentrativos sentrativos sentrativos sentrativos s		ESR EF ESOF
Bit Number	Bit Mnemonic	Function
7:3		Reserved:
		Values read from these bits are indeterminate. Write zeros to these bits.
2	ESR	Enable Suspend/Resume:
		USB global suspend/resume interrupt enable bit.
1	EF	Enable Function:
		Transmit/Receive Done interrupt enable bit for non-isochronous USB function endpoints.
0	ESOF	Enable USB Hub/Start of Frame:
		Any start-of-frame interrupt enable for isochronous endpoints, or USB hub interrupt enable.

REGISTERS

IPH0				Address: Reset State:	S:B7H x000 0000B
Interrupt Prior priority level fr			er 0. IPH0, together with IPL0, ass nest):	signs each interru	upt in IEN0 a
	IPH0.x	IPL0.x	Priority Level		
	0	0	0 (lowest priority)		
	0	1	1		
	1	0	2		
	1	1	3 (highest priority)		
7					0
· · · · · · · · · · · · · · · · · · ·	IPH0.6	IPH0.5	IPH0.4 IPH0.3 IPH	10.2 IPH0.1	IPH0.0

Bit Number	Bit Mnemonic	Function			
7	—	Reserved. The value read from this bit is indeterminate. Write a zero to this bit.			
6	IPH0.6	PCA Interrupt Priority Bit High			
5	IPH0.5	Timer 2 Overflow Interrupt Priority Bit High			
4	IPH0.4	Serial I/O Port Interrupt Priority Bit High			
3	IPH0.3	Timer 1 Overflow Interrupt Priority Bit High			
2	IPH0.2	External Interrupt 1 Priority Bit High			
1	IPH0.1	Timer 0 Overflow Interrupt Priority Bit High			
0	IPH0.0	External Interrupt 0 Priority Bit High			



IPH1			Address: S:B3H Reset State: x000 0000B
	riority High Cor el from 0 (lowes		er 1. IPH1, together with IPL1, assigns each interrupt in IEN1 a hest):
	IPH1. <i>x</i>	IPL1.x	Priority Level
	0	0	0 (lowest priority)
	0	1	1
	1	0	2
	1	1	3 (highest priority)
_			
7			
			0 — — IPH1.2 IPH1.1 IPH1.0
7 Bit Number	Bit Mnemonic		
Bit		Reserve	- IPH1.2 IPH1.1 IPH1.0
Bit Number			- IPH1.2 IPH1.1 IPH1.0
Bit Number		Values r	Function
Bit Number 7:3	Mnemonic —	Values r Global S	IPH1.2 IPH1.1 IPH1.0 Function ed: read from these bits are indeterminate. Write zeros to these bits.

REGISTERS

IPL0			Address: S:B8H Reset State: x000 0000B
•	ority Low Cor from 0 (lowe	0	r 0. IPL0, together with IPH0, assigns each interrupt in IEN0 a nest):
	IPH0. <i>x</i>	IPL0.x	Priority Level
	0	0	0 (lowest priority)
	0	1	1
	1	0	2
	1	1	3 (highest priority)
7			0
	IPL0.6	IPL0.5	IPL0.4 IPL0.3 IPL0.2 IPL0.1 IPL0.0

Bit Number	Bit Mnemonic	Function
7	_	Reserved. The value read from this bit is indeterminate. Write a zero to this bit.
6	IPL0.6	PCA Interrupt Priority Bit Low
5	IPL0.5	Timer 2 Overflow Interrupt Priority Bit Low
4	IPL0.4	Serial I/O Port Interrupt Priority Bit Low
3	IPL0.3	Timer 1 Overflow Interrupt Priority Bit Low
2	IPL0.2	External Interrupt 1 Priority Bit Low
1	IPL0.1	Timer 0 Overflow Interrupt Priority Bit Low
0	IPL0.0	External Interrupt 0 Priority Bit Low



0

IPL1			Address: S:B2H Reset State: x000 0000B
	iority Low Cont I from 0 (lowest		er 1. IPL1, together with IPH1, assigns each interrupt in IEN1 a ghest):
	IPH1. <i>x</i>	IPL1.x	Priority Level
	0	0	0 (lowest priority)
	0	1	1
	1	0	2
	1	1	3 (highest priority)
7			0
			- IPL1.2 IPL1.1 IPL1.0
Bit Number	Bit Mnemonic		Function
7:3		Reserv	ved:
		Values	read from these bits are indeterminate. Write zeros to these bits.
2	IPL1.2	Global	Suspend/Resume Interrupt Priority Bit Low
1	IPL1.1	USB F	unction Interrupt Priority Bit Low

P0	Address: Reset State:	S:80H 1111 1111B

USB Hub/SOF Interrupt Priority Bit Low

Port 0. P0 is the SFR that contains data to be driven out from the port 0 pins. Read-modify-write instructions that read port 0 read this register. The other instructions that read port 0 read the port 0 pins. When port 0 is used for an external bus cycle, the CPU always writes FFH to P0, and the former contents of P0 are lost.

7

0

IPL1.0

P0 Contents

Bit Number	Bit Mnemonic	Function	
7:0	P0.7:0	Port 0 Register:	
		Write data to be driven onto the port 0 pins to these bits.	



P1		Address: Reset State:	S:90H 1111 1111B
		contains data to be driven out from the port 1 pins. Read-mod read this register. Other instructions that read port 1 read th	
		P1 Contents	
Bit Number	Bit Mnemonic	P1 Contents Function	

Bit Number	Bit Mnemonic	Function	
		12 Contents	
		contains data to be driven out from the port 2 pins. Read-mod Pread this register. Other instructions that read port 2 read the P2 Contents	
		Address: Reset State:	S:A0H 1111 1111B



		Address: S:B0H Reset State: 1111 1111B Intains data to be driven out from the port 3 pins. Read-modify-write read this register. Other instructions that read port 3 read the port 3 pins. 0
	an an la saidhean	P3 Contents
Bit Number	Bit Mnemonic	Function

Number	Mnemonic	Function	
7:0	P3.7:0	Port 3 Register:	
		Write data to be driven onto the port 3 pins to these bits.	

PCON		Address: S:87H Reset State: 00xx 0000B			
powerdowr	n modes. Also co -the double bauc	ontains the power off flag (POF) and bits for enabling the idle and ontains two general-purpose flags and two bits that control serial I/O d rate bit and a bit that selects whether accesses to SCON.7 are to the FE			
7		0			
SMOD1	SMODO	LC POF GF1 GF0 PD IDL			
Bit Number	Bit Mnemonic	Function			
7	SMOD1	Double Baud Rate Bit:			
		When set, doubles the baud rate when timer 1 is used and mode 1, 2, or 3 is selected in the SCON register. See "Baud Rates" on page 13-10.			
6	SMOD0	SCON.7 Select:			
		When set, read/write accesses to SCON.7 are to the FE bit. When clear, read/write accesses to SCON.7 are to the SM0 bit. See the SCON register (Figure 13-2 on page 13-4).			
5	LC	Low-clock Mode Enable:			
		Setting this bit forces the internal clock (F_{CLK}) distributed to the CPU and peripherals (but not the USB module) to 3 MHz. This bit is automatically set after a reset. Clearing this bit through firmware returns F_{CLK} to the clock frequency determined by pins PLLSEL2:0.			
4	POF	Power Off Flag:			
		Set by hardware as V_{CC} rises above 3 V to indicate that power has been off or V_{CC} had fallen below 3 V and that on-chip volatile memory is indeterminate. Set or cleared by firmware.			
3	GF1	General Purpose Flag:			
		Set or cleared by firmware. One use is to indicate whether an interrupt occurred during normal operation or during idle mode.			
2	GF0	General Purpose Flag:			
		Set or cleared by firmware. One use is to indicate whether an interrupt occurred during normal operation or during idle mode.			
1	PD	Powerdown Mode Bit:			
		When set, activates powerdown mode. This bit should only be set if the GSUS bit is also set. Cleared by hardware when an interrupt or reset occurs.			
0	IDL	Idle Mode Bit:			
•		When set, activates idle mode. Cleared by hardware when an interrupt or reset occurs. If IDL and PD are both set, PD takes precedence.			

PCON1					Address: set State:	S:0DFH xxx0 0000B
		er. Facilitates the control tion, and remote wal			obal susper	nd and
7						0
—	-	- URDIS	URST	RWU	GRSM	GSUS
	•					
Bit Numbe	Bit r Mnemonic		F	unction		

Bit Number	Bit Mnemonic	Function		
7:5		Reserved:		
		The value read from these bits are indeterminate. Write zeroes to these bits.		
4	URDIS	USB Reset Disable:		
	(8 <i>x</i> 930A <i>x</i>)	When clear by firmware, a chip reset occurs upon receiving of a USB reset signal. This resets the MCS [®] 251 core, USB blocks and all peripherals.		
		When set by firmware, the MCS 251 core and peripherals will not reset when a USB reset signal is detected. Upon detecting a USB reset signal, the 8x930Ax resets all the USB blocks (FIFOs, FIU, SIE, and transceiver), sets the URST bit and generates a USB reset interrupt (refer to the description of URST).		
	URDIS (8X930H <i>x</i>)	Reserved:		
		The value read from these bits are indeterminate. Write zeroes to these bits.		
3	URST (8 <i>x</i> 930A <i>x</i>)	USB Reset Flag:		
		This flag will be set by hardware when a USB reset occurs, regardless of whether the ESR bit in the IEN1 register is enabled or disabled. The URST also serves as the interrupt bit, ORed with GRSM and GSUS bits to generate an interrupt. Should be cleared by firmware when serving the USB reset interrupt.		
	URST (8 <i>x</i> 930H <i>x</i>)	Reserved:		
		The value read from these bits are indeterminate. Write zeroes to these bits.		
2	RWU	Remote Wake-up Bit:		
		1 = wake-up. This bit is used by the USB function to initiate a remote wake-up. Set by firmware to drive resume signaling on the USB lines to the host or upstream hub. Cleared by hardware. Note: do not set this bit unless the USB function is suspended (GSUS = 1 and GRSM = 0). See Figure 15-3 on page 15-11.		
Firmware sh	ould prioritize G	RSM over GSUS if both bits are set simultaneously.		



PCON1	(Continued)		Address: Reset State:	S:0DFH xxx0 0000B
		ister. Facilitates the control and status relating to ration, and remote wake-up of the 8 <i>x</i> 930.	o global suspe	nd and
7				0
		- URDIS URST RWU	GRSM	GSUS
1	GRSM	Global Resume Bit:		
		1 = resume. Set by hardware when a globa USB lines. This bit is ORed with GSUS to g Cleared by firmware when servicing the glo interrupt. (This bit can also be set/cleared b This bit is not set if remote wakeup is used on page 15-11.	penerate the in bal suspend/r by firmware for	terrupt [†] esume testability.)
0	GSUS	Global Suspend Bit:		
		1 = suspend. This bit is set by hardware wh detected on the USB lines. This bit is ORec generate the interrupt. [†] During this ISR, firm to enter the suspend mode. Cleared by firm See Figure 15-3 on page 15-11.	d with the GRS	M bit to set the PD bit
[†] Firmwar	e should prioritize	GRSM over GSUS if both bits are set simultan	eously.	

PSW		Address: S:D0H Reset State: 0000 0000B
CY	AC	F0 RS1 RS0 OV UD P
Bit Number	Bit Mnemonic	Function
7	CY	Carry Flag:
		The carry flag is set by an addition instruction (ADD, ADDC) if there is a carry out of the MSB. It is set by a subtraction (SUB, SUBB) or compare (CMP) if a borrow is needed for the MSB. The carry flag is also affected by logical bit, bit move, multiply, decimal adjust, and some rotate and shift instructions (see Table 5-10).
6	AC	Auxiliary Carry Flag:
		The auxiliary carry flag is affected only by instructions that address 8-bit operands. The AC flag is set if an arithmetic instruction with an 8-bit operand produces a carry out of bit 3 (from addition) or a borrow into bit 3 (from subtraction). Otherwise, it is cleared. This flag is useful for BCD arithmetic (see Table 5-10).
5	F0	Flag 0: This general-purpose flag is available to the user.
4:3	RS1:0	Register Bank Select Bits 1 and 0:
4.0	1131.0	These bits select the memory locations that comprise the active bank of the register file (registers R0–R7).
		RS1 RS0 Bank Address
		0 0 0 00H–07H 0 1 1 08H–0FH 1 0 2 10H–17H 1 1 3 18H–1FH
2	ov	Overflow Flag:
		This bit is set if an addition or subtraction of signed variables results in an overflow error (i.e., if the magnitude of the sum or difference is too great for the seven LSBs in 2's-complement representation). The overflow flag is also set if a multiplication product overflows one byte or if a division by zero is attempted.
1	UD	User-definable Flag:
		This general-purpose flag is available to the user.
0	Р	Parity Bit:
		This bit indicates the parity of the accumulator. It is set if an odd number of bits in the accumulator are set. Otherwise, it is cleared. Not all instructions update the parity bit. The parity bit is set or cleared by instructions that change the contents of the accumulator (ACC, Register R11).

PSW1		Address: S:D1H Reset State: 0000 0000B
7		C
CY	AC	N RS1 RS0 OV Z
Bit Number	Bit Mnemonic	Function
7	CY	Carry Flag:
		Identical to the CY bit in the PSW register.
6	AC	Auxiliary Carry Flag:
•		

6	AC	Auxiliary Carry Flag:
		Identical to the AC bit in the PSW register.
5	N	Negative Flag:
		This bit is set if the result of the last logical or arithmetic operation was negative (i.e., bit $15 = 1$). Otherwise it is cleared.
4-3	RS1:0	Register Bank Select Bits 0 and 1:
		Identical to the RS1:0 bits in the PSW register.
2	OV	Overflow Flag:
		Identical to the OV bit in the PSW register.
1	Z	Zero Flag:
		This flag is set if the result of the last logical or arithmetic operation is zero. Otherwise it is cleared.
0		Reserved:
		The value read from this bit is indeterminate. Write a zero to this bit.

RCAF	P2H, RCAP2L	Address:	RCAP2H	S:CBH	
			RCAP2L	S:CAH	
		Reset State:		0000 0000B	
		This was determined as the state of the bit was been as			

Timer 2 Reload/Capture Registers. This register pair stores 16-bit values to be loaded into or captured from the timer register (TH2/TL2) in timer 2.

7

High/Low Byte of Timer 2 Reload/Capture Value

Bit Number	Bit Mnemonic	Function	
7:0	RCAP2H.7:0	ligh byte of the timer 2 reload/recapture register	
	RCAP2L.7:0	Low byte of the timer 2 reload/recapture register	

RXCNTH, RXCNTL		Address:			S:E7H S:E6H
(Endpoint-i	indexed)	Reset States:			0.2011
	,		Endpoint 1	RXCNTH RXCNTL	xxxx xx00B 0000 0000B
			Other Endpoints [†]	RXCNTL	xxx0 0000B
		High and Low Registers. High and Low Registers High			
15 (RXCN	Т)	Endpo	int 1		8
<u>.</u>			· - · -	BC9	BC8
7 (RXCNT	L)				0
BC7	BC6	BC5 BC4	BC3 BC2	BC1	BC0
7 (RXCNT		Other End	Incints [†]		0
	-)				
_		— BC4	BC3 BC2	BC1	BC0
Bit Number	Bit Mnemonic		Function		
Endpoint 1		· · · · · · · · · · · · · · · · · · ·	······································		
15:10		Reserved. Write zeros to t	these bits.		
~ ~	BC9:0	Receive Byte Count. Ten-bit, ring buffer byte. S		unt (RXCNT).	Implemented
9:0		for function endpoint 1 on	iy.		
		for function endpoint 1 on	.y.		
Other End	points [†]				
Other End 7:0	-	Reserved. Write zeros to			
Other End	points [†] — BC4:0		these bits.	RXCNT). 3.	

RXCON (Endpoint-in	ndexed)	Address: S:E4H Reset State: 0x00 0100B
Receive FII	FO Control Re	gister. Controls the receive FIFO specified by EPINDEX.
7		0
RXCLR		RXWS RXFFRC RXISO ARM ADVWM REVWP
Bit Number	Bit Mnemonic	Function
7	RXCLR	Clear the Receive FIFO:
		Set this bit to flush the entire receive FIFO. All flags in RXFLG revert to their reset states (RXEMP is set; all other flags clear). The ARM, RXISO and RXWS bits in this register and the RXSEQ bit in the RXSTAT register are not affected by this operation. Hardware clears this bit when the flush operation is completed.
6	-	Reserved:
		Values read from this bit are indeterminate. Write zero to this bit.
5	RXWS	Receive FIFO Wait-state Read:
		At the 8x930 core frequency of 12 MHz, not all instructions that access the receive FIFO are guaranteed to work due to critical paths inherent in the 8x930 architecture. While all MOV instructions from the receive FIFO are guaranteed to work at 12 MHz, arithmetic instructions (e.g., ADD, SUB, etc.) where the receive FIFO is the source and the register file the destination may not work at this speed. For applications using arithmetic instructions, set the RXWS bit to read the receive FIFO with one wait state — this will eliminate the critical path. This bit is not reset when the RXCLR bit is set.
4	RXFFRC	FIFO Read Complete: [†]
		Set this bit to release the receive FIFO when a data set read is complete. Setting this bit "clears" the RXFIF "bit" (in the RXFLG register) corresponding to the data set that was just read. Hardware clears this bit after the RXFIF bit is cleared. All data from this data set must have been read. Note that FIFO Read Complete only works if STOVW and EDOVW are cleared.
3	RXISO	Isochronous Data Type: [†]
		Set this bit to indicate that the receive FIFO is programmed to receive isochronous data and to set up the USB Interface to handle an isochronous data transfer. This bit is not reset when the RXCLR bit is set; it must be cleared by firmware.
		led. ADVWM and REVWP, which control the write marker and write pointer for test purposes,



RXCON (C (Endpoint-ii	,				Address: Reset State:	S:E4H 0x00 0100B
Receive FII	FO Control Re	egister. Cont	rols the receive F	FIFO specified by I	EPINDEX.	
7						(
RXCLR		RXWS	RXFFRC	RXISO AF	IM ADVWI	M REVWP
Bit Number	Bit Mnemonic			Function		
2	ARM	Auto Rece	ive Management	:	· · · · · · · · · · · · · · · · · · ·	
			the write pointer he following cone	and write marker a ditions:	are adjusted au	tomatically
		RXISO	RX Status	Write Pointer	Write Mark	(er
		x	ACK	Unchanged	Advanced	I
		0	NAK	Reversed	Unchange	ed
		1	NAK	Unchanged	Advanced	I
		neither clea RXCLR is : NOTE: T	ars nor sets this set. his bit should alv	REVWP or ADVW bit. This is a sticky vays be set, excep	bit that is not re	
1	ADVWM	(For non-A origin of the back recep	e next data set. / tions. Hardware	Set this bit to adva Advancing the writ clears this bit after nly when the REV	e marker is use the write marke	d for back-to- er is advanced
0	REVWP	Reverse W	rite Pointer: †			
		of the last of then re-rec from the sa Hardware of	data set received eive the last data ame origin when clears this bit afte	Set this bit to return d, as identified by t a packet and write the host re-sends er the write pointer VWM, ARM, and F	he write marker to the receive f the same data is reversed. Se	r. The FIU can FIFO starting packet. etting this bit is
			e data packet ag	ta packet is bad. V gain, the write start		
	is recommenc = 0, are used			hich control the w	ite marker and	write pointer

RXDAT (Endpoint-i	ndexed)	Address: S:E3 Reset: xxxx xxx
Receive Fl register.	FO Data Regist	er. Receive FIFO data specified by EPINDEX is stored and read from this
7		
		RXDAT.7:0
Bit Number	Bit Mnemonic	Function
7:0	RXDAT.7:0	To write data to the receive FIFO, the FIU writes to this register. To read data from the receive FIFO, the 8x930 reads from this register. The write pointer and read pointer are incremented automatically after a write and read, respectively.

intel

(Endpoint-indexed)

Address: Reset State:

S:E5H 00xx 1000B

0

Receive FIFO Flag Register. These flags indicate the status of data packets in the receive FIFO specified by EPINDEX.

RXFIF1 RXFIF0 — —	RXEMP RXFULL RXURF RXOVF
The second se	

Bit Number	Bit Mnemonic	. ·		F	unction	
7:6	RXFIF1:0	Receive FI	FO Index Flags:	(read-c	only)	
		FIFO (see write to RX bits are clea	Table 7-5 on pag CNT to reflect the ared in sequence	e 7-26) e additi e after e). The RXFIF bits a ion of a data packe each setting of the	e present in the receive are updated after each et. Likewise, the RXFIF RXFFRC bit. The next- on in dual packet mode.
		RXFIF1:0	Operation	Flag	Next RXFIF1:0	Next Flag
		00 01 10	Adv WM Adv WM Adv WM	X X X	01 01 11	Unchanged Unchanged Unchanged
		00 01 11 10	Set RXFFRC Set RXFFRC Set RXFFRC Set RXFFRC	X X X X	00 00 10/01 00	Unchanged Unchanged Unchanged Unchanged
		ХХ	Rev WP	х	Unchanged	Unchanged
					med to operate in FIF states are 00 a	single packet mode and 01 only.
		rule: Firmw cause statu "decrement immediatel "increments flags before RXFFRC ir NOTE: To	are events cause is change only a ted" by firmware. y. However, a su s" RXFIF only at e and after reads h RXCON. o simplify firmwal	e status t SOF. Therefo ccessfu SOF. F from the re deve	s change immediat RXFIF is "increme ore, setting RXFFR ul USB transaction for traceability, you he receive FIFO ar	must check the RXFIF nd the setting of mmended that you
5:4	—	Reserved: Values read	d from these bits	are inc	determinate. Write	zeros to these bits.
3	RXEMP	Receive FI	FO Empty Flag (read-o	nly):	
		read pointe pointer has longer exis	er and the write p rolled over. Hard ts. This is not a s	ointer dware o sticky b	equals the write m clears the bit when	the empty condition no the current status of
When set, a	ll transmissior	ns are NAKe	d.			



the receive FIFO
na da a taning a taning a sa a
lled over and equals the ondition no longer exists. status of the receive
d from an empty receive o you must clear it in ad pointer will not
lled using the following ately, while USB events an only be caused by t check the RXURF flag RXFFRC bit in RXCON own state. It is he error management V register.
to a full receive FIFO or is a sticky bit that <i>mus</i> ared by hardware if a d already occurred.†
e, thus it is nanagement routine the receive FIFO nains locked in the full
lled using the following ately, while USB events
n t m

(Endpoint-indexed)

Endpoint Receive Status Register. Contains the current endpoint status of the receive FIFO specified by EPINDEX. (Endpoint-indexed SFR)

7

RXSTAT

	RXSOVW RXVOID	

Bit Number	Bit Mnemonic	Function
7	RXSEQ	Receiver Endpoint Sequence Bit (read, conditional write): †
		This bit will be toggled on completion of an ACK handshake in response to an OUT token. This bit will be set (or cleared) by hardware after reception of a SETUP token.
		This bit can be written by firmware if the RXSOVW bit is set when written along with the new RXSEQ value. NOTE: Always verify this bit after writing to ensure that there is no conflict with hardware, which could occur if a new SETUP token is received.
6	RXSETUP	Received Setup Token:
		This bit is set by hardware when a valid SETUP token has been received. When set, this bit causes received IN or OUT tokens to be NAKed until the bit is cleared to allow proper data management for the transmit and receive FIFOs from the previous transaction.
		IN or OUT tokens are NAKed even if the endpoint is stalled (RXSTL or TXSTL) to allow a control transaction to clear a stalled endpoint.
		Clear this bit upon detection of a SETUP token after the firmware is ready to complete the status stage of a control transaction.
5	STOVW	Start Overwrite Flag (read-only):
		Set by hardware upon receipt of a SETUP token for any control endpoint to indicate that the receive FIFO is being overwritten with new SETUP data. When set, the FIFO state (FIF and read pointer) resets and is locked for this endpoint until EDOVW is set. This prevents a prior, ongoing firmware read from corrupting the read pointer as the receive FIFO is being cleared and new data is being written into it. This bit is cleared by hardware at the end of handshake phase transmission of the setup stage.
		This bit is used only for control endpoints.

^{††} For additional information on the operation of these bits see Appendix D, "Data Flow Model."

^{†††} The SIE will handle all sequence bit tracking. This bit should be used only when initializing a new configuration or interface.

intel

S:E2H

ίO

0000 0000B

Address:

Reset State:



RXS (End	TAT Ipoint-in	idexed)	Address: S:E2H Reset State: 0000 0000B
			Register. Contains the current endpoint status of the receive FIFO specified indexed SFR)
7			0
RX	SEQ	RXSETUP	STOVW EDOVW RXSOVW RXVOID RXERR RXACK
_	Bit nber	Bit Mnemonic	Function
4		EDOVW	End Overwrite Flag: [†] This flag is set by hardware during the handshake phase of a SETUP stage. It is set after every SETUP packet is received and must be cleared prior to reading the contents of the FIFO. When set, the FIFO state (FIF and read pointer) remains locked for this endpoint until this bit is cleared. This prevents a prior, ongoing firmware read from corrupting the read pointer after the new data has been written into the receive FIFO. This bit is only used for control endpoints. NOTE: Make sure the EDOVW bit is cleared prior to reading the contents of the FIFO.
3		RXSOVW	Receive Data Sequence Overwrite Bit: [†] Write a '1' to this bit to allow the value of the RXSEQ bit to be overwritten. Writing a '0' to this bit has no effect on RXSEQ. This bit always returns '0' when read. ^{†††}
2		RXVOID	Receive Void Condition (read-only): ^{††}
			This bit is set when no valid data is received in response to a SETUP or OUT token due to one of the following conditions:
			1. The receive FIFO is still locked
			2. The EPCON register's RXSTL bit is set
			This bit is set and cleared by hardware. For non-isochronous transactions, this bit is updated by hardware at the end of the transaction in response to a valid OUT token. For isochronous transactions, it is not updated until the next SOF.
† Und	ler norn	nal operation,	, this bit should not be modified by the user.
†† For	additio	nal informatio	n on the operation of these bits see Appendix D, "Data Flow Model."
		II handle all se on or interface	equence bit tracking. This bit should be used only when initializing a new e.

intel

	RXSTAT (Endpoint-in	ndexed)	Address: S:E2H Reset State: 0000 0000B
		eceive Status X. (Endpoint-i	Register. Contains the current endpoint status of the receive FIFO specified ndexed SFR)
	7		0
	RXSEQ	RXSETUP	STOVW EDOVW RXSOVW RXVOID RXERR RXACK
	Bit Number	Bit Mnemonic	Function
	1	RXERR	Receive Error (read-only): ^{††}
			Set when an error condition has occurred with the reception. Complete or partial data has been written into the receive FIFO. No handshake is returned. The error can be one of the following conditions:
		-	1. Data failed CRC check.
			2. Bit stuffing error.
			3. A receive FIFO goes into overrun or underrun condition while receiving.
			This bit is updated by hardware at the end of a valid SETUP or OUT token transaction (non-isochronous) or at the next SOF on each valid OUT token transaction (isochronous).
			The corresponding FRXD <i>x</i> bit of FIFLG or FIFLG1 (8 <i>x</i> 930A <i>x</i> with 6EPP) is set when active. This bit is updated with the RXACK bit at the end of data reception and is mutually exclusive with RXACK.
	0	RXACK	Receive Acknowledged (read-only): ^{††}
			This bit is set when data is received completely into a receive FIFO and an ACK handshake is sent. This read-only bit is updated by hardware at the end of a valid SETUP or OUT token transaction (non-isochronous) or at the next SOF on each valid OUT token transaction (isochronous).
			The corresponding FRXD <i>x</i> bit of FIFLG or FIFLG1 (8 <i>x</i> 930A <i>x</i> with 6EPP) is set when active. This bit is updated with the RXERR bit at the end of data reception and is mutually exclusive with RXERR.
ŧ	Under nor	nal operation,	this bit should not be modified by the user.
††	For additio	nal informatio	n on the operation of these bits see Appendix D, "Data Flow Model."

^{†††} The SIE will handle all sequence bit tracking. This bit should be used only when initializing a new configuration or interface.

0

SADDR		Address: Reset State:	S:A9H 0000 0000B
Slave Indiv communica		ter. SADDR contains the device's individual address for n	nultiprocessor
7			0
<u>P</u> S-1995		Slave Individual Address	
Bit Number	Bit Mnemonic	Function	
		Function	
Number	Mnemonic	Function	
Number	Mnemonic	Function	S:B9H

Mask Byte Register. This register masks bits in the SADDR register to form the device's given address for multiprocessor communication.

7

Mask for SADDR

Bit Number	Bit Mnemonic	Function
7:0	SADEN.7:0	

SBUF			Address: Reset State:	S:99H xxxx xxxxB
	Buffer. Writing to eceive buffer of the	SBUF loads the transmit buffer of the seria e serial I/O port.	al I/O port. Readi	ng SBUF
		Data Sent/Received by Serial I/O Port		
Bit Number	· Bit Mnemonic	Function		

7



SCON	Address: Reset State:	S:98H 0000 0000B
Serial Port Control Register. SCON contains serial I/O control and select bits and the interrupt flag bits.	d status bits, including	the mode

FE/SM0 SM1 SM2 REN	TB8 RB8 TI RI

Bit Number	Bit Mnemonic	Function					
7	FE	Framing	Framing Error Bit:				
		To select this function, set the SMOD0 bit in the PCON register. Set by hardware to indicate an invalid stop bit. Cleared by firmware, not by valid frames.					
	SMO	Serial P	ort Mo	de Bit 0:			
		Firmwa	re write	s to bits S		it in the PCON register. elect the serial port operating selections.	
6	SM1	Serial P	ort Mo	de Bit 1:			
		Firmwa operatir			SM1 and SM0 (ab	ove) to select the serial port	
		SM0 0 1 1	SM1 0 1 0 1	Mode 0 1 2 3	Description Shift register 8-bit UART 9-bit UART 9-bit UART	Baud Rat e [†] F _{CLK} /6 Variable F _{CLK} /16 ^{††} or F _{CLK} /32 ^{††} Variable	
		[†] See no	te on p	age page	13-1.		
					g the SMOD bit in page 13-10).	the PCON register (see	
5	SM2	Serial P	ort Mo	de Bit 2:			
		Firmware writes to bit SM2 to enable and disable the multiprocessor communication and automatic address recognition features. This allows the serial port to differentiate between data and command frames and to recognize slave and broadcast addresses.					
4	REN	Receive	r Enab	le Bit:			
		To enab	To enable reception, set this bit. To enable transmission, clear this bit.				
3	TB8	Transm	it Bit 8:				
				d 3, firmw in modes		th data bit to be transmitted to	



SCON (Co	ntinued)		Address: Reset State:	S:98H 0000 0000B		
Serial Port Control Register. SCON contains serial I/O control and status bits, including the mode select bits and the interrupt flag bits.						
7				0		
FE/SM0 SM1 SM2 REN TB8 RB8 TI RI						
Bit Number	Bit Mnemonic		Function			
2	RB8	Receiver Bit 8:				
		Mode 0: Not used.				
		Mode 1 (SM2 clear): Set or cleared by hardware to reflect the stop bit received.				
		Modes 2 and 3 (SM2 set): Set or cleared by hardware to reflect the ninth data bit received.				
1	TI	Transmit Interrupt Flag Bit:				
		Set by the transmitter after the last data bit is transmitted. Cleared by firmware.				
0	RI	Receive Interrupt Flag Bit:				
		Set by the receiver after the las Cleared by firmware.	st data bit of a frame has be	en received.		



0

SOFH

Address: S:D3H Reset State: 0000 0000B

Start of Frame High Register. Contains isochronous data transfer enable and interrupt bits and the upper three bits of the 11-bit time stamp received from the host.

SOFACK ASOF SOFIE FTLOCK	SOFODIS TS10 TS9 TS8

Bit Number	Bit Mnemonic	Function
7	SOFACK	SOF Token Received without Error (read-only):
		When set, this bit indicates that the 11-bit time stamp stored in SOFL and SOFH is valid. This bit is updated every time a SOF token is received from the USB bus, and it is cleared when an artificial SOF is generated by the frame timer. This bit is set and cleared by hardware.
6	ASOF	Any Start of Frame:
		This bit is set by hardware to indicate that a new frame has started. The interrupt can result either from reception of an actual SOF packet or from an artificially-generated SOF from the frame timer. This interrupt is asserted in hardware even if the frame timer is not locked to the USB bus frame timing. When set, this bit is an indication that either an actual SOF packet was received or an artificial SOF was generated by the frame timer. This bit must be cleared by firmware or inverted and driven to the SOF# pin. The effect of setting this bit by firmware is the same as hardware: the external pin will be driven with an inverted ASOF value for eight T _{CLK} s. This bit also serves as the SOF interrupt flag. This interrupt is only asserted in hardware if the SOF interrupt is enabled (SOFIE set) and the interrupt
5	SOFIE	channel is enabled. SOF Interrupt Enable:
		When this bit is set, setting the ASOF bit causes an interrupt request to be generated if the interrupt channel is enabled. Hardware reads but does not write this bit.
4	FTLOCK	Frame Timer Locked (read-only):
		When set, this bit indicates that the frame timer is presently locked to the USB bus' frame time. When cleared, this bit indicates that the frame timer is attempting to synchronize to the frame time.
3	SOFODIS	SOF# Pin Output Disable:
		When set, no low pulse will be driven to the SOF# pin in response to setting the ASOF bit. The SOF# pin will be driven to '1' when SOFODIS is set. When this bit is clear, setting the ASOF bit causes the SOF# pin to be toggled with a low pulse for eight $T_{CLK}s$.
2:0	TS10:8	Time stamp received from host:
		TS10:8 are the upper three bits of the 11-bit frame number issued with an SOF token. This time stamp is valid only if the SOFACK bit is set.

REGISTERS

SOFL		Address: Reset State:	S:D2H 0000 0000B				
Start-of-Fra host.	ime Low Regi	ster. Contains the lower eight bits of the 11-bit time stamp receiv	ved from the				
7			0				
		T\$7:0					
가 수있지? 그는 것은 것을 가지도 있는 것 같아							
Bit Number	Bit Mnemonic	Function					
		Function Time stamp received from host:					

SP

Address: S:81H Reset State: 0000 0111B

Stack Pointer. SP provides SFR access to location 63 in the register file (also named SP). SP is the lowest byte of the extended stack pointer (SPX = DR60). The extended stack pointer points to the current top of stack. When a byte is saved (PUSHed) on the stack, SPX is incremented, and then the byte is written to the top of stack. When a byte is retrieved (POPped) from the stack, it is copied from the top of stack, and then SPX is decremented.

7

SP Contents

Bit Number	Bit Mnemonic	Function
7:0	SP.7:0	Stack Pointer:
		Bits 0-7 of the extended stack pointer, SPX (DR60).



0

SPH

Address: S:BEH Reset State: 0000 0000B

Stack Pointer High. SPH provides SFR access to location 62 in the register file (also named SPH). SPH is the upper byte of the lower word of DR60, the extended stack pointer (SPX). The extended stack pointer points to the current top of stack. When a byte is saved (PUSHed) on the stack, SPX is incremented, and then the byte is written to the top of stack. When a byte is retrieved (POPped) from the stack, it is copied from the top of stack, and then SPX is decremented.

7

SPH Contents

	Bit Number	Bit Mnemonic	Function	
ſ	7:0	SPH.7:0	Stack Pointer High:	,
			Bits 8-15 of the extended stack pointer, SPX (DR(60)).	

0

T2CON	Address: Reset State:	S:C8H 0000 0000B
Timer 2 Control Register. Contains the receive clock, transmit clock, a		

Configure timer 2. Also contains the receive clock, transmit clock, and capture/reload bits used to configure timer 2. Also contains the run control bit, counter/timer select bit, overflow flag, external flag, and external enable for timer 2.

Bit Number	Bit Mnemonic	Function	
7	TF2	Timer 2 Overflow Flag:	
		Set by timer 2 overflow. Must be cleared by firmware. TF2 is not set if $RCLK = 1$ or $TCLK = 1$.	
6	EXF2	Timer 2 External Flag:	
		If EXEN2 = 1, capture or reload caused by a negative transition on T2EX sets EFX2. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).	
5	RCLK	Receive Clock Bit:	
		Selects timer 2 overflow pulses (RCLK = 1) or timer 1 overflow pulses (RCLK = 0) as the baud rate generator for serial port modes 1 and 3.	
4	TCLK	Transmit Clock Bit:	
		Selects timer 2 overflow pulses (TCLK = 1) or timer 1 overflow pulses (TCLK = 0) as the baud rate generator for serial port modes 1 and 3.	
3	EXEN2	Timer 2 External Enable Bit:	
		Setting EXEN2 causes a capture or reload to occur as a result of a negative transition on T2EX unless timer 2 is being used as the baud rate generator for the serial port. Clearing EXEN2 causes timer 2 to ignore events at T2EX.	
2	TR2	Timer 2 Run Control Bit:	
		Setting this bit starts the timer.	
1	C/T2#	Timer 2 Counter/Timer Select:	
		C/T2# = 0 selects timer operation: timer 2 counts the divided-down system clock. $C/T2# = 1$ selects counter operation: timer 2 counts negative transitions on external pin T2.	
0	CP/RL2#	Capture/Reload Bit:	
		When set, captures occur on negative transitions at T2EX if EXEN2 = 1. When cleared, auto-reloads occur on timer 2 overflows or negative transitions at T2EX if EXEN2 = 1. The CP/RL2# bit is ignored and timer 2 forced to auto-reload on timer 2 overflow, if RCLK = 1 or TCLK = 1.	



0

T2MOD

Address: S:C9H Reset State: xxxx xx00B

Timer 2 Mode Control Register. Contains the timer 2 down count enable and clock-out enable bits for timer 2 .

Bit Number	Bit Mnemonic	Function	
7:2		Reserved:	
		Values read from these bits are indeterminate. Write zeros to these bits.	
1	T2OE	Timer 2 Output Enable Bit:	
		In the timer 2 clock-out mode, connects the programmable clock output to external pin T2.	
0	DCEN	Down Count Enable Bit:	
		Configures timer 2 as an up/down counter.	

REGISTERS

S:88H

Address:

Reset State: 0000 0000B

TCON

7 TF1	TB1	0 TF0 TR0 IE1 IT1 IE0 IT0			
Bit Number	Bit Mnemonic	Function			
7	TF1	Timer 1 Overflow Flag: Set by hardware when the timer 1 register overflows. Cleared by			
		hardware when the processor vectors to the interrupt routine.			
6	TR1	Timer 1 Run Control Bit:			
		Set/cleared by firmware to turn timer 1 on/off.			
5	TF0	Timer 0 Overflow Flag:			
		Set by hardware when the timer 0 register overflows. Cleared by hardware when the processor vectors to the interrupt routine.			
4	TR0	Timer 0 Run Control Bit:			
		Set/cleared by firmware to turn timer 1 on/off.			
3	IE1	Interrupt 1 Flag:			
		Set by hardware when an external interrupt is detected on the INT1# pin. Edge- or level- triggered (see IT1). Cleared when interrupt is processed if edge-triggered.			
2	IT1	Interrupt 1 Type Control Bit:			
		Set this bit to select edge-triggered (high-to-low) for external interrupt 1. Clear this bit to select level-triggered (active low).			
1	IE0	Interrupt 0 Flag:			
		Set by hardware when an external interrupt is detected on the INT0# pin. Edge- or level- triggered (see IT0). Cleared when interrupt is processed if edge-triggered.			
0	ІТО	Interrupt 0 Type Control Bit:			
		Set this bit to select edge-triggered (high-to-low) for external interrupt 0. Clear this bit to select level-triggered (active low).			



TMOD	Address: Reset State:	S:89H 0000 0000B
Timer/Counter Mode Control Register. Contains mode select, ru select bits for controlling timer 0 and timer 1.	n control select, and co	unter/timer
7		0

GATE1 C/T1# M11 M01	GATEO C/TO# M10 M00

Bit Number	Bit Mnemonic	Function		
7	GATE1	Timer 1 Gate:		
		When $GATE1 = 0$, run control bit TR1 gates the input signal to the timer register. When $GATE1 = 1$ and $TR1 = 1$, external signal INT1 gates the timer input.		
6	C/T1#	Timer 1 Counter/Timer Select:		
		C/T1# = 0 selects timer operation: timer 1 counts the divided-down system clock. $C/T1# = 1$ selects counter operation: timer 1 counts negative transitions on external pin T1.		
5, 4	M11, M01	Timer 1 Mode Select:		
		M11M0100Mode 0:8-bit timer/counter (TH1) with 5-bit prescalar (TL1)01Mode 1:16-bit timer/counter10Mode 2:8-bit auto-reload timer/counter (TL1). Reloaded from TH1 at overflow.11Mode 3:Timer 1 halted. Retains count.		
3	GATE0	Timer 0 Gate:		
		When GATE0 = 0, run control bit TR0 gates the input signal to the timer register. When GATE0 = 1 and TR0 = 1, external signal INT0 gates the timer input.		
2	C/T0#	Timer 0 Counter/Timer Select:		
		C/T0# = 0 selects timer operation: timer 0 counts the divided-down system clock. $C/T0# = 1$ selects counter operation: timer 0 counts negative transitions on external pin T0.		
1, 0	M10, M00	Timer 0 Mode Select:		
		M10 M00		
		0 0 Mode 0: 8-bit timer/counter (T0) with 5-bit prescalar (TL0) 0 1 Mode 1: 16-bit timer/counter		
		1 0 Mode 2: 8-bit auto-reload timer/counter (TL0). Reloaded from TH0 at overflow.		
		1 1 Mode 3: TL0 is an 8-bit timer/counter. TH0 is an 8-bit timer using timer 1's TR1 and TF1 bits.		

REGISTERS

THO, TLO		Address: Reset State:	THO TLO	S:8CH S:8AH 0000 0000B
	imer Registers. ⁻ Itely as 8-bit time	hese registers operate in cascade to form the 16 r/counters.	6-bit timer reg	jister in timer
7				0
yka (Charle State	말 같은 것을 수 없다.	High/Low Byte of Timer 0 Register		
	<u>a da da ser de la completada de la completa</u>		an a	
Bit Number	Bit Mnemonic	Function		
		Function High byte of the timer 0 timer register.		
Number	Mnemonic			
Number	Mnemonic TH0.7:0	High byte of the timer 0 timer register.		

	TL1	S:8BH
Reset State:		0000 0000B
TH1, TL1 Timer Registers. These registers operate in cascade to form the 1 or separately as 8-bit timer/counters.	16-bit timer ı	register in timer

7

	n/Low Byte of Timer	

Bit Number	Bit Mnemonic	Function
7:0	TH1.7:0	High byte of the timer 1 timer register.
	TL1.7:0	Low byte of the timer 1 timer register.

TL2.7:0

TH2, T L2		Address:	TH2 TL2	S:CDH S:CCH
		Reset State:		0000 0000B
TH2, TL2 T 2. 7	ïmer Registers.	These registers operate in cascade to form the 16	6-bit timer re	gister in timer 0
		High/Low Byte of Timer 2 Register		U
Bit Number	Bit Mnemonic	Function		
7:0	TH2.7:0	High byte of the timer 2 timer register.		

Low byte of the timer 2 timer register.

TXCNTH, TXCNTL		Address:			S:F7H S:F6H
(Endpoint-i	ndexed)	Reset States:		TXCNTH TXCNTL	xxxx xx00B 0000 0000B
			Other Endpoints [†]	TXCNTL	xxx0 0000B
used to sto	re the byte cour	High and Low Registers. Hi It for the data packets in the Inction endpoint 1 and is una	e transmit FIFO specif	ied by EPIND	er ring buffer)EX. Note that
15 (TXCNT		Endpo			8
teri Maria teri	- 1010 1000	and a start of the		BC9	BC8
7 (TXCNTL	-)	in an	aran manining an		0
BC7	BC6	BC5 BC4	BC3 BC2	BC1	BC0
	1	Other En	desists		•
7 (TXCNTL	-) 1:: /\	Other En	BC3 BC2	BC1	0 BC0
en la <u>se</u> reitá		BC4	BG3 BG2	BUI	всо
Bit Number	Bit Mnemonic		Function		
Function E	ndpoint 1	I			
15:10	[<u> </u>	Reserved.			
		Write zeros to these bits.			
9:0	BC9:0	Transmit Byte Count. (writ Ten-bit, ring buffer. Stores function endpoint 1 only.		FXCNT). Imp	lemented for
Other Endp	points [†]				
7:0	-	Reserved.			
		Write zeros to these bits.			
4:0	BC4:0	Transmit Byte Count. (writ Five-bit, ring buffer. Stores and 3.	te, conditional read ^{††}) s transmit byte count (TXCNT) for e	endpoints 0, 2,
		dpoint 0; function endpoints plemented for hub endpoint		P option, 8 <i>x</i> 9	30A <i>x</i> only). Byt
Read thes	e bits only if TX	FIF1:0 = 0; otherwise unde	rrun errors may occur.		

TXCON (Endpoint-i	ndexed)	Address: Reset Sta	te: Function Endpoint 1 Other Endpoints [†]	S:F4H 000x 0100B 0xxx 0100B
USB Trans	mit FIFO Conti	rol Register. Controls	the transmit FIFO specified by EP	INDEX.
	7	-		0
Function Endpoint 1	TXCLR	FFSZ1 FFSZ0	— TXISO ATM	ADVRM REVRP
Other Endpoints	TXCLR		— TXISO ATM	ADVRM REVRP
Bit Number	Bit Mnemonic		Function	
7	TXCLR	Transmit Clear:		
		and markers, sets th TXFLG. After the flu	es the transmit FIFO, resets all the e EMPTY bit in TXFLG, and clear sh, hardware clears this bit. Settin SO, and FFSZ bits, or the TXSEQ I	s all other bits in g this bit does not
6:5	FFSZ1:0	FIFO Size:		
	Function Endpoint 1 only	the sizes of both the	t 1 only (EPINDEX = 0000 0001B) transmit and receive FIFOs. (The RXCON.) These bits are not rese DN register.	re are no FFSZ bits
	-	FFSZ1:0 Trans	nit Size Receive Size	
		00 25 01 51 10 102 11 0	2 512 24 0	
		Reserved:		
	Other End- points [†]	Values read from thi	s bit are indeterminate. Write zero	to this bit.
4		Reserved:		
		Values read from thi	s bit are indeterminate. Write zero	to this bit.
3	TXISO	Transmit Isochronou	is Data:	
		isochronous data. T	it to indicate that the transmit FIFC ne FIU uses this bit to set up the ha ssion. This bit is not reset when TX irmware.	ndshake protocol at
	ndpoints = Huk	endpoint 0; function	endpoints 0, 3:2 or 0, 5:2 (for 6EP	P option, 8x930Ax
only).				

intel

[†] ATM mode is recommended. ADVRM and REVRP, which control the read marker and read pointer when ATM = 0, are used for test purposes,



TXCON (C (Endpoint-i	,	Address: S:F4H Reset State: Function Endpoint 1 000x 0100B Other Endpoints [†] 0xxx 0100B
		•
USB Trans		rol Register. Controls the transmit FIFO specified by EPINDEX.
	7	
Function Endpoint 1		FFSZ1 FFSZ0 — TXISO ATM ADVRM REVRP
	/	
Other Endpoints	† TXCLR	
Bit Number	Bit Mnemonic	Function
2	ATM	Automatic Transmit Management:
		Setting this bit (the default value) causes the read pointer and read marker to be adjusted automatically as indicated:
		TXISOTX Status Read Pointer Read Marker
		XACKUnchangedAdvanced (1)0NAKReversed (2)Unchanged1NAKUnchangedAdvanced (1)
		1. to origin of next data set 2. to origin of the data set last read
		This bit should always be set, except for test purposes. Setting this bit disables ADVRM and REVRP. This is a sticky bit that is not reset when TXCLR is set, but can be set and cleared by firmware. Hardware neither clears nor sets this bit.
1	ADVRM	Advance Read Marker Control (non-ATM mode only) ^{††} :
		Setting this bit prepares for the next packet transmission by advancing the read marker to the origin of the next data packet (the position of the read pointer). Hardware clears this bit after the read marker is advanced. This bit is effective only when the REVRP, ATM, and TXCLR bits are all clear.
0	REVRP	Reverse Read Pointer Control (non-ATM mode only) ^{††} :
		In the case of a bad transmission, the same data stack may need to be available for retransmit. Setting this bit reverses the read pointer to point to the origin of the last data set (the position of the read marker) so that the FIU can reread the last set for retransmission. Hardware clears this bit after the read pointer is reversed. This bit is effective only when the ADVRM, ATM, and TXCLR bits are all clear.
only). ** ATM mo	ode is recomm	endpoint 0; function endpoints 0, 3:2 or 0, 5:2 (for 6EPP option, 8x930Ax ended. ADVRM and REVRP, which control the read marker and read , are used for test purposes,

7

ŧ

††

Transmit Data Byte Bit Bit Function Number Mnemonic 7:5 Reserved: Values read from these bits are indeterminate. 4:0 TXDAT.4:0 Hub Endpoint 1 Status Change (read-only^{††}): Hardware communicates status changes to the host by setting the appropriate bit: TXDAT.0 hub status change TXDAT.1 port 1 status change TXDAT.2 port 2 status change TXDAT.3 port 3 status change TXDAT.4 port 4 status change A '1' indicates a status change and '0' indicates no status change. When endpoint 1 is addressed via an IN token, the entire byte is sent if at least one bit is a '1'. If all bits are zero, a NAK handshake is returned. TXDAT SFRs are also used for function (and hub endpoint 0) data transmission (EPINDEX=0xH or 80H). In that case, the bits are defined differently as shown in Figure 7-8 on page 7-18. Bits 4-0 can be set indirectly by firmware by writing to port x's HPSC SFR. Setting any bit in port x's HPSC results in the hardware setting bit x in TXDAT. Bits can be cleared indirectly in firmware by clearing the condition that caused the status change.

USB Transmit FIFO Data Register. Data to be transmitted by the FIFO specified by EPINDEX is first written to this register.

Bit Number	Bit Mnemonic	Function
7:0	TXDAT.7:0	Transmit Data Byte (write-only):
		To write data to the transmit FIFO, write to this register. The write pointer is incremented automatically after a write.
For hub e	ndpoint 1, TXD	DAT is used in a different manner. See Figure 8-6 on page 8-12.

TXDAT (For hub endpoint 1 only)	EPINDEX=81H [†]	Address: Reset State:	S:F3H 0000 0000B
7			0
	TXDAT.4 TXDAT.	3 TXDAT.2 TXDAT	1 TXDAT.0

TXDAT	
(Endpoint-indexed) [†]	

Reset State:

S:F3H Address: xxxx xxxxB



TXFLG (Endpoint-ii	ndexed)				Addr Reset St		S:F5H xx 1000B
	FO Flag Regi v EPINDEX.	ster. These f	ags indicate the	status of	data packets in the	e transmit	FIFO
7							0
TXFIF1	TXFIF0	ر بر المیت ا		TXEMP	TXFULL	XURF	TXOVF
Bit Number	Bit Mnemonic			Fu	nction		
7:6	TXFIF1:0	FIFO Index	Flags (read-onl	y):			
		FIF bits are of a data se each advar discarded. firmware (s	set in sequence et. Likewise, TXI nce of the read n The bit is cleare	e after ead FIF1 and narker to d whethe or automa	are present in the ch write to TXCNT t TXFIF0 are cleared indicate that the se r the read marker is atically by hardware shown below:	o reflect th I in sequer t is effectives advance	e addition nce after /ely d by
		TXFIF1:0	Operation	Flag	Next TXFIF1:0	Next F	lag
		00 01 10 11	Wr TXCNT Wr TXCNT Wr TXCNT Wr TXCNT	X X X X	01 11 11 11	Unchan Unchan Unchan TXOVF	ged ged
		00 01 11 10	Adv RM Adv RM Adv RM Adv RM	X X X X	00 00 10/01 00	Unchan Unchan Unchan Unchan	ged ged
		XX	Rev RP	Х	Unchanged	Unchan	ged
		rule: Firmw cause statu "decrement immediatel frame "decr before and the TXFLU NOTE: To	are events caus s change only a ed" by the USB y. However, a su rements" TXFIF after writes to th SH bit in TXSTS	e status of it SOF. TX Therefore iccessful only at SU ie transmi iT. re develo	XFIF are handled change immediately (FIF is "incremente e, writes to TXCNT USB transaction ar OF. You must chec it FIFO and TXCNT pment, configure c	y, while US d" by firmy "incremer by time witt k the TXFI for tracea	B events ware and tt" TXFIF hin a F flags bility. See
5:4	—	Reserved:					
		Values read	d from these bits	are inde	terminate. Write ze	ros to thes	e bits.
3	TXEMP	Transmit Fl	FO Empty Flag	(read-onl	y):		
		same locati		oointer. H	pointer has not roll ardware clears this		
		Regardless transmit FII		SO mode	, this bit always tra	cks the cu	rrent
When set, a	II transmissior	ns are NAKeo	J.				

TXFLG (Continued)

(Endpoint-indexed)

7		
TXFIF1	TXFIF0	TXEMP TXFULL TXURF TXOVF
Bit Number	Bit Mnemonic	Function
2	TXFULL	Transmit FIFO Full Flag (read-only):
		Hardware sets this bit when the write pointer has rolled over and equals the read marker. Hardware clears this bit when the full condition no longer exists.
		Regardless of ISO or non-ISO mode, this bit always tracks the current transmit FIFO status. Check this bit to avoid causing a TXOVF condition.
1	TXURF	Transmit FIFO Underrun Flag [†] :
		Hardware sets this flag when an additional byte is read from an empty transmit FIFO or TXCNT [This is caused when the value written to TXCNT i greater than the number of bytes written to TXDAT.]. This is a sticky bit tha must be cleared through firmware. When this flag is set, the FIFO is in an unknown state, thus it is recommended that you reset the FIFO in your error management routine using the TXCLR bit in TXCON.
		When the transmit FIFO underruns, the read pointer will not advance — it remains locked in the empty position.
		If the TXCNT doesn't agree with the data, hardware sets TXURF. This indicates that the transmitted data was corrupted by a bit-stuffing or CRC error.
		In ISO mode, TXOVF, TXURF, and TXFIF are handled using the following rule: Firmware events cause status change immediately, while USB events cause status change only at SOF. Since underrun can only be caused by USB, TXURF is updated at the next SOF regardless of where the underrun occurs in the frame.
0	TXOVF	Transmit FIFO Overrun Flag [†] :
		This bit is set when an additional byte is written to a full FIFO or full TXCN with TXFIF1:0 = 11. This is a sticky bit that must be cleared through firmware. When this bit is set, the FIFO is in an unknown state, thus it is recommended that you reset the FIFO in your error management routine using the TXCLR bit in TXCON.
		When the receive FIFO overruns, the write pointer will not advance — it remains locked in the full position. Check this bit after loading the FIFO price to writing the byte count register.
		In ISO mode, TXOVF, TXURF, and TXFIF are handled using the following rule: Firmware events cause status change immediately, while USB events cause status change only at SOF. Since overrun can only be caused by firmware, TXOVF is updated immediately. Check the TXOVF flag after writing to the transmit FIFO before writing to TXCNT.



S:F5H

00xx 1000B

Address:

Reset State:

(Endpoint-i	,	Reset State: 0000 0000B
Endpoint T by EPINDE		Register. Contains the current endpoint status of the transmit FIFO specified
7		a
TXSEQ		- TXFLUSH TXSOVW TXVOID TXERR TXACK
Bit Number	Bit Mnemonic	Function
7	TXSEQ	Transmitter's Current Sequence Bit (read, conditional write): †
		This bit will be transmitted in the next PID and toggled on a valid ACK handshake. This bit is toggled by hardware on a valid SETUP token. This bit can be written by firmware if the TXSOVW bit is set when written together with the new TXSEQ value.
6:5		Reserved:
		Write zeros to these bits.
4	TXFLUSH	Transmit FIFO Packet Flushed (read-only):
		When set, this bit indicates that hardware flushed a stale ISO data packet from the transmit FIFO due to a TXFIF1:0 = 11 at SOF. To guard against a missed IN token in ISO mode, if, with TXFIF1:0 = 11, no IN token is received for the current endpoint, hardware automatically flushes the oldest packet and decrements the TXFIF1:0 value.
3	TXSOVW	Transmit Data Sequence Overwrite Bit: †
		Write a '1' to this bit to allow the value of the TXSEQ bit to be overwritten. Writing a '0' to this bit has no effect on TXSEQ. This bit always returns '0' when read. ††
2	TXVOID	Transmit Void (read-only): ***
		A void condition has occurred in response to a valid IN token. Transmit void is closely associated with the NAK/STALL handshake returned by the function after a valid IN token, due to the conditions that cause the transmit FIFO to be unenabled or not ready to transmit.
		Use this bit to check any NAK/STALL handshake returned by the function.
		This bit does not affect the FTXD <i>x</i> , TXERR or TXACK bits. This bit is updated by hardware at the end of a non-isochronous transaction in response to a valid IN token. For isochronous transactions, this bit is not updated until the next SOF.

configuration or interface.

^{†††} For additional information on the operation of these bits see Appendix D, "Data Flow Model."

intel

	TXSTAT (C (Endpoint-in		Address: S:F2H Reset State: 0000 0000B	
	Endpoint Tr by EPINDE		Register. Contains the current endpoint status of the transmit FIFO specified	k
	7			0
	TXSEQ		- TXFLUSH TXSOVW TXVOID TXERR TXACK	
	Bit Number	Bit Mnemonic	Function	
	1	TXERR	Transmit Error (read-only): ^{††}	
			An error condition has occurred with the transmission. Complete or partial data has been transmitted. The error can be one of the following:	
			1. Data transmitted successfully but no handshake received 2. Transmit FIFO goes into underrun condition while transmitting	
			The corresponding transmit done bit, FTXD <i>x</i> in FIFLG or FIFLG1 (8 <i>x</i> 930A <i>x</i> with 6EPP), is set when active. For non-isochronous transactions, this bit is updated by hardware along with the TXACK bit at the end of the data transmission (this bit is mutually exclusive with TXACK). For isochronous transactions, this bit is not updated until the next SOF.	
	0	TXACK	Transmit Acknowledge (read-only): ^{††}	
			Data transmission completed and acknowledged successfully. The corresponding transmit done bit, FTXD <i>x</i> in FIFLG or FIFLG1 (8 <i>x</i> 930A <i>x</i> with 6EPP), is set when active. For non-isochronous transactions, this bit is updated by hardware along with the TXERR bit at the end of data transmission (this bit is mutually exclusive with TXERR). For isochronous transactions, this bit is not updated until the next SOF.	1
t	Under nor	nal operation,	this bit should not be modified by the user.	
††	The SIE w	ill handle all s	equence bit tracking. This bit should only be used when initializing a new	

configuration or interface.

^{†††} For additional information on the operation of these bits see Appendix D, "Data Flow Model."

0

RTWE

WCON		Address: S:A7H Reset: xxxx xx00E
	Control Regis ate output cloc	ter. Use this register to enable the real-time wait state input signal and/or k.
7		(
Bit Number	Bit Mnemonic	Function
		Function Reserved:
Number		

Real-time WAIT# enable. Write a '1' to this bit to enable real-time wait state input on port 1.6 (WAIT#).

WDTRST	Address: Reset State:	S:A6H xxxx xxxxB
Watchdog Timer Reset Register. Writing the two-byte sequence clears and enables the hardware WDT. The WDTRST register read it return FFH. The WDT itself is not read or write accessib and Watchdog Timer."	is a write-only register. A	ttempts to
7		0

WDTRST Contents (Write-only)

Bit Number	Bit Mnemonic	Function	
7:0	WDTRST.7:0	Provides user control of the hardware WDT.	

C.3 **CONFIGURATION BYTES**

The 8x930 reserves the top eight bytes of the memory address space for an eight-byte configuration array. The two lowest bytes of the configuration array are assigned to the two configuration bytes UCONFIG0 and UCONFIG1. The configuration bits contained in configuration bytes are used to select source mode or binary mode opcode configuration, select the bytes pushed onto the stack by interrupts, map on-chip code memory, and configure the external memory interface. The configuration bytes are discussed in more detail in Chapter 4, "Device Configuration."

UCONFIG((1), (3))	Address: FF:FFF8H (2)
7	WSA1#	0 WSA0# XALE# RD1 RD0 PAGE# SRC
Bit Number	Bit Mnemonic	Function
7		Reserved: Reserved for internal or future use. Set this bit when programming UCONFIG0.
6:5	WSA1:0#	Wait State A (all regions except 01:): For external memory accesses, selects the number of wait states for RD#, WR#, and PSEN#. WSA1# WSA0# 0 0 Inserts 3 wait states for all regions except 01: 0 1 Inserts 2 wait states for all regions except 01: 1 0 Inserts 1 wait state for all regions except 01: 1 2ero wait states for all regions except 01:
4	XALE#	Extend ALE: Set this bit for ALE = T_{OSC} . Clear this bit for ALE = $3T_{OSC}$ (adds one external wait state).
3:2	RD1:0	Memory Signal Selection: RD1:0 bit codes specify an 18-bit, 17-bit, or 16-bit external address bus and address ranges for RD#, WR#, and PSEN#. See Table 4-2 on page 4-7.

1. User configuration bytes UCONFIG0 and UCONFIG1 define the configuration of the 8x930.

2. Address. UCONFIG0 is the lowest byte of the 8-byte configuration array. When EA# = 1, the 8x930 fetches configuration information from an on-chip configuration array located in nonvolatile memory at the top of region FF:. When EA# = 0, the 8x930 fetches configuration information from a configuration array located at the highest addresses implemented in external memory using addresses FF:FF8H and FF:FFF9H. The physical location of the configuration array in external memory depends on the size and decode arrangement of the external memory (Table 4-1 and Figure 4-2).

Instructions for verifying on-chip configuration bytes are given in Chapter 17. З.

REGISTERS

7		
n Piri - Tito	WSA1#	WSA0# XALE# RD1 RD0 PAGE# SRC
Bit Number	Bit Mnemonic	Function
1	PAGE#	Page Mode Select: Clear this bit for page mode enabled with A15:8/D7:0 on P2 and A7:0 on P0 Set this bit for page mode disabled with A15:8 on P2 and A7:0/D7:0 on P0.
0	SRC	Source Mode/Binary Mode Select: Set this bit for source mode. Clear this bit for binary mode (opcodes compatible with MCS 51 microcontrollers).

2. Address. UCONFIGU is the lowest byte of the 8-byte configuration array. When EA# = 1, the 8x930 fetches configuration information from an on-chip configuration array located in nonvolatile memory at the top of region FF:. When EA# = 0, the 8x930 fetches configuration information from a configuration array located at the highest addresses implemented in external memory using addresses FF:FF8H and FF:FF9H. The physical location of the configuration array in external memory depends on the size and decode arrangement of the external memory (Table 4-1 and Figure 4-2).

3. Instructions for verifying on-chip configuration bytes are given in Chapter 17.

7		(— INTR — WSB1# WSB0# EMAP#
Bit Number	Bit Mnemonic	Function
7:5	-	Reserved: Reserved for internal or future use. Set these bits when programming UCONFIG1.
4	INTR	Interrupt Mode: If this bit is set, interrupts push 4 bytes onto the stack (the 3 bytes of the PC and PSW1). If this bit is clear, interrupts push the 2 lower bytes of the PC onto the stack. See "Interrupt Mode (INTR)" on page 4-14.
3	— .	Reserved. Write a '1' to this bit.
2:1	WSB1:0#	External Wait State B (Region 01:):WSB1#WSB0#001Inserts 3 wait states for region 01:011010112ero wait states for region 01:112ero wait states for region 01:
0	EMAP#	EPROM Map: For devices with 16 Kbytes of on-chip code memory, clear this bit to map the upper half of on-chip code memory to region 00: (data memory). This maps FF:2000H–FF:3FFFH to 00:E000H–00:FFFFH. If this bit is set, mapping does not occur and addresses in the range 00:E000H–00:FFFFH access external RAM. See "Mapping On-chip Code Memory to Data Memory (EMAP#)" on page 14.

intel

8x930 fetches configuration information from an on-chip configuration array located in nonvolatile memory at the top of region FF:. When EA# = 0, the 8x930 fetches configuration information from a configuration array located at the highest addresses implemented in external memory using addresses FF:FFF8H and FF:FFF9H. The physical location of the configuration array in external memory depends on the size and decode arrangement of the external memory (Table 4-1 and Figure 4-2).

3. Instructions for verifying on-chip configuration bytes are given in Chapter 17.

D

Data Flow Model



APPENDIX D DATA FLOW MODEL

This appendix describes the data flow model for the 8x930 USB transactions. This data flow model, presented in truth table form, is intended to bridge the hardware and firmware layers of the 8x930. It describes the behavior of the 8x930 in response to a particular USB event, given a known state/configuration.

The types of data transfer supported by the 8x930 are:

- Non-isochronous transfer (interrupt, bulk)
- Isochronous transfer
- Control transfer

TXFIF (1:0)	Event	New TXFIF (1:0)	TX ERR	ТХ АСК	TX Void	TX OVF (1)	TX URF (1)	TX Inter- rupt	USB Response	Comments
00	Received IN token, but no data or TXOE = 0	00	no chg	no chg	1	no chg	no chg	None	NAK	No data was loaded, so NAK
	Received IN token, RXSETUP = 1	00	no chg	no chg	1	no chg	no chg	None	NAK	Control endpoint only. Endpoint will NAK when RXSETUP = 1 even if TXSTL = 1
	Data loaded into FIFO from CPU, CNT written	01	no chg	no chg	no chg	no chg	no chg	None	N/A	Firmware should always check TXFIF bits before loading and TXOVF after loading.
	Data loaded into FIFO, FIFO error occurs	00	no chg	no chg	no chg	1	no chg	None	NAKs future trans- actions	Only overrun FIFO error can occur here. Firmware should always check TXOVF before write CNT.

Table D-1. Non-isochronous Transmit Data Flow

NOTES:

- 1. These are sticky bits, which must be cleared by firmware. Also, this table assumes TXEPEN and ATM are enabled.
- 2. Future transactions are NAKed even if the transmit endpoint is stalled when RXSETUP = 1.



r												
TXFIF (1:0)	Event	New TXFIF (1:0)	TX ERR	TX ACK	TX Void	TX OVF (1)	TX URF (1)	TX Inter- rupt	USB Response	Comments		
01/10	Received IN token, data transmitted, host ACKs	00	0	1	0	no chg	no chg	Set transmit interrupt	Send data	ACK received, so no errors. Read marker advanced		
	Received IN token, data transmitted, no ACK (time-out)	01/10	1	0	0	no chg	no chg	Set transmit interrupt	Send data	SIE times-out. Read ptr reversed.		
	Received IN token, but RXSETUP = 1 (or TXOE = 0)	01/10	no chg	no chg	1	no chg	no chg	None	NAK, NAKs future trans- actions except SETUP.	Received Setup token (or transmit disabled), so IN tokens are NAKed. (2)		
	Received IN token, data transmitted, FIFO error occurs	01/10	1	0	0	no chg	1	Set transmit interrupt	Send data with bit- stuff error. NAKs future trans- actions.	Only underrun FIFO error can occur here. Read ptr reversed.		
	Received IN token with existing FIFO error and TXERR set.	01/10	1 (no chg)	0 (no chg)	1	no chg	1 (no chg)	None	NAK	Treated like a "void" condition.		
	Received IN token without existing FIFO error but TXERR set, data retrans- mitted, host ACKs	00	0	1	0	no chg	no chg	Set transmit interrupt	Send data	Data is retransmitted. TXACK is set and TXERR is cleared. The TXERR was set by previous transaction when host time-out.		

Table D-1. Non-isochronous Transmit Data Flow (Continued)

NOTES:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes TXEPEN and ATM are enabled.

2. Future transactions are NAKed even if the transmit endpoint is stalled when RXSETUP = 1.

DATA FLOW MODEL

intel

TXFIF (1:0)	Event	New TXFIF (1:0)	TX ERR	ТХ АСК	TX Void	TX OVF (1)	TX URF (1)	TX Inter- rupt	USB Response	Comments
	Data loaded into FIFO from CPU, CNT written	11	no chg	no chg	no chg	no chg	no chg	None	N/A	Firmware should always check TXFIF bits before loading and TXOVF after loading.
	Data loaded into FIFO, FIFO error occurs. CNT not written yet.	01/10	no chg	no chg	no chg	1	no chg	None	NAKs future transactions	Only overrun FIFO error can occur here. Firmware should always check TXOVF before write CNT NOTE: no TXERR, but
										TXOVF set.
11	Received IN token, data transmitted, host ACKs	10/01	0	1	0	no chg	no chg	Set transmit interrupt	Send data	ACK received, so no errors. Read marker advanced.
	Received IN token, data transmitted, no ACK (time-out)	11	1	0	0	no chg	no chg	Set transmit interrupt	Send data	SIE times-out. Read ptr reversed.
	Received IN token, but RXSETUP = 1 (or TXOE = 0)	11	0	0	1	no chg	no chg	None	NAK, NAKs future trans- actions	Received Setup token (or transmit disabled), so IN tokens are NAKed. (2)
	Received IN token, data transmitted, FIFO error occurs	11	1	0	0	no chg	1	Set transmit interrupt	Send data with bit- stuff error, NAK future transactions	Only FIFO underrun error can occur here. Read ptr reversed.

Table D-1. Non-isochronous Transmit Data Flow (Continued)

NOTES:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes TXEPEN and ATM are enabled.

2. Future transactions are NAKed even if the transmit endpoint is stalled when RXSETUP = 1.



TXFIF (1:0)	Event	New TXFIF (1:0)	TX ERR	ТХ АСК	TX Void	TX OVF (1)	TX URF (1)	TX Inter- rupt	USB Response	Comments
	Received IN token with existing FIFO error and TXERR set.	11	1 (no chg)	0 (no chg)	1	no chg	1 (no chg)	None	NAK	Treated like a "void" condition.
	Received IN token without existing FIFO error but TXERR set, data retrans- mitted, host ACKs	10/ 01	0	1	0	no chg	no chg	Set transmit interrupt	Send data	Data is retransmitted. TXACK is set and TXERR is cleared. The TXERR was set by previous transaction when host time-out.
	Data loaded into FIFO from CPU, CNT written	11	no chg	no chg	no chg	1	no chg	None	N/A	Writing into CNT when TXFIF = 11 sets TXOVF bit. Firmware should always check TXFIF bits before loading.

Table D-1. Non-isochronous Transmit Data Flow (Continued)

NOTES:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes TXEPEN and ATM are enabled.

2. Future transactions are NAKed even if the transmit endpoint is stalled when RXSETUP = 1.

DATA FLOW MODEL

intel

		New TX	(at	next SC	OF)	тх	тх	тх		
TXFIF (1:0)	Event	FIF (1:0) (2)	TX ERR	ТХ АСК	TX Void	OVF (1,2)	URF (1,2)	Inter- rupt	USB Response	Comments
00	Received IN token, but no data or TXOE=0	00	no chg	no chg	1	no chg	no chg	None	Send null data packet	No data was loaded, so send null data packet. This event should never happen.
	Data loaded into FIFO from CPU, CNT written	01	no chg	no chg	no chg	no chg	no chg	None	N/A	Firmware should always check TXFIF bits before loading and TXOVF after loading.
	Data loaded into FIFO, FIFO error	00	no chg	no chg	no chg	1	no chg	None	N/A	Only overrun FIFO error can occur here. Firmware should always check TXOVF before write CNT
01/10	Received IN token, data transmitted with or without trans- mission error	00	0	1	0	no chg	no chg	None	Send data	No ACK (time- out) for ISO. Read marker advanced.
NOTES	Received IN token, data transmitted, FIFO error occurs	00	1	0	0	no chg	1	None	Send CRC with bit- stuff error	Only underrun FIFO error can occur here. Read marker advanced.

Table D-2. Isochronous Transmit Data Flow in Dual-packet Mode

NOTES:

1. These are sticky bits, which must be cleared by firmware.

2. TXFIF, TXOVF and TXURF are handled with the following golden rule: Firmware events cause status change immediately while USB events only cause status change at SOF.

TXOVF: Since overrun can only be caused by firmware, TXOVF is updated immediately.

TXURF: Since underrun can only be caused by USB, TXURF is updated at SOF.

TXFIF: TXFIF is "incremented" by firmware and "decremented" by USB. Therefore, writes to TXCNT will "increment" TXFIF immediately. However, a successful USB transaction anytime in a frame will only "decrement" TXFIF at SOF.

TXERR, TXACK, and TXVOID can only be caused by USB; thus they are updated at the end of every valid transaction.

3. NOTE: This table assumes TXEPEN and ATM are enabled.



		New TX	(at	next S	OF)	тх	тх	тх		
TXFIF (1:0)	Event	FIF (1:0) (2)	TX ERR	ТХ АСК	TX Void	OVF (1,2)	URF (1,2)	Inter- rupt	USB Response	Comments
	Received IN token with existing FIFO error	01/10	1 (no chg)	0 (no chg)	1	no chg	1 (no chg)	None	Send null data packet	Treated like a "void" condition.
	Received IN token, but TXOE = 0	01/10	0	0	1	no chg	no chg	None	Send null data packet	Endpoint not enabled for transmit, but no NAK for ISO.
	Data loaded into FIFO from CPU, CNT written	11	no chg	no chg	no chg	no chg	no chg	None	N/A	Firmware should always check TXFIF bits before loading and TXOVF after loading.
	Data loaded into FIFO, FIFO error occurs	01/10	no chg	no chg	no chg	1	no chg	None	N/A	Only overrun FIFO error can occur here. Firmware should always check TXOVF before write CNT Note: no TXERR, but TXOVF set.
11	Received IN token, data transmitted with or without trans- mission error	10/01	0	1	0	no chg	no chg	None	Send data	No ACK (time- out) for ISO. Read marker advanced.

Table D-2. Isochronous Transmit Data Flow in Dual-packet Mode (Continued)

NOTES:

1. These are sticky bits, which must be cleared by firmware.

2. TXFIF, TXOVF and TXURF are handled with the following golden rule: Firmware events cause status change immediately while USB events only cause status change at SOF.

TXOVF: Since overrun can only be caused by firmware, TXOVF is updated immediately.

TXURF: Since underrun can only be caused by USB, TXURF is updated at SOF.

TXFIF: TXFIF is "incremented" by firmware and "decremented" by USB. Therefore, writes to TXCNT will "increment" TXFIF immediately. However, a successful USB transaction anytime in a frame will only "decrement" TXFIF at SOF.

TXERR, TXACK, and TXVOID can only be caused by USB; thus they are updated at the end of every valid transaction.

3. NOTE: This table assumes TXEPEN and ATM are enabled.

DATA FLOW MODEL



		New TX	(at	next SC	OF)	тх	тх	тх	· ····································	
TXFIF (1:0)	Event	FIF (1:0) (2)	TX ERR	TX ACK	TX Void	OVF (1,2)	URF (1,2)	Inter- rupt	USB Response	Comments
	Received IN token, data transmitted, FIFO error occurs	10/01	1	0	0	no chg	1	None	Send data with bitstuff error	Only a FIFO underrun error can occur here. Read marker advanced.
	Received IN token with existing FIFO error	11	1 (no chg)	0 (no chg)	1	no chg	1 (no chg)	None	Send null data packet	Treated like a "void" condition.
	Received IN token, but TXOE = 0	11	0	0	1	no chg	no chg	None	Send null data packet	Endpoint not enabled for transmit, but no NAK for ISO.
	Receive SOF indication	10/01	no chg	no chg	no chg	no chg	no chg	None (SOF interrupt set) ASOF set.	None	Host never read last frame's ISO. packet. Read marker and ptr advanced, oldest packet is flushed from FIFO.
	Data loaded into FIFO from CPU, CNT written	11	no chg	no chg	no chg	1	no chg	None	N/A	CNT written when TXFIF=11 will set TXOVF bit. Firmware should always check TXFIF bits before loading.

Table D-2. Isochronous Transmit Data Flow in Dual-packet Mode (Continued)

NOTES:

1. These are sticky bits, which must be cleared by firmware.

2. TXFIF, TXOVF and TXURF are handled with the following golden rule: Firmware events cause status change immediately while USB events only cause status change at SOF.

TXOVF: Since overrun can only be caused by firmware, TXOVF is updated immediately.

TXURF: Since underrun can only be caused by USB, TXURF is updated at SOF.

TXFIF: TXFIF is "incremented" by firmware and "decremented" by USB. Therefore, writes to TXCNT will "increment" TXFIF immediately. However, a successful USB transaction anytime in a frame will only "decrement" TXFIF at SOF.

TXERR, TXACK, and TXVOID can only be caused by USB; thus they are updated at the end of every valid transaction.

3. NOTE: This table assumes TXEPEN and ATM are enabled.

1								-	-	-	-
FIF (1:0)	Event	New FIF (1:0)	RX ERR	RX ACK	RX Void	RX Setup	RX OVF (1)	RX URF (1)	RX Inter- rupt	USB Response	Comments
00	Received OUT token, but RXIE = 0	00	no chg	no chg	1	no chg	no chg	no chg	None	NAK	FIFO not ready.
	Received OUT token, but timed-out waiting for data	00	no chg	no chg	no chg	no chg	no chg	no chg	None	None	FIFO not loaded. Write ptr reversed.
	Received OUT token, no errors	01	0	1	0	0	no chg	no chg	Set receive interrupt	ACK	Received, no errors, advance write marker.
	Received OUT token, data CRC or bit-stuff error	00	1	0	0	0	no chg	no chg	Set receive interrupt	Time-out	Write ptr reversed. (Possible to have RXERR cleared by hardware before seen by firmware.)
	Received OUT token, FIFO error occurs	00	1	0	0	0	1	no chg	Set receive interrupt	Time-out, NAK future transac- tions	Only RXOVF FIFO error can occur, requires firmware inter- vention.
	Received OUT token with FIFO error already existing	00	1 (no chg)	0 (no chg)	1	0	1 (no chg)	no chg	None	NAK	Considered to be a "void" condition. Will NAK until firmware clears condition.
	Received OUT token, but data sequence mismatch	00	no chg	no chg	1	no chg	no chg	no chg	None	ACK	Last ACK corrupted, so send again but ignore the data.
	Received SETUP token, no errors	01	0	1	0	1	0	0	Set receive interrupt	ACK	RXIE or RXSTL has no effect.(2) RXSETUP will be set (control endpoints only).

Table D-3. Non-isochronous Receive Data Flow in Single-packet Mode (RXSPM = 1)

NOTE:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled.

2. STOVW is set after a valid SETUP token is received and cleared during handshake phase. EDOVW is set during handshake phase.

DATA FLOW MODEL

FIF (1:0)	Event	New FIF (1:0)	RX ERR	RX ACK	RX Void	RX Setup	RX OVF (1)	RX URF (1)	RX Inter- rupt	USB Response	Comments
	Received SETUP token, but timed-out waiting for data	00	1	0	0	0	0	0	Set receive interrupt	Time-out	FIFO is reset automatically and FIFO data is invalid. (2)
	Received SETUP token, data CRC or bit- stuff error	00	1	0	0	1	0	0	Set receive interrupt	Time-out	Write ptr reversed, (2)
	Received SETUP token, FIFO error occurs	00	1	0	0	1	1	0	Set receive interrupt	Time-out, NAK future transac- tions	(2)
	Received SETUP token with FIFO error already existing	01	0	1	0	1	0	0	Set receive interrupt	ACK	Causes FIFO to reset automatically, forcing new SETUP to be received.RXIE or RXSTL has no effect. (2) RXSETUP will be set (control endpoints only).
	CPU reads FIFO, causes FIFO error	00	no chg	no chg	no chg	no chg	no chg	1	None	NAK future transac- tions, except SETUP	FIFO was empty when read. Should always check RXFIF bits before reading.
01	Received OUT token	01	no chg	no chg	1	no chg	no chg	no chg	None	NAK	FIFO not ready, so data is ignored (CRC or FIFO error not possible)

Table D-3. Non-isochronous Receive Data Flow in Single-packet Mode (RXSPM = 1) (Continued)

NOTE:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled.

2. STOVW is set after a valid SETUP token is received and cleared during handshake phase. EDOVW is set during handshake phase.

FIF (1:0)	Event	New FIF (1:0)	RX ERR	RX ACK	RX Void	RX Setup	RX OVF (1)	RX URF (1)	RX Inter- rupt	USB Response	Comments
	Received SETUP token, no errors	01	0	1	0	1	0	0	Set receive interrupt	ACK	Causes FIFO to reset automatically, forcing new SETUP to be received. RXIE or RXSTL has no effect. (2) RXSETUP will be set (control endpoints only).
	Received SETUP token, but timed-out waiting for data	01	1	0	0	0	0	0	Set receive interrupt	Time-out	FIFO is reset automatically and FIFO data is invalid. (2)
	Received SETUP token, data CRC or bit- stuff error	00	,1	0	0	1	0	0	Set receive interrupt	Time-out	Write ptr reversed. RXIE or RXSTL has no effect. (2) RXSETUP will be set (control endpoints only).
	Received SETUP token, FIFO error occurs	00	1	0	0	1	1	0	Set receive interrupt	Time-out, NAK future transac- tions	(2) (control endpoints only).
	Received SETUP token with FIFO error already existing	01	0	1	0	1	0	0	Set receive interrupt	ACK	Causes FIFO to reset automatically, forcing new SETUP to be received. RXIE or RXSTL has no effect. (2) RXSETUP will be set (control endpoints only).
	CPU reads FIFO, sets RXFFRC	00	no chg	[,] no chg	no chg	no chg	no chg	no chg	None	None	

Table D-3. Non-isochronous Receive Data Flow in Single-packet Mode (RXSPM = 1) (Continued)

NOTE:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled.

2. STOVW is set after a valid SETUP token is received and cleared during handshake phase. EDOVW is set during handshake phase.

DATA FLOW MODEL



FIF (1:0)	Event	New FIF (1:0)	RX ERR	RX ACK	RX Void	RX Setup	RX OVF (1)	RX URF (1)	RX Inter- rupt	USB Response	Comments
	CPU reads FIFO, causes FIFO error. RXFFRC not set yet.	01	no chg	no chg	no chg	no chg	no chg	1	None	Time-out, NAK future transac- tions	Firmware should check RXURF bit before writing RXFFRC.
	CPU reads FIFO, causes FIFO error. Set RXFFRC.	00	no chg	no chg	no chg	no chg	no chg	1	None	Time-out, NAK future transac- tions	Firmware should check RXURF bit before writing RXFFRC.

Table D-3. Non-isochronous Receive Data Flow in Single-packet Mode (RXSPM = 1) (Continued)

NOTE:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled.

2. STOVW is set after a valid SETUP token is received and cleared during handshake phase. EDOVW is set during handshake phase.

FIF (1:0)	Event	New FIF (1:0)	RX ERR	RX ACK	RX Void	RX Setup	RX OVF (1)	RX URF (1)	RX Inter- rupt	USB Response	Comments
00	Received OUT token, but RXIE = 0	00	no chg	no chg	1	no chg	no chg	no chg	None	NAK	FIFO not ready.
	Received OUT token, but timed-out waiting for data	00	no chg	no chg	1	no chg	no chg	no chg	None	None	FIFO not loaded. Write ptr reversed.
	Received OUT token, no errors	01	0	1	0	0	no chg	no chg	Set receive interrupt	ACK	Received, no errors, advance write marker.

Table D-4. Non-isochronous Receive Data Flow in Dual-packet Mode (RXSPM = 0)

NOTES:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled.

2. STOVW is set after a valid SETUP token is received and cleared during handshake phase. EDOVW is set during handshake phase.

FIF (1:0)	Event	New FIF (1:0)	RX ERR	RX ACK	RX Void	RX Setup	RX OVF (1)	RX URF (1)	RX Inter- rupt	USB Response	Comments
	Received OUT token, data CRC or bit-stuff error	00	1	0	0	0	no chg	no chg	Set receive interrupt	Time-out	Write ptr reversed. (Possible to have RXERR cleared by hardware before seen by firmware.)
	Received OUT token, FIFO error occurs	00	1	0	0	0	1	no chg	Set receive interrupt	Time-out, NAK future transac- tions	Only RXOVF FIFO error can occur, requires firmware inter- vention.
	Received OUT token with FIFO error already existing	00	1 (no chg)	0 (no chg)	1	0	1 (no chg)	no chg	None	NAK	Considered to be a "void" condition. Will NAK until firmware clears condition.
	Received OUT token, but data sequence mismatch	00	no chg	no chg	no chg	no chg	no chg	no chg	None	ACK	Last ACK corrupted, so send again but ignore the data.
	Received SETUP token, no errors (dual packet mode not recom- mended!)	01	0	1	0	1	0	0	Set receive interrupt	ACK	Causes FIFO to reset automati- cally, forcing new SETUP to be received. RXIE or RXSTL has no effect. (2) RXSETUP will be set (control endpoints only).
	Received SETUP token, but timed-out waiting for data	00	1	0	0	0	0	0	Set receive interrupt	Time-out	FIFO is reset automatically and FIFO data is invalid. (2)

Table D-4. Non-isochronous Receive Data Flow in Dual-packet Mode (RXSPM = 0) (Continued)

NOTES:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled.

2. STOVW is set after a valid SETUP token is received and cleared during handshake phase. EDOVW is set during handshake phase.

DATA FLOW MODEL

FIF (1:0)	Event	New FIF (1:0)	RX ERR	RX ACK	RX Void	RX Setup	RX OVF (1)	RX URF (1)	RX Inter- rupt	USB Response	Comments
	Received SETUP token, data CRC or bit- stuff error (dual packet mode not recom- mended)	00	1	0	0	1		0	Set receive interrupt	Time-out	Write ptr reversed, RXIE or RXSTL has no effect. (2) RXSETUP will be set (control endpoints only).
	Received SETUP token, FIFO error occurs	00	1	0	0	1	1	0	Set receive interrupt	Time-out, NAK future transac- tions	RXIE or RXSTL has no effect. (2) RXSETUP will be set (control endpoints only).
	Received SETUP token with FIFO error already existing	01	0	1	0	1	0	0	Set receive interrupt	ACK	Causes FIFO to reset automati- cally, forcing new SETUP to be received. RXIE or RXSTL has no effect. (2) RXSETUP will be set (control endpoints only).
	CPU reads FIFO, causes FIFO error	00	no chg	no chg	no chg	no chg	no chg	1	None	NAK future transac- tions	FIFO was empty when read. Should always check RXFIF bits before reading.
01/10	Received OUT token, but RXIE = 0	01/10	no chg	no chg	1	no chg	no chg	no chg	None	NAK	FIFO not ready.
	Received OUT token, but timed-out waiting for data	01/10	no chg	no chg	1	no chg	no chg	no chg	None	None	FIFO not loaded. Write ptr reversed.
	Received OUT token, no errors	11	0	1	0	0	no chg	no chg	Set receive interrupt	ACK	Received, no errors, advance write marker.

Table D-4. Non-isochronous Receive Data Flow in Dual-packet Mode (RXSPM = 0) (Continued)

NOTES:

1.

These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled. STOVW is set after a valid SETUP token is received and cleared during handshake phase. EDOVW is set during 2. handshake phase.

FIF (1:0)	Event	New FIF (1:0)	RX ERR	RX ACK	RX Void	RX Setup	RX OVF (1)	RX URF (1)	RX Inter- rupt	USB Response	Comments
	Received OUT token, data CRC or bit-stuff error	01/10	1	0	0	0	no chg	no chg	Set receive interrupt	Time-out	Write ptr reversed. (Possible to have RXERR cleared by hardware before seen by firmware.)
	Received OUT token, FIFO error occurs	01/10	1	0	0	0	1	no chg	Set receive interrupt	Time-out, NAK future transac- tions	Only RXOVF FIFO error can occur, requires firmware inter- vention.
	Received OUT token with FIFO error already existing	01/10	1 (no chg)	0 (no chg)	1	0	1 (no chg)	no chg	None	NAK	Considered to be a "void" condition. Will NAK until firmware clears condition.
	Received OUT token, but data sequence mismatch	01/10	no chg	no chg	no chg	no chg	no chg	no chg	None	ACK	Last ACK corrupted, so send again but ignore the data.
	Received SETUP token, no errors (dual- packet mode not recom- mended)	01/10	0	1	0	1	0	0	Set receive interrupt	ACK	Causes FIFO to reset automati- cally, forcing new SETUP to be received. RXIE or RXSTL has no effect. (2) RXSETUP will be set (control endpoints only).
	Received SETUP token, but timed-out waiting for data	01/10	1	0	0	0	0	0	Set receive interrupt	Time-out	FIFO is reset automatically, forcing new SETUP to be received. (2)

Table D-4. Non-isochronous Receive Data Flow in Dual-packet Mode (RXSPM = 0) (Continued)

NOTES:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled.

2. STOVW is set after a valid SETUP token is received and cleared during handshake phase. EDOVW is set during handshake phase.

DATA FLOW MODEL

intel

FIF (1:0)	Event	New FIF (1:0)	RX ERR	RX ACK	RX Void	RX Setup	RX OVF (1)	RX URF (1)	RX Inter- rupt	USB Response	Comments
	Received SETUP token, data CRC or bit- stuff error (dual-packet mode not recom- mended)	00	1	0	0	1	0	0	Set receive interrupt	Time-out	Write ptr reversed. RXIE or RXSTL has no effect. (2)
	Received SETUP token, FIFO error occurs	00	1	0	0	1	1	0	Set receive interrupt	Time-out, NAK future transac- tions	RXIE or RXSTL has no effect, (2) RXSETUP will be set (control endpoints only).
	Received SETUP token with FIFO error already existing	01/10	0	1	0	1	0	0	Set receive interrupt	ACK	Causes FIFO to reset automati- cally, forcing new SETUP to be received. (2) RXSETUP will be set (control endpoints only).
	CPU reads FIFO, sets RXFFRC	00	no chg	no chg	no chg	no chg	no chg	no chg	None	None	
	CPU reads FIFO, causes FIFO error. RXFFRC not set yet.	01/10	no chg	no chg	no chg	no chg	no chg	1	None	Time-out, NAK future transac- tions	Firmware should check RXURF bit before writing RXFFRC.
	CPU reads FIFO, causes FIFO error. Set RXFFRC.	00	no chg	no chg	no chg	no chg	no chg	1	None	Time-out, NAK future transac- tions	Firmware should check RXURF bit before writing RXFFRC.
11	Received OUT token	11	no chg	no chg	1	no chg	no chg	no chg	None	NAK	FIFO not ready, so data is ignored (CRC or FIFO error not possible).

Table D-4. Non-isochronous Receive Data Flow in Dual-packet Mode (RXSPM = 0) (Continued)

NOTES:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled.

2. STOVW is set after a valid SETUP token is received and cleared during handshake phase. EDOVW is set during handshake phase.

FIF (1:0)	Event	New FIF (1:0)	RX ERR	RX ACK	RX Void	RX Setup	RX OVF (1)	RX URF (1)	RX Inter- rupt	USB Response	Comments
	Received SETUP token, no errors (dual- packet mode not recom- mended!)	01	0	1	0	1	0	0	Set receive interrupt	ACK	Causes FIFO to reset automati- cally, forcing new SETUP to be received. (2) RXSETUP will be set. (control endpoints only).
	Received SETUP token, but timed-out waiting for data	11	1	0	0	0	0	0	Set receive interrupt	Time-out	FIFO is reset automatically and FIFO data is invalid. (2)
	Received SETUP token, data CRC or bit- stuff error (dual-packet mode not recom- mended).	00	1	0	0	1	0	0	Set receive interrupt	Time-out	Write ptr reversed. RXIE or RXSTL has no effect. (2)
	Received SETUP token, FIFO error (dual- packet mode not recom- mended).	00	1	0	0	1	1	0	Set receive interrupt	Time-out, NAK future transac- tions	RXIE or RXSTL has no effect. (2) RXSETUP will be set (control endpoints only).
	Received SETUP token with FIFO error already existing	01	0	1	0	1	0	0	Set receive interrupt	ACK	Causes FIFO to reset automati- cally, forcing new SETUP to be received. (2) RXSETUP will be set (control endpoints only).
	CPU reads FIFO, sets RXFFRC	10/01	no chg	no chg	no chg	no chg	no chg	no chg	None	None	

Table D-4. Non-isochronous Receive Data Flow in Dual-packet Mode (RXSPM = 0) (Continued)

intel

NOTES:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled.

2. STOVW is set after a valid SETUP token is received and cleared during handshake phase. EDOVW is set during handshake phase.

DATA FLOW MODEL

FIF (1:0)	Event	New FIF (1:0)	RX ERR	RX ACK	RX Void	RX Setup	RX OVF (1)	RX URF (1)	RX Inter- rupt	USB Response	Comments
	CPU reads FIFO, causes FIFO error. RXFFRC not written yet.	11	no chg	no chg	no chg	no chg	no chg	1	None	NAKs future transac- tions	Firmware should check RXURF bit before writing FFRC
	CPU reads FIFO, causes FIFO error. Set RXFFRC.	10/01	no chg	no chg	no chg	no chg	no chg	1	None	NAKs future transac- tions	Firmware should check RXURF bit before writing FFRC

Table D-4. Non-isochronous Receive Data Flow in Dual-packet Mode (RXSPM = 0) (Continued)

NOTES:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled.

 STOVW is set after a valid SETUP token is received and cleared during handshake phase. EDOVW is set during handshake phase.

FIF		New BXFIF	(a	t next SC	OF)	RX	RX	RX	USB	
(1:0)	Event	(1:0) (2)	RX ERR	RX ACK	RX Void	OVF (1,2)	URF (1,2)	Inter- rupt	Response	Comments [·]
00	Received OUT token, but RXIE = 0	00	no chg	no chg	1.	no chg	no chg	None	None/ Time-out	FIFO not ready, or timed-out waiting for data packet, but no NAK sent
	Received OUT token, but timed-out waiting for data	00	no chg	no chg	no chg	no chg	no chg	None	None/ Time-out	FIFO not loaded.
	Received OUT token, no errors	01	0	1	0	no chg	no chg	None	None/ Time-out	Received, no errors, advance write marker
	Received OUT token, data CRC or bit-stuff error	01	1	0	0	no chg	no chg	None	None/ Time-out	Bad data still loaded into FIFO.
	Received OUT token, FIFO error occurs	01	1 -	0	0	1	no chg	None	None/ Time-out	Only RXOVF FIFO error can occur, requires firmware inter- vention.
	Received OUT token with FIFO error already existing	00	1 (no chg)	0 (no chg)	1	1 (no chg)	no chg	None	None/ Time-out	Treated like a "void" condition.
	CPU reads FIFO, causes FIFO error	00	no chg	no chg	no chg	no chg	1	None	None/ Time-out	FIFO was empty when read. Should always check RXFIF bits before reading.

Table D-5. Isochronous Receive Data Flow in Dual-packet Mode (RXSPM = 0)

NOTES:

These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled.
 RXFIF, RXOVF and RXURF are handled with the following golden rule: Firmware events cause status change immediately while USB events only cause status change at SOF.

RXURF: Since underrun can only be caused by firmware, RXURF is updated immediately.

RXOVF: Since overrun can only be caused by USB, RXOVF is updated at SOF.

RXFIF: RXFIF is "incremented" by USB and "decremented" by firmware. Therefore, setting RXFFRC will "decrement" RXFIF immediately. However, a successful USB transaction anytime in a frame will only "increment" RXFIF at SOF.

RXERR, RXACK, and RXVOID can only be caused by USB, thus they are updated at the end of transaction.

DATA FLOW MODEL

intel®

FIF		New BXFIF	(at	t next SC	DF)	RX	RX	RX	USB	
(1:0)	Event	(1:0) (2)	RX ERR	RX ACK	RX Void	OVF (1,2)	URF (1,2)	Inter- rupt	Response	Comments
	Receive SOF indication	no chg/up dated	up- dated	up- dated	up- dated	up- dated	no chg	None (SOF interrupt)	None/ Time-out	Flags are updated at SOF. Firmware must check for RXFIF = 00 condition to detect no ISO packet received this frame.
01/10	Received OUT token, but RXIE = 0	01/10	no chg	no chg	1	no chg	no chg	None	None/ Time-out	FIFO not ready.
	Received OUT token, but timed-out waiting for data	01/10	no chg	no chg	no chg	no chg	no chg	None	None/ Time-out	FIFO not loaded.
	Received OUT token, no errors	11	0	1	0	no chg	no chg	None	None/ Time-out	Received, no errors, advance write marker.
	Received OUT token, data CRC or bit-stuff error	11	1	0	0	no chg	no chg	None	None/ Time-out	Possible to have RXERR cleared by hardware before seen by firmware. Reverse write pointer.
	Received OUT token, FIFO error occurs	11	1	0	0	1	no chg	None	None/ Time-out	Only OVF FIFO error can occur, requires firmware inter- vention.
	Received OUT token with FIFO error already existing	01/10	no chg	no chg	1	no chg	no chg	None	None/ Time-out	Treated like a "void" condition.

Table D-5. Isochronous Receive Data Flow in Dual-packet Mode (RXSPM = 0) (Continued)

NOTES:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled.

 RXFIF, RXOVF and RXURF are handled with the following golden rule: Firmware events cause status change immediately while USB events only cause status change at SOF.

RXURF: Since underrun can only be caused by firmware, RXURF is updated immediately.

RXOVF: Since overrun can only be caused by USB, RXOVF is updated at SOF.

RXFIF: RXFIF is "incremented" by USB and "decremented" by firmware. Therefore, setting RXFFRC will "decrement" RXFIF immediately. However, a successful USB transaction anytime in a frame will only "increment" RXFIF at SOF.

RXERR, RXACK, and RXVOID can only be caused by USB, thus they are updated at the end of transaction.

		New	T			_			-7 (, ,
FIF (1:0)	Event	RXFIF (1:0) (2)	RX ERR	RX ACK	RX Void	RX OVF (1,2)	RX URF (1,2)	RX Inter- rupt	USB Response	Comments
	CPU reads FIFO, sets RXFFRC	00	no chg	no chg	no chg	no chg	no chg	None	None/ Time-out	
	CPU reads FIFO, causes FIFO error	00	no chg	no chg	no chg	no chg	1	None	None/ Time-out	Firmware should check RXURF bit before writing RXFFRC.
11	Received OUT token	11	no chg	no chg	1	no chg	no chg	None	None/ Time-out	FIFO not ready, but data must be taken. This situation should never happen.
	Received SOF indication	no chg/ up- dated	up- dated	up- dated	up- dated	up- dated	no chg	None (SOF interrupt)	None/ Time-out	Error condition (not handled by hardware). Firmware should not allow this condition.
	CPU reads FIFO, sets RXFFRC	10 or 01	no chg	no chg	no chg	no chg	no chg	None	None/ Time-out	
	CPU reads FIFO, causes FIFO error. RXFFRC not set yet.	11	no chg	no chg	no chg	no chg	1	None	None/ Time-out	Firmware should check RXURF bit before writing RXFFRC.
	CPU reads FIFO, causes FIFO error. Set RXFFRC.	10 or 01	no chg	no chg	no chg	no chg	1	None	None/ Time-out	Firmware should check RXURF bit before writing RXFFRC.

Table D-5. Isochronous Receive Data Flow in Dual-packet Mode (RXSPM = 0) (Continued)

NOTES:

1. These are sticky bits, which must be cleared by firmware. Also, this table assumes RXEPEN and ARM are enabled.

 RXFIF, RXOVF and RXURF are handled with the following golden rule: Firmware events cause status change immediately while USB events only cause status change at SOF.

RXURF: Since underrun can only be caused by firmware, RXURF is updated immediately.

RXOVF: Since overrun can only be caused by USB, RXOVF is updated at SOF.

RXFIF: RXFIF is "incremented" by USB and "decremented" by firmware. Therefore, setting RXFFRC will "decrement" RXFIF immediately. However, a successful USB transaction anytime in a frame will only "increment" RXFIF at SOF.

RXERR, RXACK, and RXVOID can only be caused by USB, thus they are updated at the end of transaction.

Glossary



GLOSSARY

This glossary defines acronyms, abbreviations, and terms that have special meaning in this manual. (Chapter 1, "Guide to this Manual," discusses notational conventions and general terminology.)

#0data16	A 32-bit constant that is immediately addressed in an instruction. The upper word is filled with zeros.
#1data16	A 32-bit constant that is immediately addressed in an instruction. The upper word is filled with ones.
#data	An 8-bit constant that is immediately addressed in an instruction.
#data16	A 16-bit constant that is immediately addressed in an instruction.
#short	A constant, equal to 1, 2, or 4, that is immediately addressed in an instruction.
ACK	Acknowledgment. Handshake packet indicating a positive acknowledgment.
accumulator	A register or storage location that forms the result of an arithmetic or logical operation.
addr11	An 11-bit destination address. The destination can be anywhere in the same 2 Kbyte block of memory as the first byte of the next instruction.
addr16	A 16-bit destination address. The destination can be anywhere within the same 64 Kbyte region as the first byte of the next instruction.
addr24	A 24-bit destination address. The destination can be anywhere within the 16 Mbyte address space.
ALU	Arithmetic-logic unit. The part of the CPU that processes arithmetic and logical operations.
assert	The term <i>assert</i> refers to the act of making a signal active (enabled). The polarity (high/low) is defined by the signal name. Active-low signals are designated by a pound symbol (#) suffix; active-high signals have no suffix. To <i>assert</i> RD# is to drive it low; to <i>assert</i> ALE is to drive it high.

intel

big endien form

binary-code compatibility

binary mode

bit bit (operand) bit51 bit stuffing

bulk transfer

bus enumeration

byte

clear

code memory configuration bytes

control transfer

dir8

dir16

Method of storing data that places the most significant byte at lower storage addresses.

The ability of an 8x930 to execute, without modification, binary code written for an MCS 51 microcontroller.

An operating mode, selected by a configuration bit, that enables an 8x930 to execute, without modification, binary code written for an MCS 51 microcontroller.

A binary digit.

An addressable bit in the 8x930 architecture.

An addressable bit in the MCS 51 architecture.

Insertion of a '0' bit into a data stream to cause an electrical transition on the data wires allowing a PLL to remain locked.

Non-periodic, large, "bursty" communication typically used for a transfer that can use any available bandwidth and can also be delayed until bandwidth is available.

Detecting and identifying USB devices.

Any 8-bit unit of data.

The term *clear* refers to the value of a bit or the act of giving it a value. If a bit is *clear*, its value is "0"; *clearing* a bit gives it a "0" value.

See program memory.

Bytes, residing in on-chip non-volatile memory, that determine a set of operating parameters for the 8x930.

One of four Universal Serial Bus Transfer Types. Control transfers support configuration/command /status type communications between client and function.

An 8-bit direct address. This can be a memory address or an SFR address.

A 16-bit memory address (00:0000H–00:FFFFH) used in direct addressing.

DPTR	The 16-bit data pointer. In $8x930$ microcontrollers, DPTR is the lower 16 bits of the 24-bit extended data pointer, DPX.
DPX	The 24-bit extended data pointer in $8x930$ microcontrollers. See also <i>DPTR</i> .
deassert	The term <i>deassert</i> refers to the act of making a signal inactive (disabled). The polarity (high/low) is defined by the signal name. Active-low signals are designated by a pound symbol (#) suffix; active-high signals have no suffix. To <i>deassert</i> RD# is to drive it high; to <i>deassert</i> ALE is to drive it low.
device address	The address of a device on the Universal Serial Bus. The device address is the default address when the USB device is first powered or reset. Hubs and functions are assigned a unique device address by USB firmware.
doping	The process of introducing a periodic table Group III or Group V element into a Group IV element (e.g., silicon). A Group III impurity (e.g., indium or gallium) results in a <i>p-type</i> material. A Group V impurity (e.g., arsenic or antimony) results in an <i>n-type</i> material.
double word	A 32-bit unit of data. In memory, a double word comprises four contiguous bytes.
dword	See double word.
edge-triggered	The mode in which a device or component recognizes a falling edge (high-to-low transition), a rising edge (low-to-high transition), or a rising or falling edge of an input signal as the assertion of that signal. See also <i>level-triggered</i> .
encryption array	An array of key bytes used to encrypt user code as it is read from code memory; protects against unauthorized access to user's code.
endpoint	A uniquely identifiable portion of a USB device that is the source or sink of information in a commun- ication flow between the host and the device.
EPP	Endpoint pair. See endpoint.
EPROM	Erasable, programmable read-only memory

F_{clk} FET FIFO FIU

external address

Fosc

frame

function

handshake packet

HIU

host

Hub

idle mode

input leakage

integer

A 16-bit, 17-bit, or 18-bit address presented on the device pins. The address decoded by an external device depends on how many of these address bits the external system uses. See also *internal address*.

Microcontroller internal clock frequency distributed to the CPU and on-chip peripherals.

Field-effect transistor.

First-in, first-out data buffer. Each USB endpoint pair has a transmit FIFO and a receive FIFO.

Function Interface Unit. Its function is to manage the data transaction that goes between the 8x930Hx and the USB host based on the transfer type and the FIFOs condition.

Frequency at pin XTAL1. The frequency of the onchip oscillator or external source.

The time from the start of one SOF token to the start of the subsequent SOF token; consists of a series of transactions.

A USB device that provides a capability to the host. For example, an ISDN connection, a digital microphone, or speakers.

A packet that acknowledges or rejects a specific condition. For examples, see ACK and NACK.

Hub Interface Unit.

The host computer system where the USB host controller is installed. This includes the host hardware platform (CPU, bus, etc.) and the operating system in use.

A Universal Serial bus device that provides additional connections to the Universal Serial Bus.

The power conservation mode that freezes the core clocks but leaves the peripheral clocks running.

Current leakage from an input pin to power or ground.

Any member of the set consisting of the positive and negative whole numbers and zero.

GLOSSARY

internal address	The 24-bit address that the device generates. See also <i>external address</i> .
interrupt handler	The module responsible for handling interrupts that are to be serviced by user-written interrupt service routines.
interrupt latency	The delay between an interrupt request and the time when the first instruction in the interrupt service routine begins execution.
interrupt response time	The time delay between an interrupt request and the resulting break in the current instruction stream.
interrupt service routine (ISR)	The firmware routine that services an interrupt.
interrupt transfer	One of four USB transfer types. Interrupt transfer characteristics are small data, non periodic, low frequency, bounded latency, device initiated communication typically used to notify the host of device service needs.
ISO	Isochronous
isochronous data	A stream of data whose timing is implied by its delivery rate.
isochronous transfer	One of four USB transfer types, isochronous transfers provide periodic, continuous communication between host and device.
level-triggered	The mode in which a device or component recognizes a high level (logic one) or a low level (logic zero) of an input signal as the assertion of that signal. See also <i>edge-triggered</i> .
low-clock mode	The default mode upon reset, low-clock mode ensures that the I_{CC} drawn by the 8x930 is less than one unit load.
LSB	Least-significant bit of a byte or least-significant byte of a word.
maskable interrupt	An interrupt that can be disabled (masked) by its individual mask bit in an interrupt enable register. All 8x930 interrupts, except the firmware trap (TRAP), are maskable.
MSB	Most-significant bit of a byte or most-significant byte of a word.

int

multiplexed bus

n-channel FET

n-type material

nonmaskable interrupt

npn transistor

NRZI

OTPROM

p-channel FET *p*-type material

PC

phase-locked loop

PID

PLL program memory

powerdown mode

PWM

A bus on which the data is time-multiplexed with (some of) the address bits.

A field-effect transistor with an *n*-type conducting path (channel).

Semiconductor material with introduced impurities (*doping*) causing it to have an excess of negatively charged carriers.

An interrupt that cannot be disabled (masked). The firmware trap (TRAP) is the 8x930's only nonmaskable interrupt.

A transistor consisting of one part *p*-type material and two parts *n*-type material.

Non Return to Zero Invert. A method of encoding serial data in which ones and zeroes are represented by opposite and alternating high and low voltages where there is no return to zero (reference) voltage between encoded bits. Eliminates the need for clock pulses.

One-time-programmable read-only memory, a version of EPROM.

A field-effect transistor with a *p*-type conducting path.

Semiconductor material with introduced impurities (*doping*) causing it to have an excess of positively charged carriers.

Program counter.

A circuit that acts as a phase detector to keep an oscillator in phase with an incoming frequency.

Packet ID. A field in a USB packet that identifies the type of packet and hence its format.

See phase-locked loop.

A part of memory where instructions can be stored for fetching and execution.

The power conservation mode that freezes both the core clocks and the peripheral clocks.

Pulse-width modulated (outputs).

rel	A signed (two's complement) 8-bit, relative destination address. The destination is -128 to +127 bytes relative to the first byte of the next instruction.
reserved bits	Register bits that are not used in this device but may be used in future implementations. Avoid any firmware dependence on these bits. In the $8x930$, the value read from a reserved bit is indeterminate; do not write a "1" to a reserved bit.
resume	Once a device is in the suspend state, its operation can be resumed by receiving non-idle signaling on the bus. See also <i>suspend</i> .
RT	Real-time
root hub	A USB hub directly attached to the host controller. This hub is attached to the host; tier 0.
root port	The upstream port on a hub.
SE0	Single-ended zero. This is a reference to the USB reset signal which is defined as both D_{P0} and D_{M0} below their threshold voltage.
SIE	Serial Bus Interface Engine. Handles the communications protocol of the USB.
set	The term <i>set</i> refers to the value of a bit or the act of giving it a value. If a bit is <i>set</i> , its value is "1"; <i>setting</i> a bit gives it a "1" value.
SFR	A special function register that resides in its associated on-chip peripheral or in the $8x930$ core.
sign extension	A method for converting data to a larger format by filling the extra bit positions with the value of the sign. This conversion preserves the positive or negative value of signed integers.
sink current	Current flowing into a device to ground. Always a positive value.
SOF	Start of Frame. The SOF is the first transaction in each frame. SOF allows endpoints to identify the start of frame and synchronize internal endpoint clocks to the host.
source-code compatibility	The ability of an $8x930$ to execute re-compiled source code written for an MCS 51 microcontroller.

source current	Current flowing out of a device from V_{CC} . Always a negative value.
source mode	An operating mode that is selected by a configuration bit. In source mode, an 8x930 can execute re- compiled source code written for an MCS 51 microcontroller. In source mode, the 8x930 cannot execute unmodified binary code written for an MCS 51 microcontroller. See binary mode.
SP	Stack pointer.
SPX	Extended stack pointer.
state time (or state)	The basic time unit of the device; the combined period of the two internal timing signals, PH1 and PH2. (The internal clock generator produces PH1 and PH2 by halving the frequency of the signal on XTAL1.) With a 16 MHz crystal, one <i>state time</i> equals 125 ns. Because the device can operate at many frequencies, this manual defines time requirements in terms of <i>state times</i> rather than in specific units of time.
suspend	A low current mode used when the USB bus is idle. The $8x930$ enters suspend when there is a constant idle state on the bus lines for more than 3.0 msec. When a device is in suspend state, it draws less than 500 μ A from the bus. See also <i>resume</i> .
token packet	A type of packet that identifies what transaction is to be performed on the bus.
UART	Universal asynchronous receiver and transmitter. A part of the serial I/O port.
USB	Universal Serial Bus. An industry-standard extension to the PC architecture with a focus on Computer Telephony Integration (CTI), consumer, and productivity applications.
WDT	Watchdog timer, an internal timer that resets the device if the firmware fails to operate properly.
word	A 16-bit unit of data. In memory, a word comprises two contiguous bytes.

intel

wraparound

The result of interpreting an address whose hexadecimal expression uses more bits than the number of available address lines. Wraparound ignores the upper address bits and directs access to the value expressed by the lower bits.



Index



INDEX

#0data16, A-3
#1data16, A-3
#data
definition, A-3
#data16, A-3
#short, A-3
8x930, 1-1
block diagram, 2-2
8x930Ax, 1-1
8x930Hx, 1-1

Α

A15:8, 10-1 description, 16-2 A16, 10-1 description, 16-2 A17, 10-1 AC flag, 5-17, 5-18, C-46, C-47 ACALL instruction, 5-14, A-23, A-25 ACC, 3-12, 3-18, C-4, C-8 Accumulator, 3-14 in register file, 3-12 AD7:0, 10-1 description, 16-2 ADD instruction, 5-8, A-13 ADDC instruction, 5-8, A-13 addr11, 5-12, A-3 addr16, 5-12, A-3 addr24, 5-12, A-3 Address spaces, 3-1 See also Memory space, SFRs, Register file, External file, Compatibility Addresses internal vs external, 4-10 Addressing modes, 3-5, 5-4 See also Data instructions, Bit instructions, Control instructions AJMP instruction, 5-14, A-23 ALE caution, 14-7 description, 16-2 extended, 4-11 following reset, 14-7 idle mode, 15-7

ANL instruction, 5-9, 5-10 for bits, A-22 ANL/ instruction, 5-10 for bits, A-22 Application notes, 1-6 Arithmetic instructions, 5-8, 5-9 table of, A-13, A-14, A-15

В

B register, 3-14, C-8 as SFR, 3-18, C-4 in register file, 3-12 Base address, 5-4 Baud rate, See Serial I/O port, Timer 1, Timer 2 Big endien form, 5-2 Binary and source modes, 2-5, 4-12-4-13, 5-1 opcode maps, 4-12 selection guidelines, 4-12 Bit address addressing modes, 5-11 definition, A-3 examples, 5-10 Bit instructions, 5-10-5-11 addressing modes, 5-4, 5-10 bit51, 5-10, A-3 Broadcast address, See Serial I/O port Bulletin board service (BBS), 1-7, 1-9 Bus cycles See External bus cycles

С

Call instructions, 5-14 Capacitors bypass, 14-2 CCAP1H–CCAP4H, CCAP1L–CCAP4L, 3-21, C-7, C-9 CCAPM1–4, 3-21, 12-16, C-7, C-10 interrupts, 6-7 CCON, 3-21, 12-14, C-7, C-11 CEX1, 10-1 CEX2, 10-1 CEX3, 10-1 CEX4, 10-1 CEX4, 10-1

CH, CL, 3-21, C-7, C-11 CJNE instruction, A-24 Clock external, 2-9, 14-3 idle and powerdown modes, 15-7 idle mode, 15-7 on-chip crystal, 2-9 PLLSEL2:0, 2-10, 14-1 powerdown mode, 15-8, 15-9 sources, 14-2 USB rates (table), 2-10 CLR instruction, 5-9, 5-10, A-16, A-22 CMOD, 3-21, 12-13, C-7, C-12 interrupts, 6-7 CMP instruction, 5-8, 5-13, A-14 Code constants, 4-14 Code fetches external, 16-1, 16-6 internal. 16-6 page hit and page miss, 16-6 page mode, 16-6 Code memory MCS 51 architecture, 3-3 See also On-chip code memory, External code memorv Compatibility (MCS 251 and MCS 51 architectures), 3-2-3-5 address spaces, 3-2, 3-4 external memory, 3-5 instruction set, 5-1 SFR space, 3-5 See also Binary and source modes Configuration array, 4-1, C-78 external, 4-3 on-chip, 4-2 bits, 4-4 external memory, 4-7 overview, 4-1 wait state, 4-11 Configuration bytes bus cycles, 16-15 UCONFIGO, 4-1 UCONFIG0 (table), 4-5, C-78 UCONFIG1, 4-1 UCONFIG1 (table), 4-6, C-80 verifying, 17-1 Control instructions, 5-11-5-15

addressing modes, 5-11, 5-13 table of, A-23 Core, 2-8 SFRs, 3-18, C-4 CPL instruction, 5-9, 5-10, A-16, A-22 CPU, 2-8 block diagram, 2-8 Crystal on-chip oscillator, 14-2 CY flag, 5-17, 5-18, C-46, C-47

inta

D

DA instruction, A-15 Data instructions, 5-4-5-10 addressing modes, 5-4 Data Pointer, C-4 Data pointer, See DPH, DPL, DPTR, DPX, DPXL Data transfer instructions, 5-9-5-10 table of, A-21 See also Move instructions Data types, 5-1 Datasheets on WWW, 1-8 DEC instruction, 5-8, A-14 descriptors bDescLength, 8-7 bDescriptorType, 8-7 bHubContrCurrent, 8-7 bNbrPorts, 8-7 bPwrOn2PwrGood, 8-7 DeviceRemovable, 8-7 PortPwrCtrlMask. 8-7 wHubCharacteristics, 8-7 descriptors, hub, 8-6-8-7 Destination register, 5-3 dir16, A-3 dir8, A-3 Direct addressing, 5-4 in control instructions, 5-12 Displacement addressing, 5-4, 5-8 DIV instruction, 5-8, A-15 Division, 5-8 DJNZ instruction, A-24 Documents ordering, 1-7 related, 1-6 DPH, DPL, 3-14, C-13

as SFRs, 3-18, C-4 DPTR, 3-14 in jump instruction, 5-12 DPX, 3-5, 3-12, 3-14, 5-4 DPXL, 3-14, C-14 as SFR, 3-18, C-4 external data memory mapping, 3-5, 5-4, 5-9 reset value, 3-5

Е

EA#. 3-8 description, 16-2 ECALL instruction, 5-14, A-23 ECI. 10-1 EJMP instruction, 5-14, A-23 EMAP# bit, 3-9, 4-14 Encryption, 17-1 Encryption array, 17-1 key bytes, 17-5 EPCON, 7-7, C-15 EPINDEX, 7-6, C-18 ERET instruction, 5-14, A-23 Escape prefix (A5H), 4-12 Extended ALE, A-1, A-11 Extended stack pointer, See SPX External address lines number of, 4-8 See also External bus External bus inactive, 16-3 pin status, 16-15, 16-16 structure in page mode, nonpage mode, 16-6 External bus cycles, 16-3-16-16 definitions, 16-3 extended ALE wait state, 16-10 extended RD#/WR#/PSEN# wait state, 16-8 nonpage mode, 16-3, 16-5 page mode, 16-6-16-8 page-hit vs page-miss, 16-6 Real-time wait states, 16-8 External code memory example, 16-19, 16-29 idle mode, 15-7 powerdown mode, 15-8 External memory, 3-9 design examples, 16-17-16-29 MCS 51 architecture, 3-2, 3-4, 3-5

External memory interface configuring, 4-7-4-14 signals, 16-3 External RAM example, 16-25 exiting idle mode, 15-8

F

F0 flag, 5-17, C-46 FADDR, 7-14, C-19 FaxBack service, 1-7, 1-8 FIE, 3-18, 6-4, 6-8, C-4, C-20, C-21 FIE1, 6-9 FIFLG, 3-18, 6-4, 6-11, C-4, C-22, C-23 FIFLG1, 6-12 Flash memory example, 16-17, 16-19, 16-29 Frame Timer, 6-12

G

Given address, See Serial I/O port Global suspend interrupt, 6-18

Η

HADDR, 8-6, 8-8, 9-16 Help desk, 1-7 HIE, 3-18, 6-4, 6-16, C-4, C-24 HIFLG, 3-18, 6-4, 6-17, C-4, C-25 HPCON, 8-15, C-26 HPINDEX, 8-23, C-27 HPPWR, 8-28, C-28 HPSC, 8-21, C-29 HPSTAT, 8-18, C-31 HSTAT, 8-9, C-33 Hub interrupt, 6-6

I

I/O ports, 10-1–10-8 external memory access, 10-7 latches, 10-2 loading, 10-6 pullups, 10-6 quasi-bidirectional, 10-5 SFRs, 3-15 *See also Ports 0–3*Idle mode, 2-5, 15-1, 15-7

entering, 15-7 exiting, 14-5, 15-7 external bus, 16-3 IEN0, 3-18, 6-4, 6-5, 6-7, 6-25, 6-36, 13-11, 15-9, C-4, C-35 IEN1, 3-18, 6-4, 6-26, 6-36, C-4, C-36 Immediate addressing, 5-4 INC instruction, 5-8, A-14 Indirect addressing, 5-4 in control instructions, 5-12 in data instructions. 5-6 Instruction set MCS 251 architecture, A-1-A-137 MCS 51 architecture, 5-1 Instructions arithmetic, 5-8 bit, 5-10 data, 5-4 data transfer, 5-9 logical, 5-9 INT1#, 10-1 INT1:0#, 6-1, 10-1, 11-1, 11-2 pulse width measurements, 11-10 Intel Architecture Labs, 1-8 Interrupt request, 6-1 cleared by hardware, 6-5, 6-6 Interrupt service routine exiting idle mode, 15-7 exiting powerdown mode, 15-9 Interrupts, 6-1-6-37 blocking conditions, 6-36 detection, 6-5 edge-triggered, 6-5, 6-6 enable/disable, 6-24 exiting idle mode, 15-7 exiting powerdown mode, 15-9 external (INT1:0#), 6-1, 6-5, 6-34, 15-9 global enable, 6-24 global resume, 6-18 global resume (GRSM), 15-5, 15-8, C-45 global suspend (GSUS), 15-5, 15-8, C-45 instruction completion time, 6-33 latency, 6-32-6-36 level-triggered, 6-5, 6-6 PCA, 6-7 polling, 6-32, 6-33 priority, 3-18, 6-1, 6-4, 6-5, 6-6, 6-27-6-30, C-4

priority within level, 6-27 processing, 6-32-6-37 request, See Interrupt request response time, 6-32, 6-33 sampling, 6-5, 6-33 serial port, 6-7 service routine (ISR), 6-5, 6-6, 6-32, 6-36, 6-37 sources. 6-3 timer/counters, 6-6 vector cycle, 6-37 vectors, 3-3, 6-5, 6-6 **INTR** bit and RETI instruction, 4-14, 5-15 IPH0, 3-18, 6-4, 6-28, 6-36, C-4, C-37 bit definitions, 6-27 IPH1, 3-18, 6-4, 6-30, 6-36, C-4, C-38 bit definitions, 6-27 IPL0, 3-18, 6-4, 6-29, 6-36, C-4, C-39 bit definitions, 6-27 IPL1, 3-18, 6-4, 6-31, C-4, C-40 bit definitions, 6-27 Isochronous RX dataflow Dual-packet mode, D-18 Isochronous TX dataflow Dual-packet mode, D-5 ISR, See Interrupts, service routine

inta

J

JB instruction. 5-13, A-23 JBC instruction, 5-13, A-23 JC instruction, A-23 JE instruction. A-23 JG instruction, A-23 JLE instruction, A-23 JMP instruction, A-23 JNB instruction, 5-13, A-23 JNC instruction, A-23 JNE instruction, A-23 JNZ instruction, A-23 JSG instruction, A-24 JSGE instruction, A-24 JSL instruction, A-23 JSLE instruction, A-24 Jump instructions bit-conditional, 5-13 compare-conditional, 5-13, 5-14

unconditional, 5-14 JZ instruction, A-23

Κ

Key bytes, See Encryption array

L

Latency, 6-32 LCALL instruction, 5-14, A-23 LJMP instruction, 5-14, A-23 Lock bits protection types, 17-5 verifying, 17-1 Logical instructions, 5-9 table of, A-16 Low clock mode, 15-1, 15-13 entering, 15-13 exiting, 15-13

М

MCS 251 microcontroller core, 2-8 MCS® 251, 1-1 MCS® 51. 1-1 Memory space, 2-4, 3-5-3-9 compatibility, See Compatibility (MCS 251 and MCS 51 architectures) regions, 3-2, 3-5 reserved locations, 3-5 Miller effect, 14-3 MOV instruction, A-18, A-19, A-20 for bits, 5-10, A-22 MOVC instruction, 3-2, 5-9, A-20 Move instructions table of. A-18 MOVH instruction, 5-10, A-20 MOVS instruction, 5-9, A-20 MOVX instruction, 3-2, 5-9, A-20 MOVZ instruction, 5-9, A-20 MUL instruction, 5-8 Multiplication, 5-8

Ν

N flag, 5-9, 5-18, C-47 Noise reduction, 14-2, 14-3 Non-isochronous RX dataflow Dual-packet mode, D-11 Single-packet mode, D-8 Non-isochronous TX dataflow, D-1 Nonpage mode bus cycles, *See External bus cycles, Nonpage mode* bus structure, 16-3 configuration, 4-7 design example, 16-20, 16-25 port pin status, 16-16 Nonvolatile memory verifying, 17-1–17-6 NOP instruction, 5-14, A-24

0

On-chip code memory, 16-8 accessing in data memory, 4-14 accessing in region 00:, 3-9 idle mode, 15-7 setup for verifying, 17-3-17-4 starting address, 3-8, 17-1 top eight bytes, 3-8, 4-1, 17-2, C-78 verifying, 17-1 On-chip oscillator hardware setup, 14-1 On-chip RAM, 3-8 bit addressable, 3-8, 5-11 bit addressable in MCS 51 architecture, 5-11 idle mode, 15-7 MCS 51 architecture, 3-2, 3-4 reset, 14-6 ONCE mode, 15-1 entering, 15-13 exiting, 15-13 Opcodes for binary and source modes, 4-12, 5-1 map, A-4 binary mode, 4-13 source mode, 4-13 See also Binary and source modes ORL instruction, 5-9, 5-10 for bits, A-22 ORL/ instruction, 5-10 for bits, A-22 Oscillator at startup, 14-7 ceramic resonator, 14-3

INDEX

during reset, 14-5 on-chip crystal, 2-9, 14-2 ONCE mode, 15-13 powerdown mode, 15-8, 15-9 verifying nonvolatile memory, 17-3 OV bit, 5-17, 5-18, C-46, C-47 Overflow *See OV bit* OVRI # pin, 8-29

Ρ

P bit, 5-17, C-46 P0, 3-19, 10-2, C-5, C-40 P1, 3-19, 10-2, C-5, C-41 P2, 3-19, 10-2, C-5, C-41 P3, 3-19, 10-2, C-5, C-42 Page mode, 2-8 address access time, 16-6 bus cycles, See External bus cycles, page mode configuration, 4-7 design example, 16-19, 16-28 port pin status, 16-16 PAGE# bit, 4-7 PCA compare/capture modules, 12-1 idle mode, 15-7 pulse width modulation, 12-10 SFRs, 3-21, C-7 timer/counter, 12-1 watchdog timer, 12-1, 12-9 PCON, 3-18, 13-7, 15-3, 15-4, 15-7, 15-8, C-4, C-43. C-44 idle mode, 15-7 powerdown mode, 15-9 reset, 14-5 PCON1, 3-18, 6-4, 15-8, C-4 Peripheral cycle, 2-9 Phase 1 and phase 2, 2-9 Phone numbers, customer support, 1-7 Pin conditions, 15-6 Pinout diagram 8x930Hx, B-2 Pins unused inputs, 14-2 Pipeline, 2-8 POP instruction, 3-14, 5-10, A-21 Port 0, 10-2

and top of on-chip code memory, 17-2 pullups, 10-7 structure, 10-3 See also External bus Port 1, 10-2 structure, 10-3 Port 2, 10-2 and top of on-chip code memory, 17-2 structure, 10-4 See also External bus Port 3. 10-2 structure, 10-3 Ports at power on, 14-7 exiting idle mode, 15-8 exiting powerdown mode, 15-8 extended execution times, 5-1, A-1, A-11 verifying nonvolatile memory, 17-3, 17-5 Power supply, 14-2 Powerdown mode, 2-5, 15-1, 15-8-15-9 accidental entry, 15-7 entering, 15-9 exiting, 14-5, 15-9 external bus, 16-3 Program status word See PSW. PSW1 PSEN# caution, 14-7 description, 16-2 idle mode, 15-7 regions for asserting, 4-8 PSW, 5-17, A-25, C-46 PSW, PSW1, 3-18, 5-15-5-16, C-4 conditional jumps, 5-13 effects of instructions on flags, 5-16 PSW1, 5-18, A-25, C-4, C-47 Pullups, 10-7 ports 1, 2, 3, 10-5 Pulse width measurements, 11-10 PUSH instruction, 3-14, 5-10, A-21

R

RCAP2H, RCAP2L, 3-20, 11-3, 13-12, C-6, C-47
RD#, 10-1
described, 16-2
regions for asserting, 4-8
RD1:0 configuration bits, 4-8
Read-modify-write instructions, 10-2, 10-5

intel

INDEX

intel

Real-time wait states, 16-11 Register addressing, 5-4, 5-5 Register banks, 3-2, 3-9 accessing in memory address space, 5-4 implementation, 3-9, 3-12 MCS 51 architecture, 3-2 selection bits (RS1:0), 5-17, 5-18, C-46, C-47 Register file, 2-8, 3-1, 3-5, 3-9-3-14 address space, 3-2 addressing locations in, 3-12 and reset. 14-6 MCS 51 architecture, 3-4 naming registers, 3-12 register types, 3-12 Registers, See Register addressing, Register banks, Register file rel, A-3 Relative addressing, 5-4, 5-12 Reset, 14-5-14-7 cold start, 14-5, 15-2 entering ONCE mode, 15-13 exiting idle mode, 15-7 exiting powerdown mode, 15-9 externally initiated, 14-5 need for, 14-7 operation, 14-6 power-on reset, 14-1, 14-7 timing sequence, 14-6, 14-7 USB initiated, 14-6 warm start, 14-5, 15-2 WDT initiated, 14-5 RET instruction, 5-14, A-23 RETI instruction, 5-15, 6-1, 6-36, 6-37, A-23 Return instructions, 5-14 RL instruction, A-16 RLC instruction, A-16 Rotate instructions, 5-9 RR instruction, A-16 RRC instruction, A-16 RST, 14-5, 14-7 ONCE mode, 15-13 RTWCE (Real-time WAIT CLOCK Enable) Bit, 16-12 RTWE (Real-time WAIT# Enable) Control Bit, 16-12 RXCNTH, 7-28, C-48 RXCNTL, 7-28, C-48 RXD, 10-1, 13-1

mode 0, 13-2 modes 1, 2, 3, 13-7 RXDAT, 7-27, C-51 RXFLG, 7-31, C-52 RXSTAT, 7-11, C-54

S

SADDR, 3-19, 13-2, 13-9, 13-10, C-5, C-57 SADEN, 3-19, 13-2, 13-9, 13-10, C-5, C-57 SBUF, 3-19, 13-2, 13-3, C-5, C-57 SCON, 3-19, 13-2, 13-3, 13-4, 13-7, C-5, C-58 bit definitions, 13-1 interrupts, 6-7 Security, 17-1 Serial I/O port, 13-1-13-13 asynchronous modes, 13-7 automatic address recognition, 13-8-13-10 baud rate generator, 11-6 baud rate, mode 0, 13-2, 13-10 baud rate, modes 1, 2, 3, 13-7, 13-11-13-13 broadcast address, 13-9 data frame, modes 1, 2, 3, 13-7 framing bit error detection, 13-7 full-duplex, 13-7 given address, 13-9 half-duplex, 13-2 interrupts, 13-1, 13-8 mode 0, 13-2-13-3 modes 1, 2, 3, 13-7 multiprocessor communication, 13-8 SFRs, 3-19, 13-2, C-5 synchronous mode, 13-2 timer 1 baud rate, 13-11, 13-12 timer 2 baud rate, 13-12-13-13 timing, mode 0, 13-6 SETB instruction, 5-10, A-22 SetHubDescriptor, 9-19 SFRs accessing, 3-15 address space, 3-1, 3-2 idle mode, 15-7 MCS 51 architecture, 3-4 powerdown mode, 15-8 reset initialization, 14-6 tables of. 3-15 unimplemented, 3-15 Shift instruction, 5-9

Signal Descriptions, B-1 multi-function pins, B-1 Signature bytes values, 17-6 verifying, 17-1, 17-6 SJMP instruction, 5-14, A-23 SLL instruction, 5-9, A-16 SOF interrupt, 6-6 SOF# pin, 6-15 SOFH, 6-13, C-60 SOFL, 6-14, C-61 Solutions OEM, 1-8 Source register, 5-3 SP, 3-14, 3-18, C-4, C-61 Special function registers See SFRs SPH, 3-14, 3-18, C-4, C-62 SPX, 3-12, 3-14 SRA instruction, 5-9, A-17 SRL instruction, 5-9, A-17 State time, 2-9 SUB instruction, 5-8, A-13 SUBB instruction, 5-8, A-13 SWAP instruction, 5-9, A-17

Т

T1, 10-1 T1:0, 10-1, 11-2 T2, 10-1, 11-2 T2CON, 3-20, 11-1, 11-3, 11-10, 11-17, 13-12, C-6, C-63 baud rate generator, 13-12 T2EX, 10-1, 11-2, 11-11, 13-12 T2MOD, 3-20, 11-1, 11-3, 11-10, 11-16, C-6, C-64 Target address, 5-4 TCON, 3-20, 11-1, 11-3, 11-4, 11-6, 11-8, C-6, C-65 interrupts, 6-1 Tech support, 1-7 TH2, TL2 baud rate generator, 13-12, 13-13 THx, TLx (x = 0, 1, 2), 3-20, 11-3, C-6, C-67, C-68 Timer 0, 11-4–11-8 applications, 11-9 auto-reload, 11-5 interrupt, 11-4 mode 0, 11-4 mode 1, 11-4

mode 2, 11-5 mode 3, 11-5 pulse width measurements, 11-10 Timer 1 applications, 11-9 auto-reload, 11-9 baud rate generator, 11-6 interrupt, 11-6 mode 0, 11-6 mode 1, 11-9 mode 2, 11-9 mode 3, 11-9 pulse width measurements, 11-10 Timer 2, 11-10-11-17 auto-reload mode, 11-12 baud rate generator, 11-14 capture mode, 11-11 clock out mode, 11-14 interrupt, 11-11 mode select, 11-15 Timer/counters, 11-1-11-17 external input sampling, 11-2 internal clock, 11-1 interrupts, 11-1 overview, 11-1-11-2 registers, 11-3 SFRs, 3-20, C-6 signal descriptions, 11-2 See also Timer 0, Timer 1, Timer 2 TMOD, 3-20, 11-1, 11-3, 11-4, 11-6, 11-7, 13-11, C-6, C-66 Tosc, 2-11 TRAP instruction, 5-15, 6-3, 6-24, 6-37, A-24 TXCNTH, 7-19, C-69 TXCNTL, 7-19, C-69 TXCON, 7-20, C-70 TXD, 10-1, 13-1 mode 0, 13-2 modes 1, 2, 3, 13-7 TXDAT, 7-18, 8-12, C-72 TXFLG, 7-22, C-73 TXSTAT, 7-9, C-75

intal

U

UART, 13-1 UCONFIG1:0 See Configuration bytes

UD flag, 5-17, C-46 UPWEN# pin. 8-29 USB configuration descriptor, 9-2 device descriptor, 9-2 endpoint selection, 7-3 endpoint-indexed SFRs, 7-3 FIFO byte capacity, 2-13 function bus unenumeration, 9-2 post-receive operations, 9-10 post-transmit operations, 9-7 pre-transmit operations, 9-6 receive done interrupt, 6-9 receive operations, 9-9 receive routine, 9-3 receive SOF routine, 9-15 resume interrupt, 6-18 setup routines, 9-13 suspend and resume, 15-1 transmit done interrupt, 6-10 transmit operations, 9-3 transmit routine, 9-3 function endpoint pairs, 7-1 function FIFOs, 7-1 function interface, 7-1 function interface unit (FIU), 2-14 function routines overview, 9-2 receive SOF, 9-2 setup, 9-2 global resume, 15-10 global suspend, 15-8 hub bus enumeration, 8-6, 9-16 CLEAR_FEATURE request, 9-17 ClearHubFeature request, 9-19 ClearPortFeature request, 9-21, 9-22 configuration, 8-8-8-10 descriptors, 8-6-8-7 device signals, 8-30 embedded function. 8-24 embedded function remote wake-up, 8-24 embedded function reset, 8-24 empedded function suspend and resume, 8-26 endpoint 1, 8-10

endpoints, 8-10-8-13 examining port status, 8-17-8-19 firmware examples, 9-23 firmware response tor USB requests, 9-17-9-22 full-speed device attach, 8-5 functional diagram, 8-2 ganged power enable, 8-29 GET CONFIGURATION request, 9-17 GET DESCRIPTOR request, 9-18 GET INTERFACE request, 9-18 GET STATUS request, 9-18 GetBusState request, 9-19 GetHubDescriptor request, 9-19 GetHubStatus request, 9-19 GetPortStatus request, 9-19, 9-22 GetPortStatus request firmware, 9-24-9-25 global suspend and resume, 8-24-8-26 low-speed device attach, 8-6 monitoring port status, 8-20-8-22 operation, 9-16-9-28 overcurrent detection, 8-28 port control, 8-14-8-16 port control commands, 8-16 port indexing, 8-23 port power switching, 8-27-8-28 port states, 8-3-8-4 port status change communication. 9-22-9-28 power distribution, 8-27 SET ADDRESS request, 9-18 SET_CONFIGURATION request, 9-17 SET_DESCRIPTOR request, 9-18 SET FEATURE request, 9-17 SET_INTERFACE request, 9-18 SetHubDescriptor request, 9-19 SetHubFeature request, 9-19 SetPortFeature (PORT_RESET) firmware, 9-27 SetPortFeature (PORT_SUSPEND) firmware, 9-26 SetPortFeature request, 9-20 signaling connectivity, 8-5-8-6 status, 8-8-8-10 status and configuration, 9-17 status change communication, 8-13 SYNCH_FRAME request, 9-18

INDEX

hub interrupt, 6-6 idle state, 9-2 interrupt hub. 6-15 interrupts function, 6-6, 6-7-6-11 global suspend/resume, 6-6, 6-18 start-of-frame, 6-12-6-15 module, 2-3, 2-12 block diagram, 2-7 power control, 15-8 powerdown, 15-8 programming models, 9-2 receive FIFOs, 7-24 write marker, 7-24, 9-9 write pointer, 7-24, 9-9 remote wake-up, 6-18, 15-10 requests ClearPortFeature, 8-14 SetPortFeature, 8-14 reset separation, 6-18-6-24 reset separation, operating model, 6-21 Serial Bus Interface Engine (SIE), 2-14 special function registers (SFRs), 7-2 transaction dataflow model, 7-1, D-1 transmit FIFOs, 7-15 read marker, 7-15, 9-4 read pointer, 7-15, 9-4 unenumerated state, 9-2

V

Vcc, 14-2 during reset, 14-5 power off flag, 15-2 power-on reset, 14-7 powerdown mode, 15-9 Verifying nonvolatile memory, 17-1 Vss, 14-2

W

Wait state, 5-1, A-1, A-11 configuration bits, 4-11 extended ALE, 4-11 RD#/WR#/PSEN#, 4-11
WAIT#, 10-1
WAIT# (Wait State) Input, 16-2
Watchdog timer (hardware), 11-1, 11-16, 11-18 enabling, disabling, 11-16 in idle mode, 11-18 in powerdown mode, 11-18 initiated reset, 14-5 overflow, 11-16 SFR (WDTRST), 3-20, 11-3, C-6 Watchdog Timer (PCA), 12-1, 12-9 WCLK, 10-1 WCLK (Wait Clock) Output, 16-2 WCON, 3-18, C-4 WCON (Real-time wait state control), 16-11, C-77 WDTRST, 3-20, 11-3, 11-16, C-6, C-77 World Wide Web, 1-7 WR#, 10-1 described, 16-2

Х

XALE# bit, 4-11 XCH instruction, 5-10, A-21 XCHD instruction, 5-10, A-21 XRL instruction, 5-9 XTAL1, XTAL2, 14-2 capacitance loading, 14-3

Ζ

Z flag, 5-9, 5-18, C-47

intel

United States

Intel Corporation 2200 Mission College Boulevard P.O. Box 58119 Santa Clara, CA 95052-8119

Japan

Intel Japan K.K. 5-6 Tokodai Tsukuba-shi Ibaraki-ken, 300-26

France

Intel Corporation (IPA) 1 Qai de Grenelle BP 543 75725 Paris Cedex 15

United Kingdom Intel Corporation (U.K.) Ltd. Pipers Way Swindon, SN3 1RJ Wiltshire England

Germany Intel GmbH Dornacher Strasse 1 D-85622 Feldkirchen bei Muenchen

Hong Kong

Intel Semiconductor Ltd. 32/F, Two Pacific Place 88 Queensway, Central

Canada

Intel Semiconductor of Canada, Ltd. 190 Attwell Drive, Suite 500 Rexdale, Ontario M9W 6H8

int

Order Number 272949-001 Printed in USA/USB96-893539/1096 5K/BC HS

Printed on Recycled Material