

## Series 3000 Family Of Computing Elements The Total System Solution.

Since its introduction in September, 1974, the Series 3000 family of computing elements has found acceptance in a wide range of high performance applications from disk controllers to airborne CPU's.

The Series 3000 family represents more than a simple collection of bipolar components, it is a complete family of computing elements and hardware/software support that greatly simplifies the task of transforming a design from concept to production.

## The Series $\mathbf{3 0 0 0}$ Component Family

A complete set of computing elements that are designed as a system requiring a minimum amount of ancillary circuitry.

| 3001 | Microprogram Control Unit. |
| :--- | :--- |
| 3002 | Central Processing Element. |
| 3003 | Look-Ahead Carry Generator. |
| 3212 | Multi-Mode Latch Buffer. |
| 3214 | Interrupt Control Unit. |
| $3216 / 26$ | Parallel Bi-directional Bus Driver. |
| ROMs/PROMs A complete set of bipolar ROMs and PROMs. |  |
| RAMs | A Complete family of MOS and bipolar RAMs. |

## The Series 3000 Support

A comprehensive support system that assists the designer in writing microprograms, debugging hardware and microcode, and programming prototype and production PROMs.

| CROMIS | Cross microprogram assembler. <br> Microcomputer development system with TTY/CRT, <br> MDS-800 <br> line printer, diskette, PROM programmer and high <br> speed paper tape reader facilities. |
| :--- | :--- |
| ICE-30 | In-circuit emulation for the 3001 MCU. |
| ROM-SIM | ROM simulation for all of Intel's Bipolar ROMs <br> and PROMs. |
| Application | Central processor and disk controller designs and <br> system timing considerations. |
| Notes | Comprehensive 3 day course covering the component <br> Customer <br> Course |
| family, CPU and controller designs, microprogramming <br> and the MDS-800, ICE-30 and ROM-SIM operation. |  |

The Series 3000 family is designed to provide a Total System Solution: high performance, minimum package count and total commitment to support.
Contents
INTRODUCTION ..... 1-1
Series 3000 COMPONENT FAMILY ..... 2-1
Reference 3001 Microprogram Control Unit ..... 2-1
Manual 3002 Central Processing Element ..... 2-15
3003 Look-Ahead Carry Generator ..... 2-31
3212 Multi-Mode Latch Buffer ..... 2-39
3214 Interrupt Control Unit ..... 2-49
3216/3226 Parallel Bi-Directional
Bus Driver ..... 2-61
APPLICATIONS ..... 3-1
3000 Family System Timing ..... 3-1
Disk Controller Designed With Series 3000 Computing Elements ..... 3-9
Central Processor Designs Using The Intel® Series 3000 Computing Elements ..... 3-19
ORDERING AND PACKAGING INFORMATION ..... 4-1
Ordering Information ..... 4-1
Package Outlines ..... 4-2

## INTRODUCTION

## A family architecture

To reduce component count as far as practical, a multi-chip LSI microcomputer set must be designed as a complete, compatible family of devices. The omission of a bus or a latch or the lack of drive current can multiply the number of miscellaneous SSI and MSI packages to a dismaying extent-witness the reputedly LSI minicomputers now being offered which need over a hundred extra TTL packages on their processor boards to support one or two custom LSI devices. Successful integration should result in a minimum of extra packages, and that includes the interrupt and the input/output systems.

With this objective in mind, the Intel Schottky bipolar LSI microcomputer chip set was developed. Its two major components, the 3001 Microprogram Control Unit (MCU) and the 3002 Central Processing Element (CPE), may be combined by the digital designer with standard bipolar LSI memory to construct high-performance controller-processors (Fig. 1) with a minimum of ancillary logic.

Among the features that minimize package count and improve performance are: the multiple independent data and address busses that eliminate time multiplexing and the need for external latches; the three-state output buffers with high fanout that make bus drivers unnecessary except in the largest systems, and the separate output-enable logic that permits bidirectional
busses to be formed simply by connecting inputs and outputs together.

Each CPE represents a complete two-bit slice through the data-processing section of a computer. Several CPES may be arrayed in parallel to form a processor of any desired word length. The MCU, which together with the microprogram memory, controls the step-by-step operation of the processor, is itself a powerful microprogramed state sequencer.

Enhancing the performance and capabilities of these two components are a number of compatible computing elements. These include a fast look-ahead carry generator, a priority interrupt unit, and a multimode latch buffer. A complete summary of the first available members of this family of LSI computing elements and memories is given in the table on this page.

$$
\begin{array}{ll}
3001 & \text { Microprogram control unit } \\
3002 & \text { Central processing element } \\
3003 & \text { Look-ahead carry generator } \\
3212 & \text { Multimode latch buffer } \\
3214 & \text { Priority interrupt unit } \\
3216 & \text { Noninverting bidirectional bus driver } \\
3226 & \text { Inverting bidirectional bus driver } \\
3601 & \text { 256-by-4-bit programable read-only memory } \\
3604 & 512 \text {-by-8-bit programable read-only memory } \\
3301 \text { A } & \text { 256-by-4-bit read-only memory } \\
3304 \text { A } & \text { 512-by-8-bit read-only memory }
\end{array}
$$



[^0]
## CPEs form a processor

Each CPE (Fig. 2) carries two bits of five independent busses. The three input busses can be used in several different ways. Typically, the K-bus is used for microprogram mask or literal (constant) value input, while the other two input busses, $M$ and $I$, carry data from external memory or input/output devices. D-bus outputs are connected to the CPE accumulator; A-bus outputs are connected to the CPE memory address register. As the CPEs are wired together, all the data paths, registers, and busses expand accordingly.
Certain data operations can be performed simply by connecting the busses in a particular fashion. For example, a byte exchange operation, often used in datacommunications processors, may be carried out by wiring the D-bus outputs back to the I-bus inputs, exchanging the high-order outputs and low-order inputs. Several other discretionary shifts and rotates can be accomplished in this manner.

A sixth CPE bus, the seven-line microfunction bus, controls the internal operation of the CPE by selecting the operands and the operation to be performed. The arithmetic function section, under control of the microfunction bus decoder, performs over 40 Boolean and binary functions, including 2 's complement arithmetic and logical AND, OR, NOT, and exclusive-NOR. It increments, decrements, shifts left or right, and tests for zero.

Unlike earlier MSI arithmetic-logic units, which contain many functions that are rarely used, the microfunction decoder selects only useful CPE operations. Standard carry look-ahead outputs, $X$ and $Y$, are generated by the CPE for use with available look-ahead devices or the Intel 3003 Look-ahead Carry Generator. Independent carry input, carry output, shift input, and shift output lines are also available.

What's more, since the K-bus inputs are always ANDed with the B-multiplexer outputs into the arithmetic function section, a number of useful functions that in conventional MSI ALUs would require several cycles are generated in a single CPE microcycle. The type of bit masking frequently done in computer control systems can be performed with the mask supplied to the K -bus directly from the microinstruction.

Placing the K-bus in either the all-one or all-zero state will, in most cases, select or deselect the accumulator in the operation, respectively. This toggling effect of the K-bus on the accumulator nearly doubles the CPE's repertoire of microfunctions. For instance, with the K -bus in the all-zero state, the data on the M-bus may be complemented and loaded into the CPE's accumulator. The same function selected with the K-bus in the all-one state will exclusive-NOR the data on the M-bus with the accumulator contents.

2. Central processing element. This element contains all the circuits representing a two-bit-wide slice through a small computer's central processor. To build a processor of word width $N$, all that's necessary is to connect an array of N/2 CPEs together.

## Three Innovations

The power and versatility of the CPE are increased by three rather novel techniques. The first of these is the use of the carry lines and logic during non-arithmetic operations for bit testing and zero detection. The carry circuits during these operations perform a word-wide logical OR (ORing adjacent bits) of a selected result from the arithmetic section. The value of the OR, called the carry OR, is passed along the carry lines to be ored with the result of an identical operation taking place simultaneously in the adjacent higher-order CPE.

Obviously, the presence of at least one bit in the logical 1 state will result in a true carry output from the highest-order CPE. This output, as explained later, can be used by the MCU to determine which microprogram sequence to follow. With the ability to mask any desired bit, or set of bits, via the K-bus inputs included in the carry OR, a powerful bit-testing and zero-detection facility is realized.

The second novel CPE feature is the use of three-state outputs on the shift right output (RO) and carry output (CO) lines. During a right shift operation, the co line is placed in the high-impedance ( $Z$ ) state, and the shift data is active on the RO line. In all other CPE operations, the ro line is placed in the Z state, and the carry data is active on the co line. This permits the CO and RO lines to be tied together and sent as a single rail input to the MCU for testing and branching. Left shift operations utilize the carry lines, rather than the shift lines, to propagate data.

The third novel CPE capability, called conditional clocking, saves microcode and microcycles by reducing the number of microinstructions required to perform a given test. One extra bit is used in the microinstruction to selectively control the gating of the clock pulse to the central processor (CP) array. Momentarily freezing the clock (Fig. 3) permits the CPE microfunction to be performed, but stops the results from being clocked into the specified registers. The carry or shift data that results from the operation is available because the arithmetic section is combinatorial, rather than sequential. The data can be used as a jump condition by the MCU and in this way permits a variety of nondestructive tests to be performed on register data.

## Microprogram control

The classic form of microprogram control incorporates a next-address field in each microinstruction-any

3. Conditional clock. This feature permits an extra bit in microinstruction to selectively control gating of clock pulse to CP array. Carry or shift data thus made available permits tests to be performed on data with fewer microinstructions.
other approach would require some type of program counter. To simplify its logic, the MCU (Fig. 4) uses the classic approach and requires address control information from each microinstruction. This information is not, however, simply the next microprogram address. Rather, it is a highly encoded specification of the next address and one of a set of conditional tests on the MCU bus inputs and registers.

The next-address logic and address control functions of the MCU are based on a unique scheme of memory addressing. Microprogram addresses are organized as a two-dimensional array or matrix. Unlike in ordinary memory, which has linearly sequenced addresses, each microinstruction is pinpointed by its row and column address in the matrix. The 9-bit microprogram address specifies the row address in the upper 5 bits and the column address in the lower 4 bits. The matrix can therefore contain up to 32 row addresses and 16 column addresses for a total of 512 microinstruction addresses.

The next-address logic of the MCU makes extensive use of this addressing scheme. For example, from a particular row or column address, it is possible to jump either unconditionally to any other location in that row or column or conditionally to other specified locations, all in one operation. For a given location in the matrix there is a fixed subset of microprogram addresses that may be selected as the next address. These are referred to as a jump set, and each type of MCU address control jump function has a jump set associated with it.

Incorporating a jump operation in every microinstruction improves performance by allowing processing functions to be executed in parallel with program branches. Reductions in microcode are also obtained because common microprogram sequences can be shared without the time-space penalty usually incurred by conditional branching.

Independently controlled flag logic in the MCU is available for latching and controlling the value of the carry and shift inputs to the CP array. Two flags, called C and Z , are used to save the state of the flag input line. Under microprogram control, the flag logic simultaneously sets the state of the flag output line, forcing the line to logical 0 , logical 1 , or the value of the $C$ or $Z$ flag.

The jump decisions are made by the next-address logic on the basis of: the MCU's current microprogram address; the address control function on the accumulator inputs; and the data that's on the macroinstruction (X) bus or in the program latch or in the flags. Jump decisions may also be based on the instantaneous state of the flag input line without loading the value in one of the frags. This feature eliminates many extra microinstructions that would be required if only the flag flipflop could be tested.

Microinstruction sequences are normally selected by the operation codes (op codes) supplied by the microinstructions, such as control commands or user instructions in main memory. The MCU decodes these commands by using their bit patterns to determine which is to be the next microprogram address. Each decoding results in a 16 -way program branch to the desired microinstruction sequence.

4. Microprogram control unit. The MCU's two major control functions include controlling the sequence of microprograms fetched from the microprogram memory, and keeping track of the carry inputs and outputs of the CP array by means of the flag logic control.

## Cracking the op codes

For instance, the MCU can be microprogramed to directly decode conventional 8 -bit op codes. In these op codes the upper 4 bits specify one of up to 16 instruction classes or address modes, such as register, indirect, or indexed. The remaining bits specify the particular subclass such as ADD, SKIP IF ZERO, and so on. If a set of op codes is required to be in a different format, as may occur in a full emulation, an external pre-decoder, such as ROM, can be used in series with the X-bus to reformat the data for the MCU.

In rigorous decoding situations where speed or space is critical, the full 8 -bit macroinstruction bus can be used for a single 256-way branch. Pulling down the load line of the MCU forces the 8 bits of data on the X-bus (typically generated by a predecoder) directly into the microprogram address register.

The data thus directly determines the next microprogram address which should be the start of the desired microprogram sequence. The load line may also be used by external logic to force the MCU, at power-up, into the system re-initialization sequence.

From time to time, a microprocessor must examine the state of its interrupt system to determine whether an interrupt is pending. If one is, the processor must suspend its normal execution sequence and enter an interrupt sequence in the microprogram. This requirement is handled by the MCU in a simple but elegant manner.

When the microprogram flows through address row 0 and column 15, the interrupt strobe enable line of the MCU is raised. The interrupt system, an Intel 3214 Interrupt Control Unit, responds by disabling the row address outputs of the MCU via the enable row address line, and by forcing the row entry address of the microprogram interrupt sequence onto the row address bus. The operation is normally performed just before the macroinstruction fetch cycle, so that a macroprogram is interrupted between, not during, macroinstructions.

The 9 -bit microprogram address register and address bus of the MCU directly address 512 microinstructions. This is about twice as many as required by the typical 16-bit disk-controller or central processor.

5. Microinstruction format. Only a generalized microinstruction format can be shown since allocation of bits for the mask field and optional processor functions depends on the wishes of the designer and the tradeoffs he decides to make.

Moreover, multiple 512 microinstruction memory planes can easily be implemented simply by adding an extra address bit to the microinstruction each time the number of extra planes is doubled. Incidentally, as the number of bits in the microinstruction is increased. speed is not reduced. The additional planes also permit program jumps to take place in three address dimensions instead of two.

Because of the tremendous design flexibility offered by the Intel computing elements, it is impossible to describe every microinstruction format exactly. But generally speaking, the formats all derive from the one in Fig. 5. The minimum width is 18 bits: 7 bits for the address control functions, plus 4 bits for the flag logic control: plus 7 bits for the CPE microfunction control.
More bits can be added to the microinstruction format to provide such functions as mask field input to the CP array, external memory control, conditional clocking, and so on. Allocation of these bits is left to the designer who organizes the system. He is free to trade off memory costs, support logic, and microinstruction cycles to meet his cost/performance objectives.

## Microprograming technology

- Microprogram: A type of program that directly controls the operation of each functional element in a microprocessor.
- Microinstruction: A bit pattern that is stored in a microprogram memory word and specifies the operation of the individual LSI computing elements and related subunits, such as main memory and input / output interfaces.
- Microinstruction sequence: The series of microinstructions that the microprogram control unit (MCU) selects from the microprogram to execute a single macroinstruction or control command. Microinstruction sequences can be shared by several macroinstructions.
- Macrolnstruction: Either a conventional computer instruction (e.g. ADD MEMORY TO REGISTER, INCREMENT, and SKIP, etc.) or device controller command (e.g., SEEK, READ, etc.).


## The cost/performance spectrum

The total flexibility of the Intel LSI computing elements is demonstrated by the broad cost/performance spectrum of the controllers and processors that can be constructed with them. These include:

- High-speed controllers, built with a stand-alone romMCU combination that sequences at up to 10 megahertz; it can be used without any CPEs as a system state controller.
- Pipelined look-ahead carry controller-processors, where the overlapped microinstruction fetch/execute cycles and fast-carry logic reduce the 16 -bit add time to less than 125 nanoseconds.
- Ripple-carry controller processors (a 16-bit design adds the contents of two registers in 300 nanoseconds).
- Multiprocessots, or networks of any of the above controllers and processors, to provide computation, interrupt supervision, and peripheral control.

These configurations represent a range of microinstruction execution rates of from 3 million to 10 million instructions per second, or up to two orders of magnitude faster, for example, than p -channel microprocessors. Moreover, the increases in processor performance are achieved with relative simplicity. A ripple-carry 16 -bit processor uses one MCU, eight CPEs, plus microprogram memory. One extra computing element, the 3003 Look-ahead Carry Generator, enhances the processor with fast carry. Increasing speed further by pipelining, the overlap of microinstruction fetch and execute cycles, requires a few D-type MSI flip-flops.

At the multiprocessor level, the microprogram memory, MCU, or CPE devices can be shared. A 16-bit processor, complete with bus control and microprogram memory, requires some 20 bipolar LSI packages and half that many small-scale ICs. In this configuration, it replaces an equivalent MSI TTL system having more than 200 packages.

Furthermore, systems built with this large-scale integrated circuitry are much smaller and less costly and consume less energy than equivalent designs using lower levels of transistor-transistor-logic integration. Even allowing for ancillary logic circuits, the new bipolar computing elements cut $60 \%$ to $80 \%$ off the package count in realizing most of today's designs made with small- or medium-scale-integrated TTL.


## intel

SCHOTTKY BIPOLAR LSI MICROCOMPUTER SET

The INTEL ${ }^{\circledR} 3001$ Microprogram Control Unit (MCU) controls the sequence in which microinstructions are fetched from the microprogram memory. Its functions include the following:
Maintenance of the microprogram address register.
Selection of the next microinstruction based on the contents of the microprogram address register.
Decoding and testing of data supplied via several input busses to determine the microinstruction execution sequence.
Saving and testing of carry output data from the central processor (CP) array.
Control of carry/shift input data to the CP array.
Control of microprogram interrupts.

High Performance - 85 ns Cycle Time
TTL and DTL Compatible
Fully Buffered Three-State and Open Collector Outputs
Direct Addressing of Standard Bipolar PROM or ROM
512 Microinstruction Addressability
Advanced Organization
9-Bit Microprogram Address Register and Bus
4-Bit Program Latch
Two Flag Registers
Eleven Address Control Functions
Three Jump and Test Latch Functions
16-way Jump and Test Instruction Bus Function
Eight Flag Control Functions
Four Flag Input Functions
Four Flag Output Functions
40 Pin DIP

## PACKAGE CONFIGURATION




Figure 1, Block Diagram of a Typical System

| PIN | SYMBOL | NAME AND FUNCTION | TYPE ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: |
| 1-4 | $\mathrm{PX}_{4}-\mathrm{PX} 7$ | Primary Instruction Bus Inputs | active LOW |
|  |  | Data on the primary instruction bus is tested by the JPX function to determine the next microprogram address. |  |
| 5, 6, 8, 10 | $\mathrm{SX} \mathrm{O}_{0}-\mathrm{SX} 3$ | Secondary Instruction Bus Inputs | active LOW |
|  |  | Data on the secondary instruction bus is synchronously loaded into the PR-latch while the data on the PX-bus is being tested (JPX). During a subsequent cycle, the contents of the PR-latch may be tested by the JPR, JLL, or JRL functions to determine the next microprogram address. |  |
| 7, 9, 11 | $\mathrm{PR}_{0}-\mathrm{PR}_{2}$ | PR-Latch Outputs | open collector |
|  |  | The PR-latch outputs are asynchronously enabled by the JCE function. They can be used to modify microinstructions at the outputs of the microprogram memory or to provide additional control lines. |  |
| $\begin{aligned} & 12,13,15, \\ & 16 \end{aligned}$ | $\mathrm{FC}_{0}-\mathrm{FC}_{3}$ | Flag Logic Control Inputs <br> The flag logic control inputs are used to cross-switch the flags (C and Z) with the flag logic input (FI) and the flag logic output (FO). |  |
|  |  |  |  |  |
| 14 | FO | Flag Logic Output | active LOW three-state |
|  |  | The outputs of the flags ( $C$ and $Z$ ) are multiplexed internally to form the common flag logic output. The output may also be forced to a logical 0 or logical 1. |  |
| 17 | FI | Flag Logic Input | active LOW |
|  |  | The flag logic input is demultiplexed internally and applied to the inputs of the flags ( $C$ and $Z$ ). Note: the flag input data is saved in the F-latch when the clock input (CLK) is low. |  |
| 18 | ISE | Interrupt Strobe Enable Output |  |
|  |  | The interrupt strobe enable output goes to logical 1 when one of the JZR functions are selected (see Functional Description, page 6). It can be used to provide the strobe signal required by the INTEL 3214 Priority Interrupt Control Unit or other interrupt circuits. |  |
| 19 | CLK | Clock Input |  |
| 20 | GND | Ground |  |
| 21-24 | $A C_{0}-A C_{6}$ | Next Address Control Function Inputs <br> All jump functions are selected by these control lines. |  |
| 37-39 |  |  |  |  |
| 25 | EN | Enable Input |  |
|  |  | When in the HIGH state, the enable input enables the microprogram address, PR-latch and flag outputs. |  |
| 26-29 | $M A_{0}-M A_{3}$ | Microprogram Column Address Outputs | three-state |
| 30-34 | $\mathrm{MA}_{4}-\mathrm{MA}_{8}$ | Microprogram Row Address Outputs | three-state |
| 35 | ERA | Enable Row Address Input |  |
|  |  | When in the LOW state, the enable row address input independently disables the microprogram row address outputs. It can be used with the INTEL 3214 Priority Interrupt Control Unit or other interrupt circuits to facilitate the implementation of priority interrupt systems. |  |
| 36 | LD | Microprogram Address Load Input |  |
|  |  | When in the active HIGH state, the microprogram address load input inhibits all jump functions and synchronously loads the data on the instruction busses into the microprogram register. However, it does not inhibit the operation of the PR-latch or the generation of the interrupt strobe enable. |  |
| 40 | VCC | +5 Volt Supply |  |

NOTE:
(1) Active HIGH unless otherwise specified.

## LOGICAL DESCRIPTION

The MCU performs two major control functions. First, it controls the sequence in which microinstructions are fetched from the microprogram memory. For this purpose, the MCU contains a microprogram address register and the associated logic for selecting the next microinstruction address. The second function of the MCU is the control of the two flag flip-flops that are included for interaction with the carry input and carry output logic of the CP array. The logical organization of the MCU is shown in Figure 2.

## NEXT ADDRESS LOGIC

The next address logic of the MCU provides a set of conditional and unconditional address control functions. These address control functions are used to implement a jump or jump/test operation as part of every microinstruction. That is to say, each microinstruction typically contains a jump operation field that specifies the address control function, and hence, the next microprogram address.

In order to minimize the pin count of the MCU, and reduce the complexity of the next address lagic, the microprogram address space is organized as a two dimensional array or matrix. Each microprogram address corresponds to a unit of the matrix at a particular row and column location. Thus, the 9 bit microprogram address is treated as specifying not one, but two addresses the row address in the upper five bits and the column address in the lower four bits. The address matrix can therefore contain, at most, 32 row addresses and 16 column addresses for a total of 512 microinstructions.

The next address logic of the MCU makes extensive use of this two component addressing scheme. For example, from a particular row or column address, it is possible to jump unconditionally in one operation anywhere in that row or column. It is not possible, however, to jump anywhere in the address matrix. In fact, for a given location in the matrix, there is a fixed subset of microprogram addresses that may be selected as the next address. These
possible jump target addresses are referred to as a jump set. Each type of MCU address control (jump) function has a jump set associated with it. Appendix C illustrates the jump set for each function.

## FLAG LOGIC

The flag logic of the MCU provides a set of functions for saving the current value of the carry output of the $C P$ array and for controlling the value of the carry input to the CP array. These two distinct flag control functions are called flag input functions and flag output functions.

The flag logic is comprised of two flip-flops, designated the C-flag and the Z-flag, along with a simple latch, called the F-latch, that indicates the current state of the carry output line of the CP array. The flag logic is used in conjunction with the carry and shift logic of the CP array to implement a variety of shift/rotate and arithmetic functions.


Figure 2. 3001 Block Diagram

## FUNCTIONAL DESCRIPTION

## ADDRESS CONTROL FUNCTIONS

The address control functions of the MCU are selected by the seven input lines designated $A C_{0}-A C_{6}$. On the rising edge of the clock, the 9 -bit microprogram address generated by the next address logic is loaded into the microprogram address register. The next microprogram address is delivered to the microprogram memory via the nine output lines designated $\mathrm{MA}_{0}-\mathrm{MA}_{8}$. The microprogram address outputs are organized into row and column addresses as:

$$
\begin{gathered}
\frac{M A_{8} M A_{7} M A_{6} M A_{5} M A_{4}}{\text { row address }} \\
\mathrm{MA}_{3} M A_{2} M A_{1} M A_{0}
\end{gathered}
$$

Each address control function is specified by a unique encoding of the data on the function input lines. From three to five bits of the data specify the particular function while the remaining bits are used to select part of either the row or column address desired. Function code formats are given in Appendix A, "Address Control Function Summary."

The following is a detailed description of each of the eleven address control functions. The symbols shown below are used throughout the description to specify row and column addresses.

Symbol Meaning
row $_{n}$
5-bit next row address where $n$ is the decimal row address.
$\mathrm{col}_{n}$
-bit next column addres where n is the decimal column address.

## UNCONDITIONAL ADDRESS CONTROL (JUMP) FUNCTIONS

The jump functions use the current microprogram address (i.e., the contents of the microprogram address register prior to the rising edge of the clock) and several bits from the address control inputs to generate the next microprogram address.

Mnemonic Function Description
JCC Jump in current column. $\mathrm{AC}_{0}-\mathrm{AC}_{4}$ are used to select 1 of 32 row addresses in the current column, specified by
$M A_{0}-M A_{3}$, as the next address

Jump to zero row. $\mathrm{AC}_{0}-\mathrm{AC}_{3}$ are used to select 1 of 16 column addresses in row 0 , as the next address.

Jump in current row. $\mathrm{AC}_{0}-\mathrm{AC}_{3}$ are used to select 1 of 16 addresses in the current row, specified by $\mathrm{MA}_{4}-\mathrm{MA}_{8}$, as the next address. Jump in current column/ row group and enable PR-latch outputs. $\mathrm{AC}_{0^{-}}$ $\mathrm{AC}_{2}$ are used to select 1 of 8 row addresses in the current row group, specified by $\mathrm{MA}_{7}-\mathrm{MA}_{8}$, as the next row address. The current column is specified by $M A_{0}-M A_{3}$. The PR-latch outputs are asynchronously enabled.

## FLAG CONDITIONAL ADDRESS CONTROL (JUMP/TEST) FUNCTIONS

The jump/test flag functions use the current microprogram address, the contents of the selected flag or latch, and several bits from the address control function to generate the next microprogram address.

| Mnemonic | Function Description |
| :---: | :---: |
| JFL | Jump/test F-Latch. $A C_{0}-A C_{3}$ are used to select 1 of 16 row addresses in the current row group, specified by $\mathrm{MA}_{8}$, as the next row address. If the current column group, specified by $\mathrm{MA}_{3}$, is $\mathrm{Col}_{0}-\mathrm{Col}_{7}$, the F-latch is used to select $\mathrm{CO}_{2}$ or $\mathrm{COl}_{3}$ as the next column address. If $\mathrm{MA}_{3}$ specifies column group $\mathrm{col}_{8}-\mathrm{col}_{15}$, the F-latch is used to select $\mathrm{col}_{10}{\text { or } \mathrm{Col}_{11} \text { as the }}^{\text {a }}$ next column address. |
| JCF | Jump/test C -flag. $A C_{0}-A C_{2}$ are used to select 1 of 8 row addresses in the current |

row group, specified by $M A_{7}$ and $M A_{8}$, as the next row address. If the cúrrent column group specified by $\mathrm{MA}_{3}$ is $\mathrm{col}_{0}-\mathrm{col}_{7}$, the C -flag is used to select $\mathrm{COl}_{2}$ or $\mathrm{Col}_{3}$ as the next column address. If $\mathrm{MA}_{3}$ specifies column group $\mathrm{col}_{8}-\mathrm{col}_{15}$, the C-flag is used to select $\mathrm{col}_{10}$ or $\mathrm{col}_{11}$ as the next column address.

JZF
Jump/test Z-flag. Identical to the JCF function described above, except that the Z-flag, rather than the C-flag, is used to select the next column address.

## PX-BUS AND PR-LATCH CONDITIONAL ADDRESS CONTROL (JUMP/TEST) FUNCTIONS

The PX-bus jump/test function uses the data on the primary instruction bus ( $\mathrm{PX}_{4}-\mathrm{PX}{ }_{7}$ ), the current mircoprogram address, and several selection bits from the address control function to generate the next microprogram address. The PR-latch jump/test functions use the data held in the PR-latch, the current microprogram address, and several selection bits from the address control function to generate the next microprogram address.

| Mnemonic | Function Description |
| :---: | :---: |
| JPR | Jump/test PR-latch. $A C_{0}-A C_{2}$ are used to select 1 of 8 row addresses in the current row group, specified by $M A_{7}$ and $M A_{8}$, as the next row address. The four PR-latch bits are used to select 1 of 16 possible column addresses as the next column address. |
| Mnemonic | Function Description |
| JLL | Jump/test leftmost PRlatch bits. $A C_{0}-A C_{2}$ are used to select 1 of 8 row addresses in the current row group, specified by $\mathrm{MA}_{7}$ and $\mathrm{MA}_{8}$, as the next row address. $\mathrm{PR}_{2}$ and $\mathrm{PR}_{3}$ are used to |

## FUNCTIONAL DESCRIPTION (con't)

select 1 of 4 possible column addresses in $\mathrm{Col}_{4}$ through $\mathrm{col}_{7}$ as the next column address.
JRL Jump/test rightmost PRlatch bits. $A C_{0}$ and $A C_{1}$ are used to select 1 of 4 high-order row addresses in the current row group, specified by $M_{7}$ and $M_{8}$, as the next row address. $P R_{0}$ and $P R_{1}$ are used to select 1 of 4 possible column addresses in $\mathrm{col}_{12}$ through $\mathrm{col}_{15}$ as the next column address.

JPX Jump/test PX-bus and load PR-latch. $A C_{0}$ and $A C_{1}$ are used to select 1 of 4 row addresses in the current row group, specified by $\mathrm{MA}_{6}-\mathrm{MA}_{8}$, as the next row address. $\mathrm{PX}_{4}{ }^{-}$ $\mathrm{PX}_{7}$ are used to select 1 of 16 possible column addresses as the next column address. $\mathrm{SX}_{0^{-}}$ $S X_{3}$ data is locked in the PR-latch at the rising edge of the clock.

## FLAG CONTROL FUNCTIONS

The flag control functions of the MCU are selected by the four input lines designated $\mathrm{FC}_{0}-\mathrm{FC}_{3}$. Function code formats are given in Appendix B, "Flag Control Function Summary."

The following is a detailed description of each of the eight flag control functions.

## FLAG INPUT CONTROL FUNCTIONS

The flag input control functions select which flag or flags will be set to the current value of the flag input (FI) line. Data on FI is stored in the F-latch when the clock is low. The content of the Flatch is loaded into the $C$ and/or $Z$ flag on the rising edge of the clock.

| Mnemonic | Function Description |
| :---: | :---: |
| SCZ | Set C-flag and Z-flag to FI. The C-flag and the Zflag are both set to the value of FI . |
| STZ | Set Z-flag to FI. The Zflag is set to the value of FI. The C-flag is unaffected. |
| STC | Set C-flag to FI. The Cflag is set to the value of FI. The $Z$ flag is unaffected. |
| HCZ | Hold C-flag and Z-flag. The values in the C -flag and Z-flag are unaffected. |

## FLAG OUTPUT CONTROL FUNCTIONS

The flag output control functions select the value to which the flag output (FO) line will be forced.

| Mnemonic | Function Description |
| :---: | :---: |
| FFO | Force FO to 0 . FO is forced to the value of logical 0. |
| FFC | Force FO to C. FO is forced to the value of the C -flag. |
| FFZ | Force FO to Z. FO is forced to the value of the Z-flag. |
| FF1 | Force FO to 1 . FO is forced to the value of logical 1. |

## LOAD AND INTERRUPT STROBE FUNCTIONS

The load function of the MCU is controlled by the input line designated LD. If the LD line is active HIGH at the rising edge of the clock, the data on the primary and secondary instruction busses, $\mathrm{PX}_{4}-\mathrm{PX}_{7}$ and $\mathrm{SX}_{0}-\mathrm{SX}_{3}$, is loaded into the microprogram address register. $\mathrm{PX}_{4}-\mathrm{PX} \mathrm{X}_{7}$ are loaded into $\mathrm{MA}_{0}-\mathrm{MA}_{3}$ and $\mathrm{SX}_{0}-\mathrm{SX}_{3}$ are loaded into $\mathrm{MA}_{4}-\mathrm{MA}_{7}$. The high-order bit of the microprogram address register $\mathrm{MA}_{8}$ is set to a logical 0 . The bits from the primary instruction bus select 1 of 16 possible column addresses. Likewise, the bits from the secondary instruction bus select 1 of the first 16 row addresses.

The interrupt strobe enable of the MCU is available on the output line designated ISE. The line is placed in the active high state whenever a JZR to $\mathrm{col}_{15}$ is selected as the address control function. Customarily, the start of a macroinstruction fetch sequence is situated at row ${ }_{0}$ and $\mathrm{col}_{15}$ so that the INTEL 3214 Priority Interrupt Control Unit may be enabled at the beginning of the fetch/execute cycle. The priority interrupt control unit may respond to the interrupt by pulling the enable row address (ERA) input line down to override the selected next row address from the MCU. Then by gating an alternative next row address on to the row address lines of the microprogram memory, the microprogram may be forced to enter an interrupt handling routine. The alternative row address placed on the microprogram memory address lines does not alter the contents of the microprogram address register. Therefore, subsequent jump functions will utilize the row address in the register, and not the alternative row address, to determine the next microprogram address.

Note, the load function always overrides the address control function on $\mathrm{AC}_{0}-$ $A C_{6}$. It does not, however, override the latch enable or load sub-functions of the JCE or JPX instruction, respectively. In addition, it does not inhibit the interrupt strobe enable or any of the flag control functions.

## D.C. AND OPERATING CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
All Output and Supply Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +7V
All Input Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0V to +5.5V
Output Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mA
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.
$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | MIN | TYP(1) | MAX | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage (All Input Pins) |  | -0.8 | -1.0 | V | $I_{C}=-5 \mathrm{~mA}$ |
| $I_{F}$ | Input Load Current: <br> CLK Input <br> EN Input <br> All Other Inputs |  | $\begin{aligned} & -0.075 \\ & -0.05 \\ & -0.025 \end{aligned}$ | $\begin{aligned} & -0.75 \\ & -0.50 \\ & -0.25 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ | $V_{F}=0.45 \mathrm{~V}$ |
| $I_{R}$ | Input Leakage Current: <br> CLK <br> EN Input <br> All Other Inputs |  |  | $\begin{aligned} & 120 \\ & 80 \\ & 40 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $V_{R}=5.25 \mathrm{~V}$ |
| $V_{\text {IL }}$ | Input Low Voltage |  |  | 0.8 | V | $V_{C C}=5.0 \mathrm{~V}$ |
| $V_{\text {IH }}$ | Input High Voltage | 2.0 |  |  | V |  |
| Icc | Power Supply Current ${ }^{(2)}$ |  | 170 | 240 | mA |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage (All Output Pins) |  | 0.35 | 0.45 | V | $\mathrm{IOL}^{\prime}=10 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ( $\mathrm{MA}_{0}-\mathrm{MA}_{8}$, ISE, FO) | 2.4 | 3.0 |  | V | $\mathrm{IOH}_{\mathrm{OH}}=-1 \mathrm{~mA}$ |
| los | Output Short Circuit Current <br>  | -15 | -28 | $-60$ | mA | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |
| 10 (off) | $\begin{aligned} & \text { Off-State Output Current: } \\ & M A_{0}-M A_{8} \text {, FO } \\ & M A_{0}-M A_{8}, F, O, P_{0}-P R_{2} \end{aligned}$ |  |  | $\begin{array}{r} -100 \\ 100 \end{array}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $\begin{aligned} & V_{0}=0.45 \mathrm{~V} \\ & V_{0}=5.25 \mathrm{~V} \end{aligned}$ |

## NOTES:

(1) Typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
(2) EN input grounded, all other inputs and outputs open.

| SYMBOL | PARAMETER | MIN | TYP ${ }^{(1)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }} \mathrm{CY}$ | Cycle Time ${ }^{(2)}$ | 85 | 60 |  | ns |
| twp | Clock Pulse Width | 30 | 20 |  | ns |
| ${ }^{\text {tsf }}$ <br> ${ }^{\text {tsk }}$ <br> ${ }^{t} \mathbf{t} x$ <br> ${ }_{\text {tsi }}$ | Control and Data Input Set-Up Times: $\begin{aligned} & \text { LD, } A C_{0}-A C_{6} \\ & F C_{0}, \mathrm{FC}_{1} \\ & S X_{0}-\mathrm{SX}_{3}, \mathrm{PX}_{4}-\mathrm{PX}_{7} \\ & \mathrm{FI} \end{aligned}$ | $\begin{aligned} & 10 \\ & 0 \\ & 35 \\ & 15 \end{aligned}$ | $\begin{aligned} & 0 \\ & 25 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\begin{aligned} & t_{H F} \\ & t_{H K} \\ & t_{H X} \\ & t_{H I} \end{aligned}$ | Control and Data Input Hold Times: $\begin{aligned} & L D, A C_{0}-A C_{6} \\ & \mathrm{FC}_{0}, \mathrm{FC}_{1} \\ & S X_{0}-\mathrm{SX}_{3}, \mathrm{PX}_{4}-\mathrm{PX}_{7} \\ & \mathrm{FI} \end{aligned}$ | $\begin{aligned} & 5 \\ & 0 \\ & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 0 \\ & 5 \\ & 8 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\mathrm{CO}}$ | Propagation Delay from Clock Input (CLK) to Outputs ( $M A A D_{0}-M_{8}, F O$ ) | 10 | 30 | 45 | ns |
| $\mathrm{t}_{\mathrm{KO}}$ | Propagation Delay from Control Inputs $\mathrm{FC}_{2}$ and $\mathrm{FC}_{3}$ to Flag Out (FO) |  | 16 | 30 | ns |
| $\mathrm{t}_{\mathrm{FO}}$ | Propagation Delay from Control Inputs $\mathrm{AC}_{0}-\mathrm{AC}_{6}$ to Latch Outputs ( $\mathrm{PR}_{0}-\mathrm{PR}_{2}$ ) |  | 26 | 40 | ns |
| $\mathrm{t}_{\mathrm{EO}}$ | Propagation Delay from Enable Inputs EN and ERA to Outputs $\left(M A_{0}-M A_{8}, F O, P R_{0}-P R_{2}\right)$ |  | 21 | 32 | ns |
| $t_{\text {F }}$ | Propagation Delay from Control Inputs $\mathrm{AC}_{0}-\mathrm{AC}_{6}$ to Interrupt Strobe Enable Output (ISE) |  | 24 | 40 | ns |

## NOTE:

(1) Typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
(2) ${ }^{\text {t }} \mathrm{CY}=\mathrm{t}_{\mathrm{WP}}+\mathrm{t}_{\mathrm{SF}}+\mathrm{t}_{\mathrm{CO}}$

## TEST CONDITIONS:

Input pulse amplitude of 2.5 volts.
Input rise and fall times of 5 ns between 1 volt and 2 volts.
Output load of 10 mA and 50 pF .
Speed measurements are taken at the 1.5 volt level.

TEST LOAD CIRCUIT:


CAPACITANCE ${ }^{(2)} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL |  | PARAMETER | MIN | TYP | MAX |
| :--- | :---: | :---: | :---: | :---: | :---: |
| C IN | Input Capacitance: |  |  |  | UNIT |
|  | CLK, EN |  | 11 | 16 | pF |
|  | All Other Inputs | 5 | 10 | pF |  |
| COUT | Output Capacitance | 6 | 12 | pF |  |

## NOTE:

(2) This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{BIAS}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## D.C. AND OPERATING CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| All Output and Supply Voltages | -0.5 V to +7 V |
| All Input Voltages | -1.0 V to +5.5 V |

Output Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mA
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | MIN | TYP(1) | MAX | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{c}}$ | Input Clamp Voltage (All Input Pins) |  | -0.8 | -1.2 | V | $\mathrm{I}_{\mathrm{C}}=-5 \mathrm{~mA}$ |
| $I_{F}$ | Input Load Current: <br> CLK Input EN Input All Other Inputs |  | $\begin{aligned} & -75 \\ & -50 \\ & -25 \end{aligned}$ | $\begin{aligned} & -750 \\ & -500 \\ & -250 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $V_{F}=0.45 \mathrm{~V}$ |
| $I_{R}$ | Input Leakage Current: <br> CLK <br> EN Input <br> All Other Inputs |  |  | $\begin{aligned} & 120 \\ & 80 \\ & 40 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $V_{R}=5.5 \mathrm{~V}$ |
| $V_{\text {IL }}$ | Input Low Voltage |  |  | 0.8 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  |  | V |  |
| ICC | Power Supply Current (2) |  | 170 | 250 | mA |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage (All Output Pins) |  | 0.35 | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output iligh Voltage ( $\mathrm{MA}_{0}-\mathrm{MA}_{8}$, ISE, FO) | 2.4 | 3.0 |  | V | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ |
| Ios | Output Short Circuit Current ( $\mathrm{MA}_{0}-\mathrm{MA}_{8}$, ISE, FO) | -15 | -28 | -60 | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| 10 (off) | $\begin{aligned} & \text { Off-State Output Current: } \\ & M A_{0}-M A_{8} \text {, FO } \\ & M A_{0}-M A_{8} \text {, FO, } P R_{0}-\text { PR }_{2} \end{aligned}$ |  |  | $\begin{array}{r} -100 \\ 100 \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & V_{O}=0.45 \mathrm{~V} \\ & V_{O}=5.5 \mathrm{~V} \end{aligned}$ |

NOTES:
(1) Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
(2) EN input grounded, all other inputs and outputs open.

|  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |

## NOTE:

(1) Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
(2) $\mathrm{t}_{\mathrm{CY}}=\mathrm{t}_{\mathrm{WP}}+\mathrm{t}_{\mathrm{SF}}+\mathrm{t}_{\mathrm{C}} \mathrm{O}$

## TEST CONDITIONS:

Input pulse amplitude of 2.5 volts.
Input rise and fall times of 5 ns between 1 volt and 2 volts.
Output load of 10 mA and 50 pF .
Speed measurements are taken at the 1.5 volt level.
TEST LOAD CIRCUIT:


CAPACITANCE ${ }^{(2)} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL |  | PARAMETER | MIN | TYP | MAX |
| :--- | :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance: |  |  |  | UNIT |
|  | CLK, EN |  | 11 | 16 | pF |
|  | All Other Inputs | 5 | 10 | pF |  |
| COUT | Output Capacitance | 6 | 12 | pF |  |

## NOTE:

(2) This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, V_{B I A S}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.


## TYPICAL AC AND DC CHARACTERISTICS

CLOCK PULSE WIDTH VS. Vcc AND TEMPERATURE


CLOCK TO mA OUTPUTS VS. LOAD CAPACITANCE


CLOCK TO MA OUTPUTS VS. LOAD CAPACITANCE


ICC VS. TEMPERATURE


OUTPUT CURRENT VS. OUTPUT LOW VOLTAGE


OUTPUT CURRENT VS. OUTPUT HIGH VOLTAGE


APPENDIX A ADDRESS CONTROL FUNCTION SUMMARY

| MNEMONIC | DESCRIPTION | FUNCTION |  |  |  |  |  |  | NEXT ROW |  |  |  |  | NEXT COL |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $A^{6}$ | 5 | 4 | 3 | 2 | 1 | 0 | MA8 | 7 | 6 | 5 | 4 | $M_{3}$ | 2 | 1 | 0 |
| JCC | Jump in current column | 0 | 0 | $\mathrm{d}_{4}$ | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $d_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{d}_{4}$ | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $d_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ |
| JZR | Jump to zero row | 0 | 1 | 0 | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | 0 | 0 | 0 | 0 | 0 | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ |
| JCR | Jump in current row | 0 | 1 | 1 | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{m}_{6}$ | $m_{5}$ | $\mathrm{m}_{4}$ | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ |
| JCE | Jump in column/enable | 1 | 1 | 1 | 0 | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ |
| JFL | Jump/test F-latch | 1 | 0 | 0 | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $m_{3}$ | 0 | 1 | $f$ |
| JCF | Jump/test C-flag | 1 | 0 | 1 | 0 | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{3}$ | 0 | 1 | c |
| JZF | Jump/test Z-flag | 1 | 0 | 1 | 1 | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{3}$ | 0 | 1 | $z$ |
| JPR | Jump/test PR-latches | 1 | 1 | 0 | 0 | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $p_{3}$ | $\mathrm{p}_{2}$ | $\mathrm{p}_{1}$ | $p_{0}$ |
| JLL | Jump/test left PR bits | 1 | 1 | 0 | 1 | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | 0 | 1 | $\mathrm{p}_{3}$ | $\mathrm{p}_{2}$ |
| JRL | Jump/test right PR bits | 1 | 1 | 1 | 1 | 1 | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | 1 | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | 1 | 1 | $\mathrm{p}_{1}$ | $p_{0}$ |
| JPX | Jump/test PX-bus | 1 | 1 | 1 | 1 | 0 | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{m}_{6}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | ${ }^{7} 7$ | $\mathrm{x}_{6}$ | $x_{5}$ | $\mathrm{x}_{4}$ |
| SYMBOL | MEANING |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $d_{n}$ | Data on address control line $n$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $m_{n}$ | Data in microprogram address register bit n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $p_{n}$ | Data in PR-latch bit $n$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $x_{n}$ | Data on PX-bus line n (active LOW) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| f, c, z | Contents of F-latch, C-flag, or Z-flag, respectively |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

APPENDIX B FLAG CONTROL FUNCTION SUMMARY

| TYPE | MNEMONIC | DESCRIPTION | FC $_{\mathbf{1}}$ | 0 |
| :--- | :---: | :--- | :--- | :--- |
|  | SCZ | Set C-flag and Z-flag to $f$ | 0 | 0 |
| Flag | STZ | Set Z-flag to $f$ | 0 | 1 |
| Input | STC | Set C-flag to $f$ | 1 | 0 |
|  | HCZ | Hold C-flag and Z-flag | 1 | 1 |
|  |  |  |  |  |
| TYPE | MNEMONIC | DESCRIPTION | FC $_{3}$ | 2 |
|  | FFO | Force FO to 0 | 0 | 0 |
| Flag | FFC | Force FO to C-flag | 0 | 1 |
|  | FFZ | Force FO to Z-flag | 1 | 0 |
|  | FF1 | Force FO to 1 | 1 | 1 |


| LOAD <br> FUNCTION | NEXT ROW |  |  |  | NEXT COL |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LD | $\mathrm{MA}_{8}$ | 7 | 6 | 5 | 4 | $\mathrm{MA}_{3}$ | 2 | 1 | 0 |
| 0 | see Appendix A |  |  |  |  | see $A$ | end |  |  |
| 1 | 0 | $\mathrm{x}_{3}$ | $\mathrm{x}_{2}$ | $\mathrm{x}_{1}$ | $\mathrm{x}_{0}$ | $\times$ | $\mathrm{x}_{6}$ | ${ }^{5}$ | $\mathrm{x}_{4}$ |
| SYMBOL | MEANING |  |  |  |  |  |  |  |  |
| $f$ | Contents of the F-latch |  |  |  |  |  |  |  |  |
| $\mathrm{x}_{\mathrm{n}}$ | Data on PX- or SX-bus line n (active LOW) |  |  |  |  |  |  |  |  |

## APPENDIX C JUMP SET DIAGRAMS

JZR
Jump to Zero Row

The following ten diagrams illustrate the jump set for each of the eleven jump and jump/test functions of the MCU. Location 341, indicated by the black square, represents one current row (row $\mathbf{2 1}$ ) and current column ( col $_{5}$ ) address. The grey boxes indicate the microprogram locations that may be selected by the particular function as the next address.


JCF, JZF
Jump/Test C-Flag
JFL
Jump/Test F-Latch

$$
\operatorname{col}_{2}(f=0)
$$

JRL
Jump/Test Right Latch


Jump/Test Z-Flag


## TYPICAL CONFIGURATIONS



Non-Pipelined Configuration with 512 Microinstruction Addressability


Pipelined Configuration with
2048 Microinstruction Addressability

## intel

## SCHOTTKY BIPOLAR LSI MICROCOMPUTER SET

High Performance - 100 ns Cycle Time TTL and DTL Compatible

N-Bit Word Expandable Multi-Bus Organization

3 Input Data Busses
2 Three-State Fully Buffered Output Data Busses

11 General Purpose Registers
Full Function Accumulator
Independent Memory Address Register
Cascade Outputs for Full Carry
Look-Ahead
Versatile Functional Capability 8 Function Groups
Over 40 Useful Functions
Zero Detect and Bit Test
Single Clock
28 Pin DIP

The INTEL 3002 Central Processing Element contains all of the circuits that represent a 2 -bit wide slice through the data processing section of a digital computer. To construct a complete central processor for a given word width N , it is simply necessary to connect an array of N/2 CPE's together. When wired together in such an array, a set of CPE's provide the following capabilities:

2's complement arithmetic
Logical AND, OR, NOT and exclusive-OR
Incrementing and decrementing
Shifting left or right
Bit testing and zero detection
Carry look-ahead generation
Multiple data and address busses

PACKAGE CONFIGURATION



## PIN DESCRIPTION

| PIN | SYMBOL | NAME AND FUNCTION | TYPE ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: |
| 1,2 | $\mathrm{IO}_{0} \mathrm{I}_{1}$ | External Bus Inputs | Active LOW |
|  |  | The external bus inputs provide a separate input port for external input devices. |  |
| 3,4 | $K_{0}-K_{1}$ | Mask Bus Inputs | Active LOW |
|  |  | The mask bus inputs provide a separate input port for the microprogram memory, to allow mask or constant entry. |  |
| 5,6 | $X, Y$ | Standard Carry Look-Ahead Cascade Outputs <br> The cascade outputs allow high speed arithmetic operations to be performed when they are used in conjunction with the INTEL 3003 Look-Ahead Carry Generator. |  |
|  |  |  |  |
| 7 | CO | Ripple Carry Output | Active LOW <br> Three-state |
|  |  | The ripple carry output is only disabled during shift right operations. |  |
| 8 | RO | Shift Right Output | Active LOW <br> Three-state |
|  |  | The shift right output is only enabled during shift right operations. |  |
| 9 | LI | Shift Right Input | Active LOW |
| 10 | Cl | Carry Input | Active LOW |
| 11 | EA | Memory Address Enable Input | Active LOW |
|  |  | When in the LOW state, the memory address enable input enables the memory address outputs ( $\mathrm{A}_{0}-\mathrm{A}_{1}$ ). |  |
| 12-13 | $A_{0}-A_{1}$ | Memory Address Bus Outputs | Active LOW <br> Three-state |
|  |  | The memory address bus outputs are the buffered outputs of the memory address register (MAR). |  |
| 14 | GND | Ground |  |
| $\begin{aligned} & 15-17 \\ & 24-27 \end{aligned}$ | $\mathrm{F}_{0}-\mathrm{F}_{6}$ | Micro-Function Bus Inputs <br> The micro-function bus inputs control ALU function and register selection. |  |
|  |  |  |  |
| 18 | CLK | Clock Input |  |
| 19-20 | $\mathrm{D}_{0}-\mathrm{D}_{1}$ | Memory Data Bus Outputs | Active LOW <br> Three-state |
|  |  | The memory data bus outputs are the buffered outputs of the full function accumulator register (AC). |  |
| 21-22 | $M_{0}-M_{1}$ | Memory Data Bus Inputs | Active LOW |
|  |  | The memory data bus inputs provide a separate input port for memory data. |  |
| 23 | ED | Memory Data Enable Input | Active LOW |
|  |  | When in the LOW state, the memory data enable input enables the memory data outputs ( $\mathrm{D}_{0}-\mathrm{D}_{1}$ ) |  |
| 28 | $\mathrm{V}_{\text {cc }}$ | +5 Volt Supply |  |

NOTE:

1. Active HIGH, unless otherwise specified.

## LOGICAL DESCRIPTION

The CPE provides the arithmetic, logic and register functions of a 2-bit wide slice through a microprogrammed central processor. Data from external sources such as main memory, is brought into the CPE on one of the three separate input busses. Data being sent out of the CPE to external devices is carried on either of the two output busses. Within the CPE, data is stored in one of eleven scratchpad registers or in the accumulator. Data from the input busses, the registers, or the accumulator is available to the arithmetic/logic section (ALS) under the control of two internal multiplexers. Additional inputs and outputs are included for carry propagation, shifting, and micro-function selection. The complete logical organization of the CPE is shown below.

## MICRO-FUNCTION BUS AND DECODER

The seven micro-function bus input lines of the CPE, designated $\mathrm{F}_{0}-\mathrm{F}_{6}$, are decoded internally to select the ALS function, generate the scratchpad address, and control the A and B multiplexers.

## M-BUS AND I-BUS INPUTS

The M-bus inputs are arranged to bring data from an external main memory into the CPE. Data on the M-bus is multiplexed internally for input to the ALS.

The I-bus inputs are arranged to bring data from an external I/O system into the CPE. Data on the I -bus is also multiplexed internally, although independently of the M-bus, for input to the ALS Separation of the two busses permits a relatively lightly loaded memory bus even though a large number of I/O devices are connected to the I-bus. Alternatively, the I-bus may be wired to perform a multiple bit shift (e.g., a byte exchange) by connecting it to one of the output busses. In this case, I/O device data is gated externally onto the M-bus.

## SCRATCHPAD

The scratchpad contains eleven registers designated $\mathrm{R}_{0}$ through $\mathrm{R}_{9}$ and T . The output of the scratchpad is multiplexed internally for input to ALS. The ALS output is returned for input into the scratchpad.

## ACCUMULATOR AND D-BUS

An independent register called the accumulator (AC) is available for storing the result of an ALS operation. The output of the accumulator is multiplexed internally for input back to the

ALS and is also available viá a threestate output buffer on the D-bus outputs. Conventional usage of the D-bus is for data being sent to the external main memory or to external I/O devices.

## A AND B MULTIPLEXERS

The $A$ and $B$ multiplexers select the two inputs to the ALS specified on the micro-function bus. Inputs to the Amultiplexer include the $M$-bus, the scratchpad, and the accumulator. The B-multiplexer selects either the I-bus, the accumulator, or the K-bus. The selected B-multiplexer input is always logically ANDed with the data on the K-bus (see below) to provide a flexible masking and bit testing capability.

## ALS AND K-BUS

The ALS is capable of a variety of arithmetic and logic operations, including 2 's complement addition, incrementing, and decrementing, plus logical AND, inclusive-OR, exclusiveNOR, and logical complement. The result of an ALS operation may be stored in the accumulator or one of the scratchpad registers. Separate left input and right output lines, designated LI and RO, are available for use in right shift operations. Carry input and carry output lines, designated Cl and CO are provided for normal ripple carry propaga-
tion. CO and RO data are brought out via two alternately enabled tri-state buffers. In addition, standard look ahead carry outputs, designated $X$ and $Y$, are available for full carry look ahead across any word length.

The ability of the K-bus to mask inputs to the ALS greatly increases the versatility of the CPE. During non-arithmetic operations in which carry propagation has no meaning, the carry circuits are used to perform a word-wise inclusiveOR of the bits, masked by the K-bus, from the register or bus selected by the function decoder. Thus, the CPE provides a flexible bit testing capability. The K-bus is also used during arithmetic operations to mask portions of the field being operated upon. An additional function of the K-bus is that of supplying constants to the CPE from the microprogram.

## MEMORY ADDRESS REGISTER AND A-BUS

A separate ALS output is also available to the memory address register (MAR) and to the A-bus via a threestate output buffer. Conventional usage of the MAR and A-bus is for sending addresses to an external main memory The MAR and A-bus may also be used to select an external device when executing I/O operations.


Figure 2. 3002 Block Diagram

## FUNCTIONAL DESCRIPTION

During each micro-cycle, a microfunction is applied to F-bus inputs of the CPE. The micro-function is decoded, the operands are selected by the multiplexers, and the specified operation is performed by ALS. If a negative going clock edge is applied, the result of the ALS operation is either deposited in the accumulator or written into the selected scratchpad register. In addition, certain operations permit related address data to be deposited in the MAR. A new micro-function should only be applied following the rising edge of the clock.

By externally gating the clock input to CPE, referred to as conditional clocking, the clock pulse may be selectively omitted during a micro-cycle. Since the carry, shift, and look-ahead circuits are not clocked, their outputs may be used to perform a variety of non-destructive tests on data in the accumulator or in the scratchpad. No register contents are modified by the operation due to the absence of the clock pulse.

The micro-function to be performed is determined from the function group (F-Group) and register group (R-Group) selected by the data on the F-bus. The F-Group is specified by the upper three bits of data, $\mathrm{F}_{4}-\mathrm{F}_{6}$. The R-Group is specified by the lower four bits of data, $\mathrm{F}_{0}-\mathrm{F}_{3}$. R-Group I contains $\mathrm{R}_{0}$ through $R_{9}, T$, and $A C$ and is denoted by the symbol $R_{n}$. R-Group II and R-Group III contain only T and AC. F-Group and R-Group formats are summarized in Appendix A.

The following is a detailed explanation of each of the CPE micro-functions.
A general functional description of each operation is given followed by two additional descriptions which explain the result of the micro-function with both K-bus inputs at logical 0 or both at logical 1. In most cases, the effect of placing the K-bus in the all-one or the all-zero state is to either select or deselect the accumulator in the operation, respectively. A micro-function mnemonic is included with each description for reference purposes and to assist in the design of micro-assembly languages. The micro-functions are summarized in Appendix A. The effective micro-functions for the all-zero and the all-one K -bus states are summarized in Appendix B.

## F-GROUP 0

R-GROUP I
Logically AND the contents of AC with the data on the K-bus. Add the result to the contents of $R_{n}$ and the value of the carry input (CI). Deposit the sum in AC and $\mathbf{R}_{\mathrm{n}}$.
ILR
$K-B U S=00$

Conditionally increment $R_{n}$ and load the result in AC. Used to load AC from $R_{n}$ or to increment $R_{n}$ and load a copy of the result in AC.

## ALR <br> $K-B U S=11$

Add AC and Cl to $\mathrm{R}_{\mathrm{n}}$ and load the result in AC. Used to add AC to a register. If $R_{n}$ is $A C$, then $A C$ is shifted left one bit position.

## F-GROUP O R-GROUP II

Logically AND the contents of AC with the data on the K-bus. Add the result to Cl and the data on the M -bus. Deposit the sum in $A C$ or $T$, as specified.
ACM K-BUS $=00$
Add Cl to the data on the M -bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.
AMA
$K-B U S=11$

Add the data on the M -bus to AC and Cl , and load the result in AC or T , as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.

F-GROUP O R-GROUP III
(General description omitted, see Appendix A.)
SRA
$K \cdot B U S=00$
Shift the contents of AC or T, as specified, right one bit position. Place the previous low order bit value on RO and fill the high order bit from the data on LI . Used to shift or rotate AC or T right one bit.
(K-bus = 11 description omitted, see Appendix B.)

## F-GROUP 1 R-GROUP I

Logically OR the contents of $R_{n}$ with the data on the K-bus. Deposit the result in MAR. Add the data on the K-bus to contents of $\mathrm{R}_{\mathrm{n}}$ and Cl . Deposit the result in $\mathbf{R}_{\mathrm{n}}$.
LMI $\quad K-B U S=00$
Load MAR from $R_{n}$. Conditionally increment $R_{n}$. Used to maintain a macro-instruction program counter. DSM $K-B U S=11$
Set MAR to all one's. Conditionally decrement $R_{n}$ by one. Used to force MAR to its highest address and to decrement $R_{n}$.

## F-GROUP 1 R-GROUP II

Logically OR the data on the M-bus with the data on the K-bus. Deposit the result in MAR. Add the data on the K-bus to the data on the M-bus and CI . Deposit the sum in $A C$ or $T$, as specified.
LMM
$K-B U S=00$

Load MAR from the M-bus. Add Cl to the data on the M-bus. Deposit the result in AC or T. Used to load the address register with memory data for macro-instructions using indirect addressing.
$K-B U S=11$
Set MAR to all ones. Subtract one from the data on the M-bus. Add Cl to the difference and deposit the result in AC or $T$, as specified. Used to load decremented memory data in $A C$ or $T$.

## F-GROUP 1 R-GROUP III

Logically OR the data on the K-bus with the complement of the contents of AC or $T$, as specified. Add the result to the logical AND of the contents of specified register with the data on the K-bus. Add the sum to Cl . Deposit the result in the specified register.
CIA
$K-B U S=00$

Add Cl to the complement of the contents of AC or T, as specified. Deposit the result in the specified register. Used to form the 1's or 2's complement of AC or $T$.
DCA K-BUS = 11
Subtract one from the contents of AC or T , as specified. Add Cl to the difference and deposit the sum in the specified register. Used to decrement $A C$ or $T$.

## F-GROUP 2 <br> R-GROUP I

Logically AND the data on the K-bus with the contents of AC. Subtract one from the result and add the difference to Cl . Deposit the sum in $\mathrm{R}_{\mathrm{n}}$.
CSR
$K-B U S=00$
Subtract one from Cl and deposit the difference in $R_{n}$. Used to conditionally clear or set $R_{n}$ to all 0 's or 1 's, respectively.
SDR K-BUS = 11
Subtract one from AC and add the difference to Cl . Deposit the sum in $R_{n}$. Used to store $A C$ in $R_{n}$ or to store the decremented value of $A C$ in $R_{n}$.

## F-GROUP 2 <br> R-GROUP II

Logically AND the data on the K-bus with the contents of AC. Subtract one from the result and add the difference to Cl . Deposit the sum in AC or T , as specified.
CSA
$K-B U S=00$

Subtract one from Cl and deposit the difference in AC or T, as specified. Used to conditionally clear or set AC or T.

## SDA

$K-B U S=11$
Subtract one from AC and add the difference to Cl . Deposit the sum in AC or T , as specified. Used to store $A C$ in $T$, or decrement $A C$, or store the decremented value of $A C$ in $T$.

## F-GROUP 2 R-GROUP III

Logically AND the data of the K-bus with the data on the I-bus. Subtract one from the result and add the difference to Cl . Deposit the sum in AC or T , as specified.
( $K$-bus = 00 description omitted, see CSA above.)
LDI
$K-B U S=11$
Subtract one from the data on the 1 -bus and add the difference to Cl . Deposit the sum in $A C$ or $T$, as specified. Used to load input bus data or decremented input bus data in the specified register.

## F-GROUP 3 <br> R-GROUP I

Logically AND the contents of AC with the data on the K-bus. Add the contents of $\mathrm{R}_{\mathrm{n}}$ and Cl to the result. Deposit the sum in $R_{n}$.
INR
$K-B U S=00$

Add Cl to the contents of $\mathrm{R}_{\mathrm{n}}$ and deposit the sum in $R_{n}$. Used to increment $\mathrm{R}_{\mathrm{n}}$.
ADR
$K-B U S=11$
Add the contents of $A C$ to $R_{n}$. Add the result to Cl and deposit the sum in $\mathrm{R}_{\mathrm{n}}$. Used to add the accumulator to a register or to add the incremented value of the accumulator to a register.

F-GROUP 3 R-GROUP II
(All descriptions omitted, identical to F-Group O/R-Group II described above.)

## F-GROUP 3 R-GROUP III

Logically AND the data on the K-bus with the data on the I -bus. Add Cl and the contents of $A C$ or $T$, as specified, to the result. Deposit the sum in the specified register.

## INA <br> $K-B U S=00$

Conditionally increment the contents of AC or $T$, as specified. Used to increment $A C$ or $T$.
AIA
$K-B U S=11$

Add the data on the I-bus to the contents of AC or T , as specified. Add Cl to the result and deposit the sum in the specified register. Used to add input data or incremented input data to the specified register.

## F-GROUP 4 <br> R-GROUP I

Logically AND the data on the K-bus with the contents of AC. Logically AND the result with the contents of $\mathbf{R}_{\mathrm{n}}$. Deposit the final result in $\mathbf{R}_{\mathrm{n}}$. Logically OR the value of Cl with the word-wise OR of the bits of the final result. Place the value of the carry $O R$ on the carry output (CO) line.
CLR K-BUS $=00$
Clear $\mathrm{R}_{\mathrm{n}}$ to all 0 's. Force CO to Cl . Used to clear a register and force CO to Cl .
ANR K-BUS $=11$
Logically AND AC with $R_{n}$. Deposit the result in $\mathrm{R}_{\mathrm{n}}$. Force CO to one if the result is non-zero. Used to AND the accumulator with a register and test for a zero result.

## F-GROUP 4 <br> R-GROUP II

Logically AND the data on the K-bus with the contents of AC. Logically AND the result with the data on the M-bus. Deposit the final result in AC or T , as specified. Logically OR the value of Cl with the word-wise OR of the bits of the final result. Place the value of the carry OR on CO.
CLA
$K-B U S=00$

Clear AC or T, as specified, to all $0^{\prime}$ 's.
Force CO to CI . Used to clear the specified register and force CO to Cl .
ANM
$K-B U S=11$
Logically AND the data on the M-bus with the contents of AC. Deposit the result in $A C$ or $T$, as specified. Force CO to one if the result is non-zero. Used to AND M-bus data to the accumulator and test for a zero result.

## F-GROUP 4 <br> R-GROUP III

Logically AND the data on I-bus with the data on the K-bus. Logically AND the result with the contents of $A C$ or $T$, as specified. Deposit the final result in the specified register. Logically OR CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on CO.
(K-bus = 00 description omitted, see CLA above.)
ANI
$K-B U S=11$
Logically AND the data on the I-bus with the contents of $A C$ or $T$, as specified. Deposit the result in the specified register. Force CO to one if the result is non-zero. Used to AND the I-bus to the accumulator and test for a zero result.

## F-GROUP 5 R-GROUP I

Logically AND the data on the K-bus with the contents of $R_{n}$. Deposit the result in $\mathrm{R}_{\mathrm{n}}$. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
(K-bus $=00$ description omitted, see CLR above.)
TZR
$K-B U S=11$
Force CO to one if $\mathrm{R}_{\mathrm{n}}$ is non-zero. Used to test a register for zero. Also used to AND K-bus data with a register (see general description) for masking and, optionally, testing for a zero result.

## FUNCTIONAL DESCRIPTION (con't)

## F-GROUP 5 R-GROUP II

Logically AND the data on the K-bus with the data on the M-bus. Deposit the result in AC or T, as specified. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
(K-bus $=00$ description omitted, see CLA above.)

## LTM K-BUS = 11

Load AC or $T$, as specified, with data from the M -bus. Force CO to one if the result is non-zero. Used to load the specified register from memory and test for a zero result. Also used to AND K -bus data with M -bus data (see general description) for masking and, optionally, testing for a zero result.

## F-GROUP 5 R-GROUP III

Logically AND the data on K-bus with contents of AC or T, as specified. Deposit the result in the specified register. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
(K-bus $=00$ description omitted, see CLA above.)
TZA
$K-B U S=11$
Force CO to one if AC or $T$, as specified, is non-zero. Used to test the specified register for zero. Also used to AND K-bus data to the specified register (see general description) for masking and, optionally, testing for a zero result.

## F-GROUP 6 R-GROUP ।

Logically $O R C I$ with the word-wise OR of the logical AND of AC and the data on the K-bus. Place the result of the carry OR on CO. Logically OR the contents of $R_{n}$ with the logical AND of $A C$ and the data on the K-bus. Deposit the result in $R_{n}$.

## NOP K-BUS = 00

Force CO to Cl . Used as a null operation or to force CO to Cl .
ORR K-BUS = 11
Force CO to one if $A C$ is non-zero. Logically OR the contents of the accumulator to the contents of $R_{n}$. Deposit the result in $R_{n}$. Used to OR the accumulator to a register and, optionally, test the previous accumulator value for zero

## F-GROUP 6 R-GROUP II

Logically OR CI with the word-wise OR of the logical AND of AC and the data on the K-bus. Place the value of the carry OR on CO. Logically OR the data on the M-bus, with the logical AND of $A C$ and the data on the $K$-bus. Deposit the final result in $A C$ or $T$, as specified.
LMF
$K-B U S=00$
Load AC or T, as specified, from the M -bus. Force CO to Cl . Used to load the specified register with memory data and force CO to Cl .
ORM
$K-B U S=11$
Force $C O$ to one if $A C$ is non-zero. Logically OR the data on the M-bus with the contents of AC. Deposit the result in AC or T , as specified. Used to OR memory data with the accumulator and, optionally, test the previous value of the accumulator for zero.

## F.GROUP 6 <br> R-GROUP III

Logically OR CI with the word-wise OR of the logical AND of the data on the I-bus and the data on the K-bus. Place the value of the carry OR on CO. Logically AND the data on the K-bus with the data on the I-bus. Logically OR the result with the contents of $A C$ or $T$, as specified. Deposit the final result in the specified register.
(K-bus $=00$ description omitted, see NOP above.)
ORI K-BUS = 11
Force CO to one if the data on the I-bus is non-zero. Logically OR the data on the I-bus to the contents of AC or T, as specified. Deposit the result in the specified register. Used to OR I-bus data with the specified register and, optionally, test the I-bus data for zero.

## F-GROUP 7 R-GROUP I

Logically OR CI with the word-wise OR of the logical AND of the contents of $R_{n}$ and $A C$ and the data on the $K$-bus. Place the value of the carry OR on CO. Logically AND the data on the K-bus with the contents of AC. ExclusiveNOR the result with the contents of $R_{n}$. Deposit the final result in $R_{n}$.

$$
\text { CMR } \quad K \cdot B U S=00
$$

Complement the contents of $R_{n}$. Force CO to Cl .

XNR
$K \cdot B U S=11$
Force CO to one if the logical AND of $A C$ and $R_{n}$ is non-zero. Exclusive-NOR the contents of $A C$ with the contents of $R_{n}$. Deposit the result in $R_{n}$. Used to exclusive-NOR the accumulator with a register.

## F-GROUP 7 R-GROUP II

Logically OR CI with the word-wise OR of the logical AND of the contents of $A C$ and the data on the $K$-bus and M -bus. Place the value of the carry OR on CO. Logically AND the data on the $K$-bus with the contents of AC. Exclu-sive-NOR the result with the data on the M-bus. Deposit the final result in $A C$ or $T$, as specified.
LCM

$$
K-B U S=00
$$

Load the complement of the data on the $M$-bus into $A C$ or $T$, as specified. Force CO to Cl .
XNM K-BUS $=11$
Force CO to one if the logical AND of $A C$ and the $M$-bus data is non-zero. Exclusive-NOR the contents of $A C$ with the data on the M-bus. Deposit the result in AC or T , as specified. Used to exclusive-NOR memory data with the accumulator.

## F-GROUP 7 <br> R-GROUP III

Logically OR CI with the word-wise OR of the logical AND of the contents of the specified register and the data on the 1 -bus and K-bus. Place the value of the carry OR on CO. Logically AND the data on the K-bus with the data on the I-bus. Exclusive-NOR the result with the contents of $A C$ or $T$, as specified. Deposit the final result in the specified register.
CMA $\quad$ K-BUS $=00$

Complement $A C$ or $T$, as specified. Force CO to Cl .
XNI
$K-B U S=11$
Force CO to one if the logical AND of the contents of AC or T, as specified, and the $I$-bus data is non-zero. ExclusiveNOR the contents of the specified register with the data on the I-bus. Deposit the result in AC or $T$, as specified. Used to exclusive-NOR input data with the accumulator.

## D.C. AND OPERATING CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| All Output and Supply Voltages | -0.5 V to +7 V |
| All Input Voltages | -1.0 V to +5.5 V |
| Output Currents | 100 mA |

"COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | MIN | LIMITS $T Y^{(1)}$ | MAX | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage (All Input Pins) |  | -0.8 | -1.0 | V | $\mathrm{I}_{\mathrm{C}}=-5 \mathrm{~mA}$ |
| $I_{F}$ | ```Input Load Current: Fo-F6,CLK, Ko, K1, EA, ED IO, I , M M, M M , LI Cl``` |  | $\begin{aligned} & -0.05 \\ & -0.85 \\ & -2.3 \end{aligned}$ | $\begin{aligned} & -0.25 \\ & -1.5 \\ & -4.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ | $V_{F}=0.45 \mathrm{~V}$ |
| $I_{R}$ | $\begin{aligned} & \text { Input Leakage Current: } \\ & F_{0}-F_{6}, C L K, K_{0}, K_{1}, E A, E D \\ & I_{0}, I_{1}, M_{0}, M_{1}, L I \\ & C I \end{aligned}$ |  |  | $\begin{aligned} & 40 \\ & 60 \\ & 180 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |
| $V_{\text {IL }}$ | Input Low Voltage |  |  | 0.8 | V | $V_{C C}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  |  | $\checkmark$ |  |
| ICC | Power Supply Current ${ }^{(2)}$ |  | 145 | 190 | mA |  |
| $\mathrm{VOL}^{\text {l }}$ | Output Low Voltage (All Output Pins) |  | 0.3 | 0.45 | V | $\mathrm{IOL}^{\text {a }}=10 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage (All Output Pins) | 2.4 | 3.0 |  | V | $\mathrm{IOH}^{\text {O }}=-1 \mathrm{~mA}$ |
| los | Short Circuit Output Current (All Output Pins) | -15 | -25 | $-60$ | mA | $V_{C C}=5.0 \mathrm{~V}$ |
| IO (off) | Off State Output Current $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{D}_{0}, \mathrm{D}_{1}, \mathrm{CO}$ and RO |  |  | $\begin{array}{r} -100 \\ 100 \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=5.25 \mathrm{~V} \end{aligned}$ |

NOTES:
(1) Typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage
(2) CLK input grounded, other inputs open.

## A.C. CHARACTERISTICS AND WAVEFORMS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | MIN | TYP ${ }^{(1)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }} \mathrm{CY}$ | Clock Cycle Time ${ }^{(2)}$ | 100 | 70 |  | ns |
| twp | Clock Pulse Width | 33 | 20 |  | ns |
| $\mathrm{t}_{\mathrm{FS}}$ | Function Input Set-Up Time ( $F_{0}$ through $\mathrm{F}_{6}$ ) | 60 | 40 |  | ns |
| ${ }^{\text {t }}$ S | Data Set-Up Time: $I_{0}, I_{1}, M_{0}, M_{1}, K_{0}, K_{1}$ | 50 | 30 |  | ns |
| $\mathrm{t}_{\text {SS }}$ | $\mathrm{LI}, \mathrm{Cl}$ | 27 | 13 |  | ns |
| ${ }^{\text {t }} \mathrm{FH}$ | Data and Function Hold Time: $\mathrm{F}_{0}$ through $\mathrm{F}_{6}$ | 5 | -2 |  | ns |
| ${ }_{\text {t }}^{\text {D }}$ H | $\mathrm{I}_{0}, \mathrm{I}_{1}, M_{0}, M_{1}, K_{0}, K_{1}$ | 5 | -4 |  | ns |
| ${ }_{\text {tSH }}$ | $\mathrm{LI}, \mathrm{Cl}$ | 15 | 2 |  | ns |
| ${ }^{t} \times \mathrm{F}$ | Propagation Delay to $\mathrm{X}, \mathrm{Y}, \mathrm{RO}$ from: Any Function Input |  | 37 | 52 | ns |
| ${ }_{\text {t }}^{\text {X }}$ D | Any Data Input |  | 29 | 42 | ns |
| ${ }^{\text {t }}$ X ${ }^{\text {I }}$ | Trailing Edge of CLK |  | 40 | 60 | ns |
| ${ }_{\text {t }}^{\text {XL }}$ | Leading Edge of CLK | 20 |  |  | ns |
| ${ }^{\text {t }}$ CL | Propagation Delay to CO from: Leading Edge of CLK | 20 |  |  | ns |
| ${ }_{\text {tet }}$ | Trailing Edge of CLK |  | 48 | 70 | ns |
| ${ }^{\text {t }}$ CF | Any Function Input |  | 43 | 65 | ns |
| ${ }^{\text {t }}$ CD | Any Data Input |  | 30 | 55 | ns |
| $\mathrm{t}_{\mathrm{cc}}$ | Cl (Ripple Carry) |  | 14 | 25 | ns |
| $\begin{aligned} & t_{\mathrm{DL}} \\ & t_{\mathrm{DE}} \end{aligned}$ | Propagation Delay to $A_{0}, A_{1}, D_{0}, D_{1}$ from: Leading Edge of CLK <br> Enable Input ED, EA | 5 | 32 12 | 50 25 | ns |

NOTE:
(1) Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
(2) $t_{C Y}=t_{D S}+t_{D L}$.

## TEST CONDITIONS:

Input pulse amplitude: 2.5 V
Input rise and fall times of 5 ns between 1 and 2 volts.
Output loading is 10 mA and 30 pF .
Speed measurements are made at 1.5 volt levels.
TEST LOAD CIRCUIT:


CAPACITANCE ${ }^{(2)} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL |  | PARAMETER | MIN | TYP | MAX |
| :--- | :--- | :---: | :---: | :---: | :---: |
| C IN | Input Capacitance |  |  | 5 | 10 |
| COUT | Output Capacitance |  | 6 | 12 | pF |

NOTE:
(2) This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{BIAS}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## D.C. AND OPERATING CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| All Output and Supply Voltages | -0.5 V to +7 V |
| All Input Voltages | -1.0 V to +5.5 V |
| Output Currents . . . . . . | 100 mA |

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$.

| SYMBOL | PARAMETER | MIN | LIMITS $T Y P^{(1)}$ | MAX | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage (All Input Pins) |  | -0.8 | -1.2 | V | $\mathrm{I}_{\mathrm{C}}=-5 \mathrm{~mA}$ |
| $I_{F}$ | $\begin{aligned} & \text { Input Load Current: } \\ & \mathrm{F}_{0}-\mathrm{F}_{6}, \mathrm{CLK}, \mathrm{~K}_{0}, K_{1}, \mathrm{EA}, \mathrm{ED} \\ & I_{0}, I_{1}, M_{0}, M_{1}, \mathrm{LI} \\ & \mathrm{Cl} \end{aligned}$ |  | $\begin{aligned} & -0.05 \\ & -0.85 \\ & -2.3 \end{aligned}$ | $\begin{aligned} & -0.25 \\ & -1.5 \\ & -4.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ | $V_{F}=0.45 \mathrm{~V}$ |
| $I_{R}$ | $\begin{aligned} & \text { Input Leakage Current: } \\ & F_{0}-F_{6}, C L K, K_{0}, K_{1}, E A, E D \\ & I_{0}, I_{1}, M_{0}, M_{1}, L I \\ & C I \end{aligned}$ |  |  | $\begin{aligned} & 40 \\ & 100 \\ & 250 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $V_{R}=5.5 \mathrm{~V}$ |
| $V_{\text {IL }}$ | Input Low Voltage |  |  | 0.8 | V | $V_{C C}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  |  | $\checkmark$ |  |
| Icc | Power Supply Current |  | 145 | 210 | mA |  |
| $\mathrm{VOL}^{\text {L }}$ | Output Low Voltage (All Output Pins) |  | 0.3 | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage (All Output Pins) | 2.4 | 3.0 |  | V | $\mathrm{IOH}^{\prime}=-1 \mathrm{~mA}$ |
| los | Short Circuit Output Current (All Output Pins) | -15 | -25 | $-60$ | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| Io (off) | Off State Output Current $A_{0}, A_{1}, D_{0}, D_{1}, C O$ and RO |  |  | $\begin{array}{r} -100 \\ 100 \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & V_{O}=0.45 \mathrm{~V} \\ & V_{O}=5.5 \mathrm{~V} \end{aligned}$ |

## NOTES:

(1) Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage
(2) CLK input grounded, other inputs open.
A.C. CHARACTERISTICS AND WAVEFORMS

| SYMBOL | PARAMETER | MIN | TYP ${ }^{(1)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ CY | Clock Cycle Time ${ }^{[2]}$ | 120 | 70 |  | ns |
| twp | Clock Pulse Width | 42 | 20 |  | ns |
| $t_{\text {FS }}$ | Function Input Set-Up Time ( $F_{0}$ through $\mathrm{F}_{6}$ ) | 70 | 40 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{DS}} \\ & \mathrm{t}_{\mathrm{SS}} \end{aligned}$ | Data Set-Up Time: $I_{0}, I_{1}, M_{0}, M_{1}, K_{0}, K_{1}$ <br> LI, CI | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ | $\begin{aligned} & 30 \\ & 13 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \text { ns } \end{aligned}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{FH}} \\ & \mathrm{t}_{\mathrm{DH}} \\ & \mathrm{t}_{\mathrm{SH}} \end{aligned}$ | Data and Function Hold Time: $\mathrm{F}_{0}$ through $\mathrm{F}_{6}$ $I_{0}, I_{1}, M_{0}, M_{1}, K_{0}, K_{1}$ $\mathrm{LI}, \mathrm{Cl}$ | $\begin{aligned} & 5 \\ & 5 \\ & 15 \end{aligned}$ | $\begin{array}{r} -2 \\ -4 \\ 2 \end{array}$ |  | ns ns ns |
| $\begin{aligned} & t_{X F} \\ & t_{X D} \\ & t_{X T} \\ & t_{X L} \end{aligned}$ | Propagation Delay to $\mathrm{X}, \mathrm{Y}, \mathrm{RO}$ from: <br> Any Function Input <br> Any Data Input <br> Trailing Edge of CLK <br> Leading Edge of CLK | 22 | 37 29 40 | $\begin{aligned} & 65 \\ & 55 \\ & 75 \end{aligned}$ | ns ns ns ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{CL}} \\ & \mathrm{t}_{\mathrm{CT}} \\ & \mathrm{t}_{\mathrm{CF}} \\ & \mathrm{t}_{\mathrm{CD}} \\ & \mathrm{t}_{\mathrm{CC}} \end{aligned}$ | Propagation Delay to CO from: <br> Leading Edge of CLK <br> Trailing Edge of CLK <br> Any Function Input <br> Any Data Input <br> Cl (Ripple Carry) | 22 | 48 43 30 14 | 85 75 65 30 | ns ns ns ns ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{DL}} \\ & \mathrm{t}_{\mathrm{DE}} \end{aligned}$ | Propagation Delay to $A_{0}, A_{1}, D_{0}, D_{1}$ from: Leading Edge of CLK <br> Enable Input ED, EA | 5 | 32 12 | $\begin{aligned} & 60 \\ & 35 \end{aligned}$ | ns |

NOTE:
(1) Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
(2) $t_{C Y}=t_{D S}+t_{D L}$

## TEST CONDITIONS:

Input pulse amplitude: 2.5 V
Input rise and fall times of 5 ns between 1 and 2 volts.
Output loading is 10 mA and 30 pF .
Speed measurements are made at 1.5 volt levels.
TEST LOAD CIRCUIT:


CAPACITANCE ${ }^{(2)} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL |  | PARAMETER | MIN | TYP | MAX |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | UNIT |  |  |  |
| COUT $^{\text {Output Capacitance }}$ |  |  | 5 | 10 | pF |

NOTE:
(2) This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, V_{B I A S}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## 3002 WAVEFORMS



## TYPICAL AC AND DC CHARACTERISTICS




CARRY IN SET UP TIME VS. VCC AND TEMPERATURE


$\mathrm{V}_{\mathrm{cc}}$ (VOLTS)

OUTPUT CURRENT VS. OUTPUT LOW VOLTAGE


CLOCK PULSE WIDE VS. VCC AND TEMPERATURE


PROPAGATION DELAY FROM FUNCTION INPUTS̄ TO CASCADE OUTPUTS VS. VCC AND TEMPERATURE


PROPAGATION DELAY - CLOCK TO "A" AND "D" DATA OUTPUT VS. LOAD CAPACITANCE


## TYPICAL CONFIGURATIONS



Ripple-Carry Configuration (N 3002 CPE's)


Carry Look-Ahead Configuration
With Ripple Through the Left Slice
(32 Bit Array)

## APPENDIX A MICRO-FUNCTION SUMMARY

| F.GROUP | R-GROUP | MICRO-FUNCTION |
| :---: | :---: | :---: |
| 0 | 1 | $\mathrm{R}_{\mathrm{n}}+(A C \wedge K)+\mathrm{Cl} \rightarrow \mathrm{R}_{\mathrm{n}}, A C$ |
|  | 11 | $M+(A C \wedge K)+C I \rightarrow A T$ |
|  | 111 | $\begin{aligned} & A T_{L} \wedge\left(\overline{I_{L} \wedge K_{L}}\right) \rightarrow R O \quad L I \vee\left[\left(I_{H} \wedge K_{H}\right) \wedge A T_{H}\right] \rightarrow A T_{H} \\ & {\left[A T_{L} \wedge\left(I_{L} \wedge K_{L}\right)\right] \vee\left[A T_{H} \vee\left(I_{H} \wedge K_{H}\right)\right] \rightarrow A T_{L}} \end{aligned}$ |
| 1 | 1 | $K \vee R_{n} \rightarrow$ MAR $\quad R_{n}+K+C I \rightarrow R_{n}$ |
|  | 11 | $K \vee M \rightarrow M A R \quad M+K+C l \rightarrow A T$ |
|  | III | $(\overline{A T} \vee K)+(A T \wedge K)+C l \rightarrow A T$ |
| 2 | 1 | $\left.\begin{array}{l} (A C \wedge K)-1+C I \rightarrow R_{n} \\ (A C \wedge K)-1+C I \rightarrow A T \\ (1 \wedge K)-1+C I \rightarrow A T \end{array}\right\} \quad \text { (see Note 1) }$ |
|  | 11 |  |
|  | 111 |  |
| 3 | 1 | $\mathrm{R}_{\mathrm{n}}+(A C \wedge K)+\mathrm{Cl} \rightarrow \mathrm{R}_{\mathrm{n}}$ |
|  | 11 | $\mathrm{M}+(\mathrm{AC} \wedge \mathrm{K})+\mathrm{Cl} \rightarrow \mathrm{AT}$ |
|  | III | $A T+(I \wedge K)+C l \rightarrow A T$ |
| 4 | 1 | $\begin{array}{ll} C l \vee\left(R_{n} \wedge A C \wedge K\right) \rightarrow C O & R_{n} \wedge(A C \wedge K) \rightarrow R_{n} \\ C I \vee(M \wedge A C \wedge K) \rightarrow C O & M \wedge(A C \wedge K) \rightarrow A T \\ C I \vee(A T \wedge I \wedge K) \rightarrow C O & A T \wedge(I \wedge K) \rightarrow A T \end{array}$ |
|  | 11 |  |
|  | III |  |
| 5 | 1 | $C I \vee\left(R_{n} \wedge K\right) \rightarrow C O \quad K \wedge R_{n} \rightarrow R_{n}$ |
|  | 11 | $C I \vee(M \wedge K) \rightarrow C O \quad K \wedge M \rightarrow A T$ |
|  | 111 | $C I \vee(A T \wedge K) \rightarrow C O \quad K \wedge A T \rightarrow A T$ |
| 6 | 1 | $C l \vee(A C \wedge K) \rightarrow C O \quad R_{n} \vee(A C \wedge K) \rightarrow R_{n}$ |
|  | 11 | $C I \vee(A C \wedge K) \rightarrow C O \quad M \vee(A C \wedge K) \rightarrow A T$ |
|  | III | $C I \vee(1 \wedge K) \rightarrow C O \quad A T \vee(1 \wedge K) \rightarrow A T$ |
| 7 | 1 | $C I \vee\left(R_{n} \wedge A C \wedge K\right) \rightarrow C O \quad R_{n} \bar{\Phi}(A C \wedge K) \rightarrow R_{n}$ |
|  | 11 | $C I \vee(M \wedge A C \wedge K) \rightarrow C O \quad M \bar{\oplus}(A C \wedge K) \rightarrow A T$ |
|  | 111 | $C I \vee(A T \wedge I \wedge K) \rightarrow C O \quad A T \bar{\top}(I \wedge K) \rightarrow A T$ |
| NOTES: |  |  |
| 1. 2 's complement arithmetic adds $111 \ldots 11$ to perform subtraction of $000 \ldots 01$. |  |  |
| 2. $R_{n}$ includes $T$ and $A C$ as source and destination registers in $R$-group 1 micro-functions. |  |  |
| 3. Standard arithmetic carry output values are generated in F-group 0, 1, 2 and 3 instructions. |  |  |
| SYMBOL MEANING |  |  |
| $\begin{array}{ll}\text { I, K, M } & \text { Data on the I, K, and M busses, respectively } \\ \text { CI, LI } & \text { Data on the carry input and left input, respectively }\end{array}$ |  |  |
|  |  |  |  |
| CO, RO Data on the carry output and right output, respectively |  |  |
| $\mathrm{R}_{\mathrm{n}} \quad$ Contents of register n including T and AC (R-Group I) |  |  |
| AC Contents of the accumulator |  |  |
| AT Contents of AC or T, as specified |  |  |
| MAR Contents of the memory address register |  |  |
| L, H As subscripts, designate low and high order bit, respectively |  |  |
| $+\quad 2$ 's complement addition |  |  |
| - 2's complement subtraction |  |  |
| $\wedge$ Logical AND |  |  |
| $\checkmark \quad$ Logical OR |  |  |
| $\bar{\oplus} \quad$ Exclusive-NOR |  |  |

## APPENDIX B ALL-ZERO AND ALL-ONE K-BUS MICRO-FUNCTIONS

| K-BUS $=00$ MICRO-FUNCTION | MNEMONIC | K-BUS $=11$ MICRO-FUNCTION |  | MNEMONIC |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{n}}+\mathrm{Cl} \rightarrow \mathrm{R}_{\mathrm{n}}, \mathrm{AC}$ | ILR | $A C+R_{n}+C l \rightarrow R_{n}, A C$ |  | ALR |
| $\mathrm{M}+\mathrm{Cl} \rightarrow$ AT | ACM | $\mathrm{M}+\mathrm{AC}+\mathrm{Cl} \rightarrow \mathrm{AT}$ |  | AMA |
| $A T_{L} \rightarrow R O \quad A T_{H} \rightarrow A T_{L} \quad L I \rightarrow A T_{H}$ | SRA | (See Appendix A) |  | - |
| $\mathrm{R}_{\mathrm{n}} \rightarrow \mathrm{MAR} \quad \mathrm{R}_{\mathrm{n}}+\mathrm{Cl} \rightarrow \mathrm{R}_{\mathrm{n}}$ | LMI | $11 \rightarrow$ MAR | $\mathrm{R}_{\mathrm{n}}-1+\mathrm{Cl} \rightarrow \mathrm{R}_{\mathrm{n}}$ | DSM |
| $\mathrm{M} \rightarrow \mathrm{MAR} \quad \mathrm{M}+\mathrm{Cl} \rightarrow \mathrm{AT}$ | LMM | $11 \rightarrow$ MAR | $\mathrm{M}-1+\mathrm{Cl} \rightarrow$ AT | LDM |
| $\overline{\mathrm{AT}}+\mathrm{Cl} \rightarrow \mathrm{AT}$ | CIA | $A T-1+\mathrm{Cl} \rightarrow \mathrm{AT}$ |  | DCA |
| $\mathrm{Cl}-1 \rightarrow \mathrm{R}_{\mathrm{n}} \quad$ See Note 1 | CSR | $A C-1+\mathrm{Cl} \rightarrow \mathrm{R}_{\mathrm{n}} \quad$ See Note 1 |  | SDR |
| $\mathrm{Cl}-1 \rightarrow \mathrm{AT} \quad$ See Notes 1,4 | CSA | $A C-1+\mathrm{Cl} \rightarrow \mathrm{AT}$ See Notes 1,4 |  | SDA |
| (See CSA above) | - | $\mathrm{I}-1+\mathrm{Cl} \rightarrow \mathrm{AT}$ |  | LDI |
| $\mathrm{R}_{\mathrm{n}}+\mathrm{Cl} \rightarrow \mathrm{R}_{\mathrm{n}}$ | INR | $\mathrm{AC}+\mathrm{R}_{\mathrm{n}}+\mathrm{Cl} \rightarrow \mathrm{R}_{\mathrm{n}}$ |  | ADR |
| (See ACM above) | - | (See AMA above) |  | - |
| AT $+\mathrm{Cl} \rightarrow$ AT | INA | $1+\mathrm{AT}+\mathrm{Cl} \rightarrow \mathrm{AT}$ |  | AIA |
| $\mathrm{Cl} \rightarrow \mathrm{CO} \quad 0 \rightarrow \mathrm{R}_{\mathrm{n}}$ | CLR | $C l \vee\left(R_{n} \wedge A C\right) \rightarrow C O$ | $R_{n} \wedge A C \rightarrow R_{n}$ | ANR |
| $\mathrm{Cl} \rightarrow \mathrm{CO} \quad \mathrm{O} \rightarrow \mathrm{AT}$ | CLA | CI. $\vee(\mathrm{M} \wedge \mathrm{AC}) \rightarrow \mathrm{CO}$ | $M \wedge A C \rightarrow A T$ | ANM |
| (See CLA above) | - | $C I \vee(A T \wedge I) \rightarrow C O$ | $A T \wedge I \rightarrow A T$ | ANI |
| (See CLR above) | - | $\mathrm{Cl} \vee \mathrm{R}_{\mathrm{n}} \rightarrow \mathrm{CO}$ | $\mathrm{R}_{\mathrm{n}} \rightarrow \mathrm{R}_{\mathrm{n}}$ | TZR |
| (See CLA above) | - | $\mathrm{CI} \vee \mathrm{M} \rightarrow \mathrm{CO}$ | $M \rightarrow A T$ | LTM |
| (See CLA above) | - | $\mathrm{CI} \vee \mathrm{AT} \rightarrow \mathrm{CO}$ | $A T \rightarrow A T$ | TZA |
| $\mathrm{Cl} \rightarrow \mathrm{CO} \quad \mathrm{R}_{\mathrm{n}} \rightarrow \mathrm{R}_{\mathrm{n}}$ | NOP | $\mathrm{CI} \vee \mathrm{AC} \rightarrow \mathrm{CO}$ | $\mathrm{R}_{\mathrm{n}} \vee \mathrm{AC} \rightarrow \mathrm{R}_{\mathrm{n}}$ | ORR |
| $\mathrm{Cl} \rightarrow \mathrm{CO} \quad \mathrm{M} \rightarrow \mathrm{AT}$ | LMF | $\mathrm{CI} \vee \mathrm{AC} \rightarrow \mathrm{CO}$ | $M \vee A C \rightarrow A T$ | ORM |
| (See NOP above) | - | $\mathrm{CI} \vee \mathrm{I} \rightarrow \mathrm{CO}$ | $I \vee A T \rightarrow A T$ | ORI |
| $\mathrm{Cl} \rightarrow \mathrm{CO} \quad \bar{R}_{\mathrm{n}} \rightarrow \mathrm{R}_{\mathrm{n}}$ | CMR | $C I \vee\left(\begin{array}{ll}R_{n} & A C\end{array}\right) \rightarrow C O$ | $\mathrm{R}_{\mathrm{n}} \overline{\text { ¢ }} \mathrm{AC} \rightarrow \mathrm{R}_{\mathrm{n}}$ | XNR |
| $\mathrm{Cl} \rightarrow \mathrm{CO} \quad \overline{\mathrm{M}} \rightarrow \mathrm{AT}$ | LCM | $C I \vee\left(\begin{array}{ll}M & A C\end{array}\right) \rightarrow C O$ | $M$ ¢ $A C \rightarrow A T$ | XNM |
| $\mathrm{Cl} \rightarrow \mathrm{CO} \quad \overline{\mathrm{AT}} \rightarrow \mathrm{AT}$ | CMA | $C I \vee(A T \quad I) \rightarrow$ CO | $1 \overline{\text { ¢ }}$ AT $\rightarrow$ AT | XNI |

[^1]
## APPENDIX C FUNCTION AND REGISTER GROUP FORMATS

| FUNCTION <br> GROUP | $F_{6}$ | $\mathbf{5}$ | $\mathbf{4}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 2 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 |
| 4 | 1 | 0 | 0 |
| 5 | 1 | 1 | 0 |
| 6 | 1 | 1 | 1 |
| 7 | 1 | 0 |  |


| REGISTER GROUP | REGISTER | $F_{3}$ | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{R}_{0}$ | 0 | 0 | 0 | 0 |
|  | $\mathrm{R}_{1}$ | 0 | 0 | 0 | 1 |
|  | $\mathrm{R}_{2}$ | 0 | 0 | 1 | 0 |
|  | $\mathrm{R}_{3}$ | 0 | 0 | 1 | 1 |
|  | $\mathrm{R}_{4}$ | 0 | 1 | 0 | 0 |
|  | $\mathrm{R}_{5}$ | 0 | 1 | 0 | 1 |
|  | $\mathrm{R}_{6}$ | 0 | 1 | 1 | 0 |
|  | $\mathrm{R}_{7}$ | 0 | 1 | 1 | 1 |
|  | $\mathrm{R}_{8}$ | 1 | 0 | 0 | 0 |
|  | $\mathrm{R}_{9}$ | 1 | 0 | 0 | 1 |
|  | T | 1 | 1 | 0 | 0 |
|  | AC | 1 | 1 | 0 | 1 |
| 11 | T | 1 | 0 | 1 | 0 |
|  | AC | 1 | 0 | 1 | 1 |
| 111 | T | 1 | 1 | 1 | 0 |
|  | AC | 1 | 1 | 1 | 1 |

## intel

SCHOTTKY BIPOLAR LSI MICROCOMPUTER SET

High Performance - 10 ns typical
propagation delay

Compatible with INTEL 3001 MCU and 3002 CPE

DTL and TTL compatible
Full look-ahead across 8 adders
Low voltage diode input clamp
Expandable
28-pin DIP

The INTEL ${ }^{\circledR} 3003$ Look-Ahead Carry Generator (LCG) is a high speed circuit capable of anticipating a carry across a full 16-bit 3002 Central Processing Array. When used with a larger 3002 CP Array multiple 3003 carry generators provide high speed carry look-ahead capability for any word length.

The LCG accepts eight pairs of active high cascade inputs ( $X, Y$ ) and an active low carry input and generates active low carries for up to eight groups of binary adders.

PACKAGE CONFIGURATION



## PIN DESCRIPTION

| PIN | SYMBOL | NAME AND FUNCTION | TYPE |
| :---: | :---: | :---: | :---: |
| 1,7,8,11 | $Y_{0}-Y_{7}$ | Standard carry look-ahead inputs | Active |
| 18,21,23 |  |  | HIGH |
| 27 |  |  |  |
| 2,5,6,10 | $\mathrm{X}_{0}-\mathrm{X}_{7}$ | Standard carry look-ahead inputs | Active |
| 19,20,24 |  |  | HIGH |
| 26 |  |  |  |
| 17 | $C_{n}$ | Carry input | Active |
|  |  |  | LOW |
| 4,9,12 | $\mathrm{C}_{\mathrm{n}+1^{-}}$ | Carry outputs | Active |
| 13,15,16 | $\mathrm{C}_{\mathrm{n}+8}$ |  | LOW |
| 3 | $E C_{n+8}$ | $\mathrm{C}_{\mathrm{n}+8}$ carry | Active |
|  |  | output enable | HIGH |
| 28 | $\mathrm{V}_{\text {cc }}$ | +5 volt supply |  |
| 14 | GND | Ground |  |



## 3003 LOGIC EQUATIONS

The 3003 Look-Ahead Generator is implemented in a compatible form for direct connection to the 3001 MCU and 3002 CPE. Logic equations for the 3003 are:

$$
\begin{aligned}
& \overline{C_{n}+1}=Y_{0} X_{0}+Y_{0} \bar{C}_{n} \\
& \overline{\overline{C_{n}}+2}=Y_{1} X_{1}+Y_{1} Y_{0} X_{0}+Y_{1} Y_{0} \bar{C}_{n} \\
& \overline{\overline{C_{n}+3}}=Y_{2} X_{2}+Y_{2} Y_{1} X_{1}+Y_{2} Y_{1} Y_{0} X_{0}+Y_{2} Y_{1} Y_{0} \bar{C}_{n} \\
& \overline{\overline{C_{n}+4}}=Y_{3} X_{3}+Y_{3} Y_{2} X_{2}+Y_{3} Y_{2} Y_{1} X_{1}+Y_{3} Y_{2} Y_{1} Y_{0} X_{0}+Y_{3} Y_{2} Y_{1} Y_{0} \bar{C}_{n} \\
& \overline{\overline{C_{n}}+5}=Y_{4} X_{4}+Y_{4} Y_{3} X_{3}+Y_{4} Y_{3} Y_{2} X_{2}+Y_{4} Y_{3} Y_{2} Y_{1} X_{1}+Y_{4} Y_{3} Y_{2} Y_{1} Y_{0} X_{0}+Y_{4} Y_{3} Y_{2} Y_{1} Y_{0} \bar{C}_{n} \\
& \overline{C_{n}+6}=Y_{5} X_{5}+Y_{5} Y_{4} X_{4}+Y_{5} Y_{4} Y_{3} X_{3}+Y_{5} Y_{4} Y_{3} Y_{2} X_{2}+Y_{5} Y_{4} Y_{3} Y_{2} Y_{1} X_{1}+Y_{5} Y_{4} Y_{3} Y_{2} Y_{1} Y_{0} X_{0}+Y_{5} Y_{4} Y_{3} Y_{2} Y_{1} Y_{0} \bar{C}_{n} \\
& \overline{\overline{c_{n}+.7}}=Y_{6} X_{6}+Y_{6} Y_{5} X_{5}+Y_{6} Y_{5} Y_{4} X_{4}+Y_{6} Y_{5} Y_{4} Y_{3} X_{3}+Y_{6} Y_{5} Y_{4} Y_{3} Y_{2} X_{2}+Y_{6} Y_{5} Y_{4} Y_{3} Y_{2} Y_{1} X_{1}+Y_{6} Y_{5} Y_{4} Y_{3} Y_{2} Y_{1} Y_{0} X_{0} \\
& +Y_{6} Y_{5} Y_{4} Y_{3} Y_{2} Y_{1} Y_{0} \bar{C}_{n} \\
& \overline{\overline{C_{n}}+8}=\text { High Impedance State when } E_{n}+8 \text { Low } \\
& \overline{C_{n}+8}=Y_{7} X_{7}+Y_{7} Y_{6} X_{6}+Y_{7} Y_{6} Y_{5} X_{5}+Y_{7} Y_{6} Y_{5} Y_{4} X_{4}+Y_{7} Y_{6} Y_{5} Y_{4} Y_{3} X_{3}+Y_{7} Y_{6} Y_{5} Y_{4} Y_{3} Y_{2} X_{2}+Y_{7} Y_{6} Y_{5} Y_{4} Y_{3} Y_{2} Y_{1} X_{1} \\
& +Y_{7} Y_{6} Y_{5} Y_{4} Y_{3} Y_{2} Y_{1} Y_{0} X_{0}+Y_{7} Y_{6} Y_{5} Y_{4} Y_{3} Y_{2} Y_{1} Y_{0} \bar{C}_{n} \text { when } E C_{n}+8 \text { high }
\end{aligned}
$$

## D.C. AND OPERATING CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
All Output and Supply Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7 V
All Input Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0 V to +5.5 V

Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mA
*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

| SYMBOL | PARAMETER | MIN. | TYP. ${ }^{(1)}$ | ) MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{C}}$ | Input Clamp Voltage (All Input Pins) |  | -0.8 | -1.0 | V | $\mathrm{I}_{\mathrm{C}}=-5 \mathrm{~mA}$ |
| ${ }^{\prime} \mathrm{F}$ | Input Load Current: $\begin{aligned} & X_{6}, X_{7} C_{n}, E C_{n}+8 \\ & Y_{7}, X_{0}-X_{5} \\ & Y_{0}-Y_{6} \end{aligned}$ |  | $\begin{aligned} & -0.07 \\ & -0.200 \\ & -0.6 \end{aligned}$ | $\begin{aligned} & -0.25 \\ & -0.500 \\ & -1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ | $V_{F}=0.45 \mathrm{~V}$ |
| ${ }^{\prime} \mathrm{R}$ | Input Leakage Current: <br> $\mathrm{C}_{\mathrm{n}}$ and $\mathrm{EC}_{\mathrm{n}}+8$ <br> All Other Inputs |  |  | $\begin{array}{r} 40 \\ 100 \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $V_{R}=5.25 \mathrm{~V}$ |
| $V_{\text {IL }}$ | Input Low Voltage |  |  | 0.8 | V | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input High Voltage | 2.0 |  |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current |  | 80 | 130 | mA | All Y and $\mathrm{EC}_{\mathrm{n}}+8$ high, All $X$ and $C_{n}$ low |
| $v_{\text {OL }}$ | Output Low Voltage (All Output Pins) |  | 0.35 | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage (All Output Pins) | 2.4 | 3 |  | V | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ |
| ${ }^{\prime} \mathrm{OS}$ | Short Circuit Output Current (All Output Pins) | -15 | -40 | -65 | mA | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| ${ }^{1} \mathrm{O}$ (off) | Off-State Output Current $\left(C_{n}+8\right)$ |  |  | $\begin{array}{r} -100 \\ +100 \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=5.25 \mathrm{~V} \end{aligned}$ |

NOTE:
(1) Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | MIN. | TYP. ${ }^{(1)}$ | MAX. |
| :--- | :--- | :---: | :---: | :---: |
| ${ }^{t} \times C$ | $X, Y$ to Outputs | 3 | 10 | 20 |
| ${ }^{t} C C$ | Carry In to Outputs |  | 13 | 30 |
| ${ }^{t} E N$ | Enable Time, $C_{n}+8$ | 20 | 40 | ns |

NOTE:
(1) Typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

## D.C. AND OPERATING CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS*


"COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$.

| SYMBOL | PARAMETER | MIN. | TYP. ${ }^{(1)}$ | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage (All Input Pins) |  | -0.8 | -1.2 | V | ${ }^{\prime} \mathrm{C}=-5 \mathrm{~mA}$ |
| $I^{\prime}$ | Input Load Current: |  |  |  |  |  |
|  | $\begin{aligned} & X_{6}, X_{7}, C_{n}, E C_{n+8} \\ & Y_{7}, X_{0} \cdot X_{5}, \\ & Y_{0} \cdot Y_{6} \end{aligned}$ |  | $\begin{aligned} & -0.07 \\ & -0.200 \\ & -0.6 \end{aligned}$ | $\begin{aligned} & -0.25 \\ & -0.500 \end{aligned}$ $-1.5$ | mA <br> mA <br> mA | $V_{F}=0.45 \mathrm{~V}$ |
| $I_{R}$ | Input Leakage Current: |  |  |  |  |  |
|  | $C_{n}$ and $E C_{n}+8$ |  |  | 40 | $\mu \mathrm{A}$ | $V_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=5.5 \mathrm{~V}$ |
|  | All Other Inputs |  |  | 100 | $\mu \mathrm{A}$ |  |
| $V_{\text {IL }}$ | Input Low Voltage |  |  | 0.8 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $V_{\text {IH }}$ | Input High Voltage | 2.1 |  |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current |  | 80 | 130 | mA | All Y and $\mathrm{EC}_{\mathrm{n}}+8$ high, All $X$ and $C_{n}$ low |
| $\mathrm{V}_{\mathrm{OL}}$ | Outpuit Low Voltage (All Output Pins) |  | 0.35 | 0.45 | V | $1 \mathrm{OL}=4 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage (All Output Pins) | 2.4 | 3 |  | V | ${ }^{1} \mathrm{OH}=-1 \mathrm{~mA}$ |
| ${ }^{\text {I OS }}$ | Short Circuit Output Current (All Output Pins) | -15 | -40 | -65 | mA | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| ${ }^{1} \mathrm{O}$ (off) | Off-State Output Current $\left(C_{n}+8\right)$ |  |  | $\begin{array}{r} -100 \\ +100 \end{array}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $\begin{aligned} & V_{O}=0.45 \mathrm{~V} \\ & V_{O}=5.5 \mathrm{~V} \end{aligned}$ |

NOTE:
(1) Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

## A.C. CHARACTERISTICS

$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | MIN. | TYP. ${ }^{(1)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }} \times \mathrm{C}$ | $X, Y$ to Outputs | 3 | 10 | 25 | ns |
| ${ }^{\text {t }} \mathrm{C}$ | Carry In to Outputs |  | 13 | 40 | ns |
| ${ }^{\text {t }}$ EN | Enable Time, $\mathrm{C}_{\mathrm{n}}+8$ |  | 20 | 50 | ns |
| NOTE: <br> (1) Typic | are for $T_{A}=25^{\circ} \mathrm{C}$ and nom |  |  |  |  |

WAVEFORMS


| SYMBOL |  | PARAMETER | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | All inputs |  | 12 | 20 | pF |
| Cout | Output Capacitance | $\mathrm{C}_{\mathrm{n}}+8$ |  | 7 | 12 | pF |

NOTE:
(2) This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{BI}} \mathrm{AS}=5.0 \mathrm{~V}$, $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.

TEST CONDITIONS:

Input pulse amplitude of 2.5 V .
Input rise and fall times of 5 ns between 1 and 2 volts. Output loading is 5 mA and 30 pF .
Speed measurements are made at 1.5 volt levels.


ICC VS. TEMPERATURE


OUTPUT CURRENT VS. OUTPUT. HIGH VOLTAGE

$X, Y$ TO OUTPUT DELAY VS. LOAD CAPACITANCE


OUTPUT CURRENT VS. OUTPUT LOW VOLTAGE


X, Y TO OUTPUTS VS. VCC AND TEMPERATURE


X, Y TO OUTPUTS VS. VCC AND TEMPERATURE


## TYPICAL CONFIGURATIONS

The 3003 LCG can be directly tied to the 3001 MCU and a 3002 CP array of any word length. The following figures represent typical configurations of 16 - and 32 -bit CP arrays. Figures 1 and 2 illustrate use of the 3003 in a system where the carry output (CO) to the 3001 MCU is rippled through the high order CPE slice. Figure 3 illustrates use of the 3003 in a system where tri-state output $\mathrm{C}_{\mathrm{n}+8}$ is connected directly to the flag input on the $3001 \mathrm{MCU} . \mathrm{C}_{\mathrm{n}+8}$ is disabled during shift right by decoding that instruction externally, thus multiplexing $\mathrm{C}_{\mathrm{n}+8}$ with the shift right (RO) output of the low order CPE slice.


Figure 1. Carry Look-Ahead Configuration with Ripple through the Left Slice (16-Bit Array)


Figure 2. Carry Look-Ahead Configuration with No Carry Ripple through the Left Slice (32-Bit Array)

## intel

The INTEL 3212 Multi-Mode Latch Buffer is a versatile 8 -bit latch with three-state output buffers and built-in device select logic. It also contains an independent service request flip-flop for the generation of central processor interrupts. Because of its multi-mode capabilities, one or more 3212 's can be used to implement many types of interface and support systems for Series 3000 computing elements including:

## Simple data latches

Gated data buffers
Multiplexers
Bi-directional bus drivers
Interrupting input/output ports

## SCHOTTKY BIPOLAR LSI MICROCOMPUTER <br> SET

High Performance - 50 ns Write Cycle Time

Low Input Load Current - $250 \mu \mathrm{~A}$ Maximum

Three-State Fully Buffered Outputs
High Output Drive Capability
Independent Service Request FlipFlop

Asynchronous Data Latch Clear
24 Pin DIP

PACKAGE CONFIGURATION



## PIN DESCRIPTION

| PIN | SYMBOL | NAME AND FUNCTION | TYPE ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: |
| 1 | DS 1 | Device Select Input 1 | active LOW |
| 2 | MD | Mode Input |  |
|  |  | When MD is high (output mode) the output buffers are enabled and the write signal to the data latches is obtained from the device select logic. When MD is low (input mode) the output buffer state is determined by the device select logic and the write signal is obtained from the strobe (STB) input. |  |
| $\begin{aligned} & 3,5,7,9 \\ & 16,18,20, \\ & 22 \end{aligned}$ | $\mathrm{DI}_{1}-\mathrm{DI}_{8}$ | Data Inputs <br> The data inputs are connected to the D -inputs of the data latches. |  |
| $\begin{aligned} & 4,6,8,10 \\ & 15,17,19 \\ & 21 \end{aligned}$ | $\mathrm{DO}_{1}-\mathrm{DO}_{8}$ | Data Outputs <br> The data outputs are the buffered outputs of the eight data latches. | three-state |
| 11 | STB | Strobe Input <br> When MD is in the LOW state, the STB input provides the clock input to the data latch. |  |
| 12 | GND | Ground |  |
| 13 | DS 2 | Device Select Input 2 |  |
|  |  | When $\mathrm{DS}_{1}$ is low and $\mathrm{DS}_{2}$ is high, the device is selected. |  |
| 14 | CLR | Clear | active LOW |
| 23 | INT | Interrupt Output | active LOW |
|  |  | The interrupt output will be active LOW (interrupting state) when either the service request flip-flop is low or the device is selected. |  |

NOTE:
(1) Active HIGH, unless otherwise specified.

## FUNCTIONAL DESCRIPTION

The 3212 contains eight D-type data latches, eight three-state output buffers, a separate D-type service request flip-flop, and a flexible device select/ mode control section.

## DATA LATCHES

The Q-output of each data latch will follow the data on its corresponding date input line ( $\mathrm{DI}_{1}-\mathrm{DI}_{8}$ ) while its clock input is high. Data will be latched when the internal write line WR is brought low. The output of each data latch is connected to a three-state, non-inverting output buffer. The internal enable line EN is bussed to each buffer. When the EN is high, the buffers are enabled and the data in each latch is available on its corresponding data output line ( $\mathrm{DO}_{0}-\mathrm{DO}_{8}$ ).

## DEVICE SELECT LOGIC

Two input lines $\mathrm{DS}_{1}$ and $\mathrm{DS}_{2}$ are provided for device selection. When $\mathrm{DS}_{1}$ is low and $\mathrm{DS}_{2}$ is high, the 3212 is selected.

## MODE CONTROL SECTION

The 3212 may be operated in two modes. When the mode input line MD is low, the device is in the input mode. In this mode, the output buffers are enabled whenever the 3212 is selected; the internal WR line follows the STB input line.

When MD is high, the device is in the output mode and, as a result, the output buffers are enabled. In this mode, the write signal for the data latch is obtained from the device select logic.

## SERVICE REQUEST FLIP.FLOP AND STROBE

The service request flip-flop SR is used to generate and control central processor interrupt signals. For system reset, the SR flip-flop is placed in the noninterrupting state (i.e., SR is set) by bringing the CLR line low. This simultaneously clears (resets) the 8-bit data latch.

The Q output of the SR flip-flop is logically ORed with the output of device select logic and then inverted to provide the interrupt output INT. The 3212 is considered to be in the interrupting state when the INT output is low. This allows direct connection to the active LOW priority request inputs of the INTEL ${ }^{\oplus} 3214$ Interrupt Control Unit.

When operated in the input mode (i.e., MD low) the strobe input STB is used to synchronously write data into the data latch and place the SR flip-flop in the interrupting (reset) state. The interrupt is removed by the central processor when the interrupting 3212 is selected.


M3212 Logic Diagram

## D.C. AND OPERATING CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*
Temperature Under Bias ..... $.0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature ..... $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
All Output and Supply Voltages ..... -0.5 V to +7 V
All Input Voltages ..... -1.0 V to +5.5 V
Output Currents ..... 100 mA"COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress ratingonly and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specificationis not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.
$T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{F}$ | Input Load Current STB, $\mathrm{DS}_{2}, \mathrm{CLR}, \mathrm{DI}_{1}-\mathrm{DI}_{8}$ Inputs |  |  | -. 25 | mA | $V_{F}=.45 \mathrm{~V}$ |
| $I_{F}$ | Input Load Current MD Input |  |  | -. 75 | mA | $\mathrm{V}_{\mathrm{F}}=.45 \mathrm{~V}$ |
| $I_{F}$ | Input Load Current DS 1 Input |  |  | -1.0 | mA | $V_{F}=.45 \mathrm{~V}$ |
| $I_{R}$ | Input Leakage Current <br> STB, DS, CLR, $\mathrm{DI}_{1}-\mathrm{DI}_{8}$ Inputs |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |
| $I_{R}$ | Input Leakage Current MD Input |  |  | 30 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |
| $I_{R}$ | Input Leakage Current DS 1 Input |  |  | 40 | $\mu \mathrm{A}$ | $V_{R}=5.25 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Forward Voltage Clamp |  |  | -1 | V | $\mathrm{I}_{\mathrm{C}}=-5 \mathrm{~mA}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage |  |  | . 85 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input "High" Voltage | 2.0 |  |  | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | . 45 | V | $\mathrm{IOL}^{\prime}=15 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output "High" Voltage | 3.65 | 4.0 |  | V | $\mathrm{IOH}^{\prime}=-1 \mathrm{~mA}$ |
| Isc | Short Circuit Output Current | -15 |  | -75 | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mid \mathrm{Ho}$ | Output Leakage Current High Impedance State |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=.45 \mathrm{~V} / 5.25 \mathrm{~V}$ |
| Icc | Power Supply Current |  | 90 | 130 | mA |  |

A.C. CHARACTERISTICS $\quad T_{A}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Typ. | Max. | Unit |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tPW }}$ | Pulse Width | 25 |  |  | ns |  |
| ${ }^{\text {t PD }}$ | Data To Output Delay |  |  | 30 | ns |  |
| ${ }^{\text {t WE }}$ | Write Enable To Output Delay |  |  | 40 | ns |  |
| ${ }^{\text {t }}$ SET | Data Setup Time | 15 |  |  | ns |  |
| $t_{H}$ | Data Hold Time | 20 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | Reset To Output Delay |  |  | 40 | ns |  |
| $\mathrm{t}_{S}$ | Set To Output Delay |  |  | 30 | ns |  |
| $\mathrm{t}_{\mathrm{E}}$ | Output Enable Time |  |  | 45 | ns | $C_{L}=30 \mathrm{pf}$ |
| ${ }^{t}$ | Clear To Output Display |  |  | 45 | ns |  |

## TEST CONDITIONS:

Input pulse amplitude of 2.5 volts.
Input rise and fall times of 5 ns between 1 volt and 2 volts.
Output load of 15 mA and 30 pF .
Speed measurements are taken at the 1.5 volt level.
TEST LOAD CIRCUIT:


CAPACITANCE ${ }^{(1)}$

| Symbol | Test | LIMITS |  | Min. |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Typ. | Max. | Units |
| $\mathrm{C}_{\mathrm{IN}}$ | $\mathrm{DS}_{1}, \mathrm{MD}$ Input Capacitance |  | 9 | 12 |
| $\mathrm{C}_{\mathrm{IN}}$ | $\mathrm{DS}_{2}, \mathrm{CLR}, \mathrm{STB}, \mathrm{DI}_{1}-\mathrm{DI}_{8}$ | 5 | 9 | pf |
| Input Capacitance |  |  |  |  |
| $\mathrm{C}_{\text {OUT }}$ | $\mathrm{DO}_{1}-\mathrm{DO}_{8}$ Output Capacitance | 8 | 12 | pf |

NOTE:
(1) This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{BI}} \mathrm{AS}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## D.C. AND OPERATING CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| All Output and Supply Voltages | -0.5 V to +7 V |
| All Input Voltages | . -1.0 V to +5.5 V |
| Output Currents | 100 mA |

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{F}$ | Input Load Current <br> STB, DS $2_{2}, \mathrm{CLR}, \mathrm{DI}_{1}-\mathrm{DI}_{8}$ Inputs |  |  | -. 25 | mA | $V_{F}=.45 \mathrm{~V}$ |
| If | Input Load Current MD Input |  |  | -. 75 | mA | $V_{F}=.45 \mathrm{~V}$ |
| $I_{F}$ | Input Load Current DS ${ }_{1}$ Input |  |  | -1.0 | mA | $\mathrm{V}_{\mathrm{F}}=.45 \mathrm{~V}$ |
| $I_{R}$ | Input Leakage Current <br> STB, DS, CLR, $\mathrm{DI}_{1}-\mathrm{DI}_{8}$ Inputs |  |  | 10 | $\mu \mathrm{A}$ | $V_{R}=5.5 \mathrm{~V}$ |
| $I_{R}$ | Input Leakage Current MD Input |  |  | 30 | $\mu \mathrm{A}$ | $V_{R}=5.5 \mathrm{~V}$ |
| $I_{R}$ | Input Leakage Current DS 1 Input |  |  | 40 | $\mu \mathrm{A}$ | $V_{R}=5.5 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Forward Voltage Clamp |  |  | 1.2 | V | $\mathrm{I}_{\mathrm{C}}=-5 \mathrm{~mA}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage |  |  | . 80 | V |  |
| $V_{1 H}$ | Input "High" Voltage | 2.0 |  |  | v |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | . 45 | V | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output "High" Voltage | 3.5 | 4.0 |  | V | $\mathrm{I}_{\mathrm{OH}}=.5 \mathrm{~mA}$ |
| Isc | Short Circuit Output Current | -15 |  | -75 | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\|10\|$ | Output Leakage Current High Impedance State |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=.45 \mathrm{~V} / 5.5 \mathrm{~V}$ |
| Icc | Power Supply Current |  | 90 | 145 | mA |  |


| $3212$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A.C. CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ |  |  |  |  |  |  |  |
| Symbol | Parameter | Min. | Typ. | Max. | Unit |  |  |
| $t_{\text {PW }}$ | Pulse Width | 40 |  |  | ns |  |  |
| $t_{P D}$ | Data To Output Delay |  |  | 30 | ns |  |  |
| ${ }^{\text {t WE }}$ | Write Enable To Output Delay |  |  | 50 | ns |  |  |
| ${ }^{\text {t }}$ SET | Data Setup Time | 20 |  |  | ns |  |  |
| $\mathrm{t}_{\mathrm{H}}$ | Data Hold Time | 30 |  |  | ns |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Reset To Output Delay |  |  | 55 | ns |  |  |
| $\mathrm{t}_{s}$ | Set To Output Delay |  |  | 35 | ns |  |  |
| ${ }^{\text {E }}$ E | Output Enable Time |  |  | 50 | ns | $C_{L}=30 \mathrm{pf}$ |  |
| ${ }^{\text {c }}$ | Clear To Output Display |  |  | 55 | ns |  |  |

## TEST CONDITIONS:

TEST LOAD CIRCUIT:
Input pulse amplitude of 2.5 volts.
Input rise and fall times of 5 ns between 1 volt and 2 volts.
Output load of 15 mA and 30 pF .
Speed measurements are taken at the 1.5 volt level.


CAPACITANCE ${ }^{(1)}$

| Symbol | LIMITS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Units |
| $\mathrm{C}_{\text {IN }}$ | DS ${ }_{1}$, MD Input Capacitance |  | 9 | 12 | pf |
| $\mathrm{C}_{\text {IN }}$ | $\mathrm{DS}_{2}, \mathrm{CLR}, \mathrm{STB}, \mathrm{DI}_{1}-\mathrm{DI}_{8}$ <br> Input Capacitance |  | 5 | 9 | pf |
| Cout | $\mathrm{DO}_{1}-\mathrm{DO}_{8}$ Output Capacitance |  | 8 | 12 | pf |

NOTE:
(1) This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{B} \mid \mathrm{AS}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## WAVEFORMS




## TYPICAL A.C. AND D.C. CHARACTERISTICS

input current vs. input voltage


OUTPUT CURRENT VS.
OUTPUT "HIGH" VOLTAGE


DATA TO OUTPUT DELAY
VS. TEMPERATURE


OUTPUT CURRENT VS. OUTPUT "LOW" VOLTAGE


DATA TO OUTPUT DELAY VS. LOAD CAPACITANCE


WRITE ENABLE TO OUTPUT DELAY VS. TEMPERATURE


## TYPICAL CONFIGURATIONS

GATED BUFFER (TRI-STATE)


BI-DIRECTIONAL BUS DRIVER


## intel

The Intel ${ }^{6} 3214$ Interrupt Control Unit (ICU) implements multi-level interrupt capability for systems designed with Series 3000 computing elements.

The ICU accepts an asynchronous interrupt strobe from the 3001 Microprogram Control Unit or a bit in microprogram memory and generates a synchronous interrupt acknowledge and an interrupt vector which may be directed to the MCU or CP Array to uniquely identify the interrupt source.

The ICU is fully expandable in 8-level increments and provides the following system capabilities:

Eight unique priority levels per ICU
Automatic Priority Determination
Programmable Status
N -level expansion capability
Automatic interrupt vector generation

## SCHOTTKY BIPOLAR LSI MICROCOMPUTER SET

High Performance - 80 ns Cycle Time
Compatible with Intel 3001 MCU and 3002 CPE

8-Bit Priority Interrupt Request Latch
4-Bit Priority Status Latch
3-Bit Priority Encoder with Open Collector Outputs
DTL and TTL Compatible
8-Level Priority Comparator
Fully Expandable
24-Pin DIP

## 3214 INTERRUPT CONTROL UNIT

PACKAGE CONFIGURATION



PIN DESCRIPTION

| PIN | SYMBOL | NAME AND FUNCTION | TYPE ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: |
| 1-3 | $B_{0}-B_{2}$ | Current Status Inputs | Active LOW |
|  |  | The Current Status inputs carry the binary value modulo 8 of the current priority level to the current status latch. |  |
| 4 | SGS | Status Group Select Input | Active LOW |
|  |  | The Status Group Select input informs the ICU that the current priority level does belong to the group level assigned to the ICU. |  |
| 5 | IA | Interrupt Acknowledge | Active LOW Open-Collector Output |
|  |  | The Interrupt Acknowledge Output will only be active from the ICU (multi-ICU system) which has received a priority request at a level superior to the current status. It signals the controlled device (usually the processor) and the other ICUs OR-tied on the Interrupt Acknowledge line that an interrupt request has been recognized. |  |
|  |  | The IA signal also sets the Interrupt Disable flip-flop (it overrides the clear function of the ECS input). |  |
| 6 | CLK | Clock Input |  |
|  |  | The Clock input is used to synchronize the interrupt acknowledge with the operation of the device which it controls. |  |
| 7 | ISE | Interrupt Strobe Enable Input |  |
|  |  | The Interrupt Strobe Enable input informs the ICU that it is authorized to enter the interrupt mode. |  |
| 8-10 | $A_{0}-A_{2}$ | Request Level Outputs | Active LOW Open-Collector |
|  |  | When valid, the Request Level outputs carry the binary value (modulo 8) of the highest priority request present at the priority request inputs or stored in the priority request latch. The request level outputs can become active only with the ICU which has received the highest priority request with a level superior to the current status. |  |
| 11 | ELR | Enable Level Read Input | Active LOW |
|  |  | When active, the Enable Level Read input enables the Request Level output buffers ( $A_{0}-A_{2}$ ). |  |
| 12 | GND | Ground |  |
| 13 | ETLG | Enable This Level Group Input |  |
|  |  | The Enable This Level Group input allows a higher priority ICU in multiICU systems to inhibit interrupts within the next lower priority ICU (and all the following ICUs). |  |
| 14 | ENLG | Enable Next Level Group Output |  |
|  |  | The Enable Next Level Group output allows the ICU to inhibit interrupts within the lower priority ICU in a multi-ICU system. |  |
| 15-22 | $\mathrm{R}_{0}-\mathrm{R}_{7}$ | Priority Interrupt Request Inputs | Active LOW |
|  |  | The Priority Interrupt Request inputs are the inputs of the priority Interrupt Request Latch. The lowest priority level interrupt request signal is attached to $R_{0}$ and the highest is attached to $R_{7}$. |  |
| 23 | ECS | Enable Current Status Input | Active LOW |
|  |  | The Enable Current Status input controls the current status latch and the clear function of the Interrupt Inhibit flip-flop. |  |
| 24 | $\mathrm{V}_{\text {cc }}$ | +5 Volt Supply |  |

NOTE:
(1) Active HIGH, unless otherwise noted.

## FUNCTIONAL AND LOGICAL DESCRIPTION

The ICU adds interrupt capability to suitably microprogrammed processors or controllers. One or more of these units allows external signals called interrupt requests to cause the processor/controller to suspend execution of the active process, save its status, and initiate execution of a new task as requested by the interrupt signal.

It is customary to strobe the ICU at the end of each instruction execution. At that time, if an interrupt request is acknowledged by the ICU, the MCU is forced to follow the interrupt microprogram sequence.

Figure 1 shows the block diagram of the ICU. Interrupt requests pass through the interrupt request latch and priority encoder to the magnitude comparator. The output of the priority encoder is the binary equivalent of the highest active priority request. At the comparator, this value is compared with the Current Status (currently active priority level) contained in the current status latch. A request, if acknowledged at interrupt strobe time, will cause the interrupt flip-flop to enter the "interrupt active" state for one microinstruction cycle. This action causes the interrupt acknowledge (IA) signal to go low and sets the interrupt disable flip-flop.

The IA signal constitutes the interrupt command to the processor. It can directly force entry into the interrupt service routine as demonstrated in the appendix. As part of this routine, the microprogram normally reads the requesting level via the request level output bus. This information which is saved in the request latch can be enabled onto one of the processor input data buses using the enable level read input. Once the interrupt handler has determined the requesting level, it normally writes this level back into the current status register of the ICU. This action resets the interrupt disable flipflop and acts to block any further request at this level or lower levels.

Entry into a macro level interrupt service routine may be vectored using the request level information to generate a subroutine address which corresponds to the level. Exit from such a macroprogram should normally restore the prior status in the current status latch.

The Enable This Level Group (ETLG) input and the Enable Next Level Group (ENLG) output can be used in a daisy chain fashion, as each ICU is capable of inhibiting interrupts from all of the following ICUs in a multiple ICU configuration.

The interrupt acknowledge flip-flop is set to the active LOW state on the rising edge of the clock when the following conditions are met:

An active request level $\left(R_{0}-R_{7}\right)$ is greater than the current status $\mathrm{B}_{0}-\mathrm{B}_{2}$
The interrupt mode (ISE) is active

## ETLG is enabled

The interrupt disable flip-flop is reset
When active, the IA signal asynchronously sets the disable flip-flop and holds the requests in the request latch until new current status information ( $B_{0}-B_{2}, S G S$ ) is enabled ( $E C S$ ) into the current status latch. The disable flip-flop is reset at the completion of this load operation.

During this process, ENLG will be enabled only if the following conditions are met:
ETLG is enabled
The current status (SGS) does not
belong to this level group
There is no active request at this level

The request level outputs $A_{0}-A_{2}$ and the IA output are open-collector to permit bussing of these lines in multiICU configuration.


Figure 1. 3214 Block Diagram.

## D.C. AND OPERATING CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS*


*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | MIN | LIMITS TYP(1) | MAX | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage (all inputs) |  |  | -1.0 | V | $I^{\prime}=-5 \mathrm{~mA}$ |
| $I_{F}$ | $\begin{array}{ll}\text { Input Forward Current: } & \text { ETLG input } \\ & \text { all other inputs }\end{array}$ |  | $\begin{aligned} & -.15 \\ & -.08 \end{aligned}$ | $\begin{aligned} & -0.5 \\ & -0.25 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $V_{F}=0.45 \mathrm{~V}$ |
| $I_{R}$ | Input Reverse Current: $\begin{aligned} & \text { ETLG input } \\ & \text { all other inputs }\end{aligned}$ |  |  | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $V_{R}=5.25 \mathrm{~V}$ |
| $V_{\text {IL }}$ | Input LOW Voltage: all inputs |  |  | 0.8 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage: all inputs | 2.0 |  |  | $\checkmark$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current ${ }^{(2)}$ |  | 90 | 130 | mA |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage: all outputs |  | . 3 | .45 | V | $\mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage: ENLG output | 2.4 | 3.0 |  | V | ${ }^{\prime} \mathrm{OH}=-1 \mathrm{~mA}$ |
| Ios | Short Circuit Output Current: ENLG output | -20 | -35 | -55 | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {ICEX }}$ | Output Leakage Current: IA and $A_{D}-A_{2}$ outputs |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CEX }}=5.25 \mathrm{~V}$ |

## NOTES:

${ }^{(1)} T_{y p i c a l}$ values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
${ }^{(2)} B_{\emptyset}-B_{2}, S G S, C L K, R_{\emptyset}-R_{4}$ grounded, all other inputs and all outputs open.

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | MIN | LIMITS <br> TYP(1) | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }} \mathrm{C} Y$ | CLK Cycle Time | 80 |  |  | ns |
| ${ }^{\text {t PW }}$ | CLK, ECS, IA Pulse Width | 25 | 15 |  | ns |
|  | Interrupt Flip-Flop Next State Determination: |  |  |  |  |
| ${ }_{\text {t }}$ SS | ISE Set-Up Time to CLK | 16 | 12 |  | ns |
| ${ }_{\text {t }}$ SH | ISE Hold Time After CLK | 20 | 10 |  | ns |
| $\mathrm{t}_{\text {ETCS }}{ }^{2}$ | ETLG Set-Up Time to CLK | 25 | 12 |  | ns |
| ${ }^{\text {E ETCH }}{ }^{2}$ | ETLG Hold Time After CLK | 20 | 10 |  | ns |
| ${ }_{\text {teccs }}{ }^{3}$ | ECS Set-Up Time to CLK (to clear interrupt inhibit prior to CLK) | 80 | 25 |  | ns |
| ${ }^{1} \mathrm{ECCH}{ }^{3}$ | ECS Hold Time After CLK (to hold interrupt inhibit) | 0 |  |  | ns |
| ${ }^{\text {t ECRS }}{ }^{3}$ | ECS Set-Up Time to CLK (to enable new requests through the request latch) | 110 | 70 |  | ns |
| $\mathrm{t}_{\mathrm{ECRH}}{ }^{3}$ | ECS Hold Time After CLK (to hold requests in request latch) | 0 |  |  |  |
| ${ }_{\text {tecss }}{ }^{2}$ | ECS Set-Up Time to CLK (to enable new status through the status latch) | 75 | 70 |  | ns |
| ${ }^{\text {t }} \mathrm{ECSH}^{2}$ | ECS Hold Time After CLK (to hold status in status latch) | 0 |  |  | ns |
| ${ }^{\text {t }}{ }^{\text {cs }}{ }^{2}$ | SGS and $\mathrm{B}_{\emptyset}-\mathrm{B}_{2}$ Set-Up Time to CLK (current status latch enabled) | 70 | 50 |  | ns |
| ${ }^{\text {DCH }}{ }^{2}$ | SGS and $\mathrm{B}_{\emptyset}-\mathrm{B}_{2}$ Hold Time After CLK (current status latch enabled) | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{RCS}}{ }^{3}$ | $\mathrm{R}_{\emptyset}-\mathrm{R}_{7}$ Set-Up Time to CLK (request latch enabled) | 90 | 55 |  | ns |
| ${ }^{\mathrm{RCCH}^{3}}$ | $\mathrm{R}_{\boldsymbol{\emptyset}}-\mathrm{R}_{7}$ Hold Time After CLK (request latch enabled) | 0 |  |  | ns |
| ${ }_{\text {tICS }}$ | IA Set-Up Time to CLK (to set interrupt inhibit F.F. before CLK) | 55 | 35 |  | ns |
| ${ }^{\mathrm{t}} \mathrm{Cl}$ | CLK to IA Propagation Delay |  | 15 | 25 | ns |
|  | Contents of Request Latch and Request Level Output Status Determination: |  |  |  |  |
| $t_{\text {RIS }}{ }^{4}$ | $\mathrm{R}_{\square}$ - $\mathrm{R}_{7}$ Set-Up Time to IA | 10 | 0 |  | ns |
| ${ }^{\text {R }}$ RIH ${ }^{4}$ | $\mathrm{R}_{\square}-\mathrm{R}_{7}$ Hold Time After IA | 35 | 20 |  | ns |
| ${ }^{\text {tra }}$ | $\mathrm{R}_{\emptyset}-\mathrm{R}_{7}$ to $\mathrm{A}_{\emptyset}-A_{2}$ Propagation Delay (request latch enabled) |  | 80 | 100 | ns |
| ${ }^{t}$ ELA | ELR to $\mathrm{A}_{\boldsymbol{\emptyset}}-\mathrm{A}_{2}$ Propagation Delay |  | 40 | 55 | ns |
| ${ }^{\text {t ECA }}$ | ECS to $\mathrm{A}_{\boldsymbol{\emptyset}} \cdot \mathrm{A}_{2}$ Propagation Delay (to enable new requests through request lat |  | 100 | 120 | ns |
| ${ }^{\text {t ETA }}$ | ETLG to $\mathrm{A}_{\emptyset}-\mathrm{A}_{2}$ Propagation Delay |  | 35 | 70 | ns |

## A.C. CHARACTERISTICS (CON'T)

| SYMBOL | PARAMETER | LIMITS <br> TYP(1) | MAX |
| :--- | :--- | :--- | :--- | UNIT

## NOTES:

(1) Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
${ }^{(2)}$ Required for proper operation if ISE is enabled during next clock pulse.
${ }^{(3)}$ These times are not required for proper operation but for desired change in interrupt flip-flop.
${ }^{(4)}$ Required for new request or status to be properly loaded.
${ }^{(5)}{ }_{\mathrm{t}}^{\mathrm{CY}} \mathrm{F}=\mathrm{t}_{\mathrm{ICS}}+\mathrm{t}_{\mathrm{Cl}}$

## TEST CONDITIONS:

Input pulse amplitude: 2.5 volts.
Input rise and fall times: 5 ns between 1 and 2 volts.
Output loading of 15 mA and 30 pf .
Speed measurements taken at the 1.5 V levels.


CAPACITANCE ${ }^{(5)}$
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MIN | LIMITS <br> TYP(1) | MAX |
| :--- | :--- | :--- | :--- | :--- | UNIT

## TEST CONDITIONS:

$\mathrm{V}_{\mathrm{BIAS}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$
NOTE:
${ }^{(5)}$ This parameter is periodically sampled and not $100 \%$ tested.


NOTES:
(1) Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
${ }^{(2)} B_{\emptyset}-B_{2}$, SGS, CLK, $R_{\emptyset}-R_{4}$ grounded, all other inputs and all outputs open.

## A.C. CHARACTERISTICS

| SYMBOL | PARAMETER | MIN | LIMITS <br> TYP(1) | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{t} \mathrm{CY}$ | CLK Cycle Time ${ }^{(5)}$ | 85 |  |  | ns |
| tPW | CLK, ECS, IA Pulse Width | 25 | 15 |  | ns |
|  | Interrupt Flip-Flop Next State Determination: |  |  |  |  |
| ${ }_{\text {t }}$ SS | ISE Set-Up Time to CLK | 16 | 12 |  | ns |
| ${ }_{\text {I }}$ SH | ISE Hold Time After CLK | 20 | 10 |  | ns |
| ${ }^{\text {E ETCS }}{ }^{2}$ | ETLG Set-Up Time to CLK | 25 | 12 |  | ns |
| ${ }^{\text {t }} \mathrm{ETCH}^{2}$ | ETLG Hold Time After CLK | 20 | 10 |  | ns |
| $\mathrm{t}_{\text {ECCS }}{ }^{3}$ | ECS Set-Up Time to CLK (to clear interrupt inhibit prior to CLK) | 85 | 25 |  | ns |
| ${ }^{t} \mathrm{ECCH}^{3}$ | ECS Hold Time After CLK (to hold interrupt inhibit) | 0 |  |  | ns |
| $\mathrm{t}_{\text {ECRS }}{ }^{3}$ | ECS Set-Up Time to CLK (to enable new requests through the request latch) | 110 | 70 |  | ns |
| ${ }^{\mathrm{t}} \mathrm{ECRH}^{3}$ | ECS Hold Time After CLK (to hold requests in request latch) | 0 |  |  |  |
| ${ }^{\text {E ECSS }}{ }^{2}$ | ECS Set-Up Time to CLK (to enable new status through the status latch) | 85 | 70 |  | ns |
| ${ }^{\text {E }}$ ESSH ${ }^{2}$ | ECS Hold Time After CLK (to hold status in status latch) | 0 |  |  | ns |
| ${ }^{\text {t }}$ CS ${ }^{2}$ | SGS and $\mathrm{B}_{\emptyset}-\mathrm{B}_{2}$ Set-Up Time to CLK (current status latch enabled) | 90 | 50 |  | ns |
| ${ }^{4} \mathrm{DCH}^{2}$ | SGS and $\mathrm{B}_{\emptyset}-\mathrm{B}_{2}$ Hold Time After CLK (current status latch enabled) | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{RCS}}{ }^{3}$ |  | 100 | 55 |  | ns |
| ${ }^{\text {R }} \mathrm{RCH}^{3}$ | $\mathrm{R}_{\emptyset}-\mathrm{R}_{7}$ Hold Time After CLK (request latch enabled) | 0 |  |  | ns |
| tics | IA Set-Up Time to CLK (to set interrupt inhibit F.F. before CLK) | 55 | 35 |  | ns |
| ${ }^{\mathrm{t}} \mathrm{Cl}$ | CLK to IA Propagation Delay |  | 15 | 30 | ns |
|  | Contents of Request Latch and Request Level Output Status Determination: |  |  |  |  |
| ${ }^{\text {R }}$ RIS ${ }^{4}$ | $\mathrm{R}_{\square}-\mathrm{R}_{7}$ Set-Up Time to IA | 10 | 0 |  | ns |
| ${ }^{\mathrm{t} \text { RIH }}{ }^{4}$ | $\mathrm{R}_{\emptyset} \mathrm{R}^{-} \mathbf{7}$ Hold Time After IA | 35 | 20 |  | ns |
| ${ }^{\text {R RA }}$ | $R \emptyset-R_{7}$ to $A \emptyset-A_{2}$ Propagation Delay (request latch enabled) |  | 80 | 100 | ns |
| ${ }^{\text {teLA }}$ | ELR to $\mathrm{A}_{\square}-\mathrm{A}_{2}$ Propagation Delay |  | 40 | 55 | ns |
| ${ }^{\text {E ECA }}$ | ECS to $A_{\emptyset}-A_{2}$ Propagation Delay (to enable new requests through request la |  | 100 | 130 | ns |
| ${ }^{\text {t ETA }}$ | ETLG to $\mathrm{A}_{\emptyset}-\mathrm{A}_{2}$ Propagation Delay |  | 35 | 70 | ns |

A.C. CHARACTERISTICS (CON'T)

| SYMBOL | PARAMETER | LIMITS <br> TYP(1) | MAX |
| :--- | :--- | :--- | :--- | UNIT

NOTES:
(1) Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
${ }^{(2)}$ Required for proper operation if ISE is enabled during next clock pulse.
${ }^{(3)}$ These times are not required for proper operation but for desired change in interrupt flip-flop.
${ }^{(4)}$ Required for new request or status to be properly loaded.
${ }^{(5)}{ }_{\mathrm{t}}^{\mathrm{CY}} \mathrm{F}=\mathrm{t}_{\mathrm{CCS}}+\mathrm{t}_{\mathrm{Cl}}$

TEST CONDITIONS:
Input pulse amplitude: 2.5 volts.
Input rise and fall times: 5 ns between 1 and 2 volts.
Output loading of 15 mA and 30 pf .
Speed measurements taken at the 1.5 V levels.


CAPACITANCE ${ }^{(5)}$
$T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MIN | LIMITS <br> TYP(1) | MAX |
| :--- | :--- | :---: | :---: | :---: | UNIT

## WAVEFORMS



## TYPICAL CONFIGURATIONS

The ICU has been designed for use with the INTEL Series 3000 Bipolar Microcomputer Set. It operates from the single common system clock and can accept an interrupt strobe (ISE) generated by the 3001 Micropgoram Control Unit or by a bit in microprogram memory as shown in Figures 2 and 3.

The ICU responds to interrupt requests of sufficient priority by entering the interrupt active mode. Its output (IA) can be tied to the row enable input (ERA) of the 3001 MCU . This gates an alternate row address onto the microprogram memory ad-
dress bus which forces the system to execute an interrupt handling routine. Alternatively, the ICU output can be used to directly modify the MCU jump instruction (AC inputs) so that the next microprogram address corresponds to the start of the interrupt routine rather than the start of the macroinstruction fetch sequence. Of course, in the case of this particular implementation, the interrupt strobe must be generated one clock period earlier and the ISE output of the MCU should not be used.

As shown in Figure 4, when several ICUs are used together to provide a
multiple of 8 priority levels, most control lines will be bussed. The Intel 3205 Decoder may be used to decode the high order bits of the request level, the information being derived from the daisy-chain group level signals.

As mentioned in the functional description, the request level information $\left(\mathrm{A}_{0}-\mathrm{A}_{2}\right)$ may be sent to the 3001 MCU or the 3002 CP array as a constant through the Mask ( K ) bus or as data through the memory (M) or data (I) busses. Similarly, the status information can be generated by the CP array and carried to the ICU by the data (D) output bus of the CP array.

## TYPICAL CONFIGURATIONS (CON'T)



Figure 2. Interfacing 3214 with 3001.
Interrupt strobe generated by MCU.
Interrupt routine start address at column 15 row 31. Macro-instruction fetch start address at column 15 row $\emptyset$.


Figure 3. Interfacing 3214 with 3001.
Interrupt strobe generated by the microprogram memory. Interrupt routine start address at column 14 row $\emptyset$. Macro-instruction fetch start address at column 15 row $\emptyset$.


Figure 4. Using Several 3214 Interrupt Chips to Provide more than Eight Priority Levels. (The 3214 at the upper right is used to encode the high order bits of the requesting level)

## inte

The INTEL 3216 is a high-speed 4 -bit Parallel, Bidirectional Bus Driver. Its three-state outputs enable it to isolate and drive external bus structures associated with Series 3000 systems

The INTEL 3226 is a high-speed 4 -bit Parallel, Inverting Bidirectional Bus Driver. Its three-state outputs enable it to isolate and drive external bus structures associated with Series 3000 systems.

The 3216/3226 driver and receiver gates have three state outputs with PNP inputs. When the drivers or receivers are tri-stated the inputs are disabled, presenting a low current load, typically less than $40 \mu \mathrm{mps}$, to the system bus structure.

SCHOTTKY BIPOLAR LSI MICROCOMPUTER SET

High Performance-25 ns typical propagation delay
Low Input Load Current-0.25 mA maximum
High Output Drive Capability for Driving System Data Busses
Three-State Outputs
TTL Compatible
16-pin DIP

3216/3226 BUS DRIVER

## PACKAGE CONFIGURATION



3216


## LOGIC DIAGRAM 3216



LOGIC DIAGRAM 3226


## D.C. AND OPERATING CHARACTERISTICS

| ABSOLUTE MAXIMUM RATINGS* |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Under Bias |  |  |  |  |  |  |
| Ceramic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| Plastic |  |  |  |  |  |  |
| Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to +160 |  |  |  |  |  |  |
| All Output and Supply Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7 V |  |  |  |  |  |  |
| All Input Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0 V to +5.5 V |  |  |  |  |  |  |
| Output Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125 mA |  |  |  |  |  |  |
| *COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\text {CC }}=+5.0 \mathrm{~V} \pm 5 \%$ |  |  |  |  |  |  |
| Symbol | Parameter | Min. $\quad \begin{gathered}\text { Limit } \\ \text { Typ. }\end{gathered}$ |  | Max. | Unit | Condition |
| If | Input Load Current DCE, CS Inputs All Other Inputs |  | -0.15 | -0.5 | mA | $V_{F}=0.45 \mathrm{~V}$ |
|  |  |  | -0.08 | -0.25 | mA |  |
| $I_{R}$ | Input Leakage Current DCE, $\overline{C S}$ Inputs DI Inputs |  |  | 80 | $\mu \mathrm{A}$ | $V_{R}=5.25 \mathrm{~V}$ |
|  |  |  |  | 40 | $\mu \mathrm{A}$ |  |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage |  |  | -1 | $v$ | $I_{C}=-5 m A$ |
| $V_{\text {IL }}$ | Input Low Voltage |  |  | 0.95 | $\checkmark$ | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  |  | V | $V_{C C}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage DO, DB Outputs |  | 0.3 | 0.45 | v | DO Outputs $I_{O L}=15 \mathrm{~mA}$ DB Outputs $\mathrm{I}_{\mathrm{OL}}=25 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL2 }}$ | Output Low Voltage DB Outputs Only |  | 0.5 | 0.6 | v | DB Outputs $\mathrm{I}_{\mathrm{OL}}=50 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage DO Outputs Only | 3.65 | 4.0 |  | v | $\mathrm{lOH}=-1 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage DB Outputs Only | 2.4 | 3.0 |  | v | $\mathrm{l}_{\mathrm{OH}}=-10 \mathrm{~mA}$ |
| $I_{\text {sc }}$ | Output Short Circuit Current DO Outputs |  |  |  |  |  |
|  |  | -15 | -35 | -65 | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
|  | DB Outputs | -30 | -75 | -120 | $m A$ |  |
| $\|10\|$ | Output Leakage Current High Impedance State |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  | DO Outputs |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} / 5.25 \mathrm{~V}$ |
|  | DB Outputs |  |  | 100 | $\mu \mathrm{A}$ |  |
| Icc | Power Supply Current |  | 95 | 130 | mA |  |
|  |  |  | 85 | 120 | mA | . |

[^2]A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter |  | Min. | Limit Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPD1 | Input to Output Delay DO Outputs | $\begin{aligned} & 3216 \\ & 3226 \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 14 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{1}=300 \Omega, \\ & \mathrm{R}_{2}=600 \Omega \end{aligned}$ |
| TPD2 | Input to Output Delay DB Outputs | $\begin{aligned} & 3216 \\ & 3226 \end{aligned}$ |  | $\begin{aligned} & 19 \\ & 16 \end{aligned}$ | $\begin{aligned} & 30 \\ & 25 \end{aligned}$ | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}, \mathrm{R}_{1}=90 \Omega, \\ & \mathrm{R}_{2}=180 \Omega \end{aligned}$ |
| $\mathrm{T}_{\mathrm{E}}$ | Output Enable Time DCE, CS | $\begin{aligned} & 3216 \\ & 3226 \end{aligned}$ |  | $\begin{aligned} & 42 \\ & 36 \end{aligned}$ | $\begin{aligned} & 65 \\ & 54 \end{aligned}$ | $n s^{(2)}$ | $\begin{aligned} & \text { DO Outputs: } C_{L}=30 \mathrm{pF}, \\ & \mathrm{R}_{1}=300 \Omega / 10 \mathrm{~K} \Omega, \\ & \mathrm{R}_{2}=600 \Omega / 1 \mathrm{~K} \Omega \\ & \text { DB Outputs: } \mathrm{C}_{\mathrm{L}}=300 \mathrm{pF} \text {, } \\ & \mathrm{R}_{1}=90 \Omega / 10 \mathrm{~K} \Omega, \\ & \mathrm{R}_{2}=180 \Omega / 1 \mathrm{~K} \Omega \end{aligned}$ |
| $T_{\text {u }}$ | Output Disable Time DCE, CS |  |  | 16 | 35 | $n s^{(2)}$ | $\begin{aligned} & \text { DO Outputs: } C_{L}=5 p F, \\ & R_{1}=300 \Omega / 10 \mathrm{~K} \Omega, \\ & R_{2}=600 \Omega / 1 \mathrm{~K} \Omega \\ & \text { DB Outputs: } C_{L}=5 p F, \\ & R_{1}=90 \Omega / 10 \mathrm{~K} \Omega, \\ & R_{2}=180 \Omega / 1 \mathrm{~K} \Omega \end{aligned}$ |

NOTE: (1) Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
(2) The test load circuit is set for worst case source and sink loading on the outputs. The two resistor values for R1 and R2 correspond to worst case sink and source loading, respectively.

CAPACITANCE ${ }^{(2)} \quad \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  |  | Limit |  |  |
| :--- | :--- | :---: | :---: | :---: |
| Symbol | Parameter | Min. | Typ. Max. Unit |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 4 | 6 |
| pF |  |  |  |  |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  |  |  |
|  | DO Outputs | 6 | 10 | pF |
|  | DB Outputs | 13 | 18 | pF |

## Note:

(2) This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, V_{B I A S}=2.5 \mathrm{~V}$, $V_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$.

## TEST CONDITIONS:

Input pulse amplitude of 2.5 V .
Input rise and fall times of 5 ns between 1 and 2 volts.
Output loading is 5 mA and 10 pF .
Speed measurements are made at 1.5 volt levels.
TEST LOAD CIRCUIT:

D.C. AND OPERATING CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias
Ceramic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
All Output and Supply Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7 V
All Input Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0 V to +5.5 V
Output Currents
125 mA
"COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{C C}=+5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Min. | Limit Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{F}$ | Input Load Current DCE, $\overline{C S}$ Inputs All Other Inputs |  | $\begin{aligned} & -0.15 \\ & -0.08 \end{aligned}$ | $\begin{gathered} -0.5 \\ -0.25 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $V_{F}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{R}}$ | Input Leakage Current DCE, $\overline{C S}$ Inputs DI Inputs |  |  | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $V_{R}=5.5 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage |  |  | -1.2 | V | $\mathrm{I}_{\mathrm{C}}=-5 \mathrm{~mA}$ |
| $V_{\text {IL }}$ | $\begin{array}{ll}\text { Input Low Voltage } & \text { M3216 } \\ & \text { M3226 }\end{array}$ |  |  | $\begin{aligned} & 0.95 \\ & 0.90 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{1}$ | Input High Voltage | 2.0 |  |  | V | $V_{C C}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage DO, DB Outputs |  | 0.3 | 0.45 | V | DO Outputs $I_{O L}=15 \mathrm{~mA}$ <br> DB Outputs $\mathrm{l}_{\mathrm{OL}}=25 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage DB Outputs Only |  | 0.5 | 0.6 | V | DB Outputs $\mathrm{I}_{\mathrm{OL}}=45 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage DO Outputs Only | 3.4 | 3.8 |  | V | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-0.5 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage DB Outputs Only | 2.4 | 3.0 |  | V | $\mathrm{lOH}=-5 \mathrm{~mA}$ |
| $I_{\text {SC }}$ | Output Short Circuit Current DO Outputs DB Outputs | $\begin{aligned} & -15 \\ & -30 \end{aligned}$ | $\begin{aligned} & -35 \\ & -75 \end{aligned}$ | $\begin{gathered} -65 \\ -120 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\|10\|$ | Output Leakage Current High Impedance State DO Outputs DB Outputs |  |  | $\begin{gathered} 20 \\ 100 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} / 5.5 \mathrm{~V}$ |
| Icc | $\begin{array}{ll}\text { Power Supply Current } & \text { M3216 } \\ & \text { M3226 }\end{array}$ |  | $\begin{aligned} & 95 \\ & 85 \end{aligned}$ | $\begin{aligned} & 130 \\ & 120 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |  |

[^3]A.C. CHARACTERISTICS
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter |  | Min. | Limit <br> Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPD1 | Input to Output Delay DO Outputs |  |  | 15 | 25 | ns | $\begin{aligned} & C_{L}=30 \mathrm{pF}, \mathrm{R}_{1}=300 \Omega, \\ & R_{2}=600 \Omega \end{aligned}$ |
| TPD2 | Input to Output Delay DB Outputs | M3216 <br> M3226 |  | $\begin{aligned} & 19 \\ & 16 \end{aligned}$ | $\begin{aligned} & 33 \\ & 25 \end{aligned}$ | ns | $\begin{aligned} & C_{L}=300 \mathrm{pF}, \mathrm{R}_{1}=90 \Omega, \\ & \mathrm{R}_{2}=180 \Omega \end{aligned}$ |
| $\mathrm{T}_{\mathrm{E}}$ | Output Enable Time | M3216 <br> M3226 |  | $\begin{aligned} & 42 \\ & 36 \end{aligned}$ | $\begin{aligned} & 75 \\ & 62 \end{aligned}$ | $n s^{(2)}$ | DO Outputs: $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$, $R_{1}=300 \Omega / 10 \mathrm{~K} \Omega$, $\mathrm{R}_{2}=600 \Omega / 1 \mathrm{~K} \Omega$ <br> DB Outputs: $\mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}$, $R_{1}=90 \Omega / 10 K \Omega$, $R_{2}=180 \Omega / 1 \mathrm{~K} \Omega$ |
| $T_{D}$ | Output Disable Time | M3216 <br> M3226 |  | $\begin{aligned} & 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 40 \\ & 38 \end{aligned}$ | ns ${ }^{(2)}$ | DO Outputs: $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, $\mathrm{R}_{1}=300 \Omega / 10 \mathrm{~K} \Omega$, $\mathrm{R}_{2}=600 \Omega / 1 \mathrm{~K} \Omega$ <br> DB Outputs: $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, $R_{1}=90 \Omega / 10 \mathrm{~K} \Omega$, $R_{2}=180 \Omega / 1 \mathrm{~K} \Omega$ |

NOTE: (1) Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
(2) The test load circuit is set for worst case source and sink loading on the outputs. The two resistor values for R1 and R2 correspond to worst case sink and source loading, respectively.

CAPACITANCE ${ }^{(2)} \quad \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  |  | Limit |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Min. | Typ. | Max. Unit |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 4 | 6 | pF |  |
| $C_{\text {OUT }}$ | Output Capacitance |  |  |  |  |
|  | DO Outputs | 6 | 10 | pF |  |
|  | DB Outputs | 13 | 18 | pF |  |

Note:
(2) This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{BIAS}}=2.5 \mathrm{~V}$, $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.

## WAVEFORMS



## TEST CONDITIONS:

Input pulse amplitude of 2.5 V .
Input rise and fall times of 5 ns between 1 and 2 volts. Output loading is 5 mA and 10 pF .
Speed measurements are made at 1.5 volt levels.

TEST LOAD CIRCUIT:



# Series 3000 System Timing Considerations <br> by Gary Fielland 

While the timing for each component in Intel's 3000 Series Schottky Bipolar Microcomputer Set is clearly specified, the composite system timing must be derived. This system timing is highly dependent on the particular configuration implemented, and hence, must be carefully considered for each implementation.
Though Intel cannot generate the system timing for every possible configuration, an effort has been made to study a few simple variations. By examining these examples and taking note of considerations given, it should be easier for the system designer to realize those times which are critical, and to generate the appropriate timing for his particular system.
The designer must consider many different factors in determining this "proper" system timing. Several simplifications are made to facilitate this discussion. Intel commercial grade parts are specified over a wide temperature range $\left(0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}\right)$ and so variations in timing due to temperature will not be considered, except for a short note at the end.
Whenever a signal must traverse a conductor between two points, there is a finite delay introduced into the signal path that is not accounted for by any data sheet. This is the delay due to such factors as the
length of the conductor, its transmission properties, and the characteristics of the driver and receiver. When a TTL totempole output drives a TTL input a short distance away this delay is usually negligible compared to other delays in the signal path. However, if there are many loads (increasing the capacitance), or the driver is of the open-collector type (limiting the drive), or if the receiver is physically far removed, the designer should consider and allow for any possible deleterious effects of this delay. For this discussion, except in one special case, the delay introduced by interconnection is not considered.
Aside from these simplifications, it should be realized that this note is not an extensive study of the timing of any particular system, but rather a compendium of typical considerations which a designer might examine.
Consider the basic "data sheet" 16 -bit processor configuration as shown in Figure 1. It utilizes pipeline registers, full carry look-ahead, and a priority interrupt mechanism. To implement any such system the designer must be very careful to provide the proper timing for all components under all possible operating conditions. Such a system is highly complex and the analysis is best approached in a piecemeal fashion.


Figure 1. Basic 16-Bit Processor Configuration

## System Timing

## ARITHMETIC DELAY PATHS

First an analysis will be made of the arithmetic paths and delays. Imagine cycles in which arithmetic is being done within the CPE array. The carrys must have time to propagate through the arithmetic portion and reach the MCU so that a conditional jump may be made based on that carry out bit. For the moment ignore other critical paths, and examine Figure 2 which illustrates these arithmetic cycles.
The cycle begins with the rising edge of the system clock as it clocks the pipeline registers. After the delay ( $t_{P L R}$ ) introduced by the pipeline, the function is available at the CPE array. There is a delay ( $\mathrm{t}_{\mathrm{XF}}$ ) while all the CPE's decode the function and generate their X and Y outputs for the operation. Once the X and Y outputs are stable, the Carry Look-Ahead circuit takes some time ( $\mathrm{tXC}_{\mathrm{X}}$ ) to simultaneously generate all the carry outputs, including the one which goes to the MCU flag input. Time must be provided to allow for the carry-input setup time of the CPE's ( $\mathrm{t}_{\mathrm{SS}}$ ) and the MCU ( $\mathrm{t}_{\text {SI }}$ ). Finally, adding in enough time for the clock pulse, which acts as a write pulse for the CPE register array, the cycle time is determined. Note the time for the MCU flag output to stabilize ( $\mathrm{t}_{\mathrm{KO}}$ ) was ignored as it is not a limiting specification for this configuration.

$$
t_{C Y C L E}=t_{P L R}+t_{X F}+t_{X C}+t_{S S}+t_{W P}
$$

Keeping the same train of thought, consider individually the effects of variants from the configuration of Figure 1. If full carry look-ahead is not used and the carry is allowed to ripple through only the last slice, an additional delay path is introduced. After the 3003 has generated the carry outputs there is the CPE carry-in setup time ( $\mathrm{t}_{\mathrm{SS}}$ ) which must be met as before. However, the carry-out of the last slice will not be available to the MCU flag input until it has rippled through ( $\mathrm{t}_{\mathrm{CC}}$ ) that slice. Finally, the MCU flag input setup time ( $\mathrm{t}_{\mathrm{SI}}$ ) must be satisfied.

$$
t_{C Y C L E}=t_{P L R}+t_{X F}+t_{X C}+t_{C C}+t_{S I}+t_{W P}
$$

If the 3003 Look-Ahead Carry circuit is not used, there will be considerable delay added to the basic cycle due to ripple carry time. Once the CPE func-tion-inputs are stable, the function must be decoded and the carry-out of the least significant slice generated ( $\mathrm{t}_{\mathrm{CF}}$ ). The carry must ripple through six slices ( $6 * t_{C C}$ ) and meet the carry setup time ( $t_{S S}$ ) of the most significant slice. However, it must also ripple through this last slice ( $\mathrm{t}_{\mathrm{CC}}$ ) and meet the MCU flag input setup time which is a more severe restriction.

$$
t_{\mathrm{CYCLE}}=\mathrm{t}_{\mathrm{PLR}}+\mathrm{t}_{\mathbf{C F}}+\left(7 * \mathrm{t}_{\mathbf{C C}}\right)+\mathrm{t}_{\mathrm{SI}}+\mathrm{t}_{\mathrm{WP}}
$$



If pipeline registers are not used; replace tpLR with the sum of t ${ }^{\text {CO }}$ (CLK $\uparrow$ to $\mathrm{MA}_{\phi-8}$ outputs,

If $\mathbf{3 0 0 3}$ fast carry is not used; replace $\mathrm{t}_{\mathrm{XF}}$ with $\mathrm{t}_{\mathrm{CF}}$ (function IN to CO output, 65 nsec ); replace ${ }^{\mathrm{t}} \mathrm{XC}{ }^{+}{ }^{\mathrm{t}} \mathrm{CC}$ with $(\mathrm{N}-1)^{*} \mathrm{t} \mathrm{CC}$, where " N " is the number of slices used.

Figure 2. Non-Interrupt 16-Bit Processor Cycle Timing

If pipeline registers are not used, there will be additional delay. It takes some time ( $\mathrm{t}_{\mathrm{CO}}$ ) after the rising edge of the clock for the next address to propagate through the MCU address register and buffers. Then, when this address is stable the ROMs must be accessed and there will be a delay ( $\mathrm{t}_{\mathrm{ROM}}$, access time) before their output and hence the CPE func-tion-input is stable. Thus, the cycle time for a nonpipelined system with carry look-ahead is:

$$
\mathrm{t}_{\mathbf{C Y C L E}}=\mathrm{t}_{\mathbf{C O}}+\mathrm{t}_{\mathrm{ROM}}+\mathrm{t}_{\mathrm{XF}}+\mathrm{t}_{\mathrm{XC}}+\mathrm{t}_{\mathrm{SS}}+\mathrm{t}_{\mathrm{WP}}
$$

In the previous discussion it was assumed that the operands in the arithmetic operations were internal registers and the K-bus as implemented. If one of the operands is the M -bus or the I-bus, additional consideration should be given. This situation will typically arise at the completion of a Memory-Read or Input cycle. Typically, these cycles are implemented such that the processor clock stops in its high state to wait for the data to be available, while the processor is in the midst of executing an LMM or similar instruction. Thus, it is often the case that the pipeline registers have long since been accessed and the function decoded.
Then, when the data becomes available a clock pulse is issued and normal operation continues. It is the time from the point the data becomes available until the clock pulse is issued (Data Input Setup Time) that is of concern here.

Consider first a special case. Namely, the data is input via an LTM instruction and no test will be made on the carry-output. This implies that for this specific instruction, carry propagation is unimportant and it is acceptable to have an erroneous carry-output. For such a case, it is sufficient to only allow for the CPE data setup time ( $\mathrm{t}_{\mathrm{DS}}$ ).

$$
\mathrm{t}_{\mathrm{SETUP}}=\mathrm{t}_{\mathrm{DS}}
$$

For the more general case where arithmetic is done on input and the carry-output may be tested, the above analysis is incomplete. While the above condition must be met, it is no longer the determining factor. Time must be allowed for carry propagation. See Figure 3, which illustrates this case.
From the point in time when the data becomes stable at the CPE inputs, there is a delay ( $\mathrm{t}_{\mathrm{XD}}$ ) while the CPE generates the X and Y outputs. If Ripple Carry is employed, the delay ( $\mathrm{t}_{\mathrm{CD}}$ ) is in waiting for the carry-output of the least significant slice. After either of these delays the rest of the setup time is allocated analogously to that depicted in Figure 2 and discussed previously in relation to arithmetic cycle times.

$$
\begin{aligned}
& t_{\text {SETUP }}(\text { Basic })=t_{X D}+t_{X C}+t_{S S} \\
& t_{\text {SETUP }}(\text { Last Slice Ripple })=t_{X D}+t_{X C}+t_{C C}+t_{S I} \\
& t_{\text {SETUP }} \text { (Ripple Carry) }=t_{C D}+\left(7 * t_{C C}\right)+t_{S I} \\
& t_{\text {SETUP }} \text { (No Pipeline) - Same as Basic }
\end{aligned}
$$



Figure 3. 16-Bit Processor Data Input Set-Up Times

## CONTROL DELAY PATHS

After carefully examining the arithmetic paths and delays it is appropriate to push all of this information onto your "mental stack" and begin again with a consideration of the control paths and delays. After this study the stack can be popped and information merged to yield overall system requirements.

Consider the MCU as it cycles in normal operation (see Figure 4). At the rising edge of the clock the new microprogram address is loaded into its holding register and through the output buffers. Thus, the new address reaches the ROM after a delay ( $\mathrm{t}_{\mathrm{CO}}$ ). Then there is a wait ( $\mathrm{t}_{\mathrm{ROM}}$ ) while the ROMs are accessed before the outputs are valid. At this time the MCU address control inputs (which are never pipelined) are valid and this must be early enough in the cycle to satisfy the MCU address control input setup time $\left(\mathrm{t}_{\mathrm{SF}}\right)$. Adding the time for the clock pulse $\left(t_{W P}\right)$ yields the cycle time requirement. Note this paragraph has ignored the generation of the ISE output.

$$
\mathrm{t}_{\mathrm{CYCLE}}=\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{ROM}}+\mathrm{t}_{\mathrm{SF}}+\mathrm{t}_{\mathrm{WP}}
$$

In the basic configuration shown in Figure 1 the ISE output is used to strobe the 3214 Interrupt Control Unit each time a JZR 15 (usually a jump to macroinstruction fetch) is recognized at the MCU address
control inputs. Some consideration must be given to the additional requirements on timing imposed by the use of this ISE output. After the ROM has been accessed and the MCU address control inputs are valid, it takes the MCU some time ( $\mathrm{t}_{\mathrm{FI}}$ ) to decode the JZR 15 operation and raise the ISE output. This output is used as the 3214 ISE input and must be valid early enough to meet that input setup time ( $\mathrm{t}_{\mathrm{ISS}}$ ). As this setup time is relative to the rising edge of the clock, the clock pulse width need not be added in.

$$
\mathrm{t}_{\mathrm{CYCLE}}=\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{ROM}}+\mathrm{t}_{\mathrm{FI}}+\mathrm{t}_{\mathrm{ISS}}
$$

Recalling the basic configuration depicted in Figure 1 and the situation described in the last paragraph, imagine that an interrupt request had been active long enough to meet the request setup time ( $\mathrm{t}_{\mathrm{RCS}}$ ) of the ICU. Then since the ISE input went high and satisfied the input setup time, the Interrupt Acknowledge flip-flop within the 3214 will change state and lower the MCUs ERA input after a delay ( $\mathrm{t}_{\mathrm{CI}}$ ). After the row address outputs are disabled ( $\mathrm{t}_{\mathrm{EO}}$ ), the pull-up resistors will begin to pull these lines high and after the voltage on these lines rises to 2.0 V ( $\mathrm{t}_{\text {RISE }}$ ) the ROM address will be valid. The remainder of this cycle is the same as previously described and usually will not be required to again generate an ISE pulse.

$$
\mathrm{t}_{\mathrm{CYCLE}}=\mathrm{t}_{\mathrm{CI}}+\mathrm{t}_{\mathrm{EO}}+\mathrm{t}_{\mathrm{RISE}}+\mathrm{t}_{\mathrm{ROM}}+\mathrm{t}_{\mathrm{SF}}+\mathrm{t}_{\mathrm{WP}}
$$



Figure 4. MCU \& Interrupt Cycle Timing

Examining the times shown on Figure 4 for this case of an interrupt cycle using pull-up resistors, it is clear that unless something is done this will be the limiting cycle time requirement. There are several techniques which may be used to ease this requirement.
Since interrupt cycles are relatively infrequent in comparison with other cycles, one solution might be to extend just that cycle. In other words, the system cycle time would be determined by all considerations previously mentioned, but ignoring the abnormal interrupt cycle requirement. Then the clock circuit would be designed such that it could extend a cycle in response to a signal from the 3214 Interrupt Control Unit (see Figure 5).


Figure 5. Interrupt Cycle Extension

The interrupt cycle would still be exactly as depicted in Figure 4, but the length of the interrupt cycle would be longer than a normal cycle, and in fact long enough to accommodate the interrupt cycle requirement.
It can be seen that a significant portion of the interrupt cycle is lost waiting for the pull-up resistors to charge the capacitance on the address lines. Thus, another method of easing the interrupt cycle requirement would be to reduce the address line rise time ( $\mathrm{t}_{\text {RISE }}$ ). Reducing the resistance of the pull-ups would help but this technique is limited by the available MCU address output fanout. Alternatively, the MCU row address outputs (MA8-4) could be connected to the ROM address lines through a multiplexer such as the 74 S 158 (see Figure 6). With such a connection the interrupt cycle time is reduced since the MCU enable time ( $\mathrm{t}_{\mathrm{EO}}$ ) plus the address line rise time ( $\mathrm{t}_{\text {RISE }}$ ) may be replaced with simply the multiplexer select time ( $\mathrm{t}_{\text {MUX }}$ ) as shown in Figure 4 . However, it should be noted that such a connection adds delay to the MCU address outputs, thus effectively lengthening this existing delay ( $\mathrm{t}_{\mathrm{CO}}$ ) by the multiplexer propagate time ( $\mathrm{t}_{\mathrm{MUX} \text {-PROP }}$ ) and hence lengthening any cycle which was dependent on the MCU delay ( $\mathrm{t}_{\mathrm{CO}}$ ).
$t_{\text {CYCLE }}$ (Interrupt with MUX) $=$

$$
\mathrm{t}_{\mathrm{CI}}+\mathrm{t}_{\mathrm{MUX}}+\mathrm{t}_{\mathrm{ROM}}+\mathrm{t}_{\mathrm{SF}}+\mathrm{t}_{\mathrm{WP}}
$$



Figure 6. Multiplexer to Reduce Address Rise Time

A third alternative to solve the long interrupt cycle requirement is to implement the interrupts in quite a different way. Rather than changing the MCU address outputs, the MCU address control input least significant bit ( $\mathrm{AC} \phi$ ) may be altered (see Figure 7). Using this technique an extra ROM bit (Interrupt Strobe) is required to strobe the 3214 ICU since the MCUs ISE output occurs one cycle too late. Implementing the same mechanism (interrupt strobe on JZR 15) could be done by using the interrupt strobe bit to strobe the ICU (see Figure 7) the cycle before the JZR 15 code appears. An added benefit of this method is that the interrupt structure may be strobed at points other than the beginning of an instruction fetch cycle, facilitating PAUSE or WAIT instructions.
Examining the timing diagrams in Figure 7, it can be seen that this implementation of interrupts does not limit the system cycle time. Rather, this interrupt mechanism's timing is less restrictive than timing for a normal cycle. The only requirements are that the interrupt strobe bit from the ROM reaches the 3214 ICU ISE-input within its setup time ( $\mathrm{t}_{\text {ISS }}$ ). In the next cycle it is only necessary that the IA-output has gone low ( $\mathrm{t}_{\mathrm{CI}}$ ) early enough to meet the MCU address control input setup time ( $\mathrm{t}_{\mathrm{SF}}$ ). Thus, for the price of one bit of ROM interrupts can be implemented with no penalty in time.
At this point both major delay paths (arithmetic and control) have been examined for the implementation in question. After the designer has assured himself


${ }^{\text {t }}$ CYCLE $\left(\right.$ Interrupt Strobe) $>\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\text {ROM }}+\mathrm{t}_{\text {ISS }}$

$>\mathrm{t}_{\mathrm{Cl}}+\mathrm{tBUF}+\mathrm{tSF}+\mathrm{tWP}$
${ }^{t}$ CYCLE (Interrupt) - Same as Non-Interrupt


Figure 7. Interrupt Using AC [ $\phi$ ] Modification
there are no other delays which he may have overlooked, such as introducing external circuitry into the paths, he may merge the various requirements generated into a uniform set of system requirements. Any change introduced after these requirements have been generated must be closely examined that it does not subtly alter any system requirements. Delays that are negligible in one configuration may be dominant in a slightly different structure.

## WHAT HASN'T BEEN MENTIONED?

1. In the introduction it was explained that temperature would not be considered in the examples since Intel specifies products over the $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ temperature range. This deserves further comment. A quick glance at an Intel Data Sheet will verify that Intel parts are specified and guaranteed over the $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ambient temperature range and concurrently with a five percent tolerance power supply. This is a reasonable range and allows the designer to guarantee circuit operation.

Unfortunately, the standard Schottky MSI line ( 74 SXX ) is only specified at $25^{\circ} \mathrm{C}$ ambient and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$. The variance of parameters over the allowable temperature and supply voltage is unspecified and left to the designer's experience. Due to this uncertainty the designer should "appropriately" modify any times attributable to nonIntel parts to allow for variations over temperature and supply voltage.
2. In the examples given it was always assumed that setup times would be honored. Though most of a computing system is synchronous, it typically has to interface with asynchronous events. It is at this interface that difficulty may be encountered. Consider a popular circuit (Figure 8) used to "synchronize" asynchronous signals.
In this circuit the output delay is guaranteed only if the input setup time is met. But since the input is asynchronous, this setup time may not always be satisfied, as at the second event depicted in Figure 8. What happens? Though the results are highly dependent on the flip-flop circuit design,
some general observations may be made. Typically, the effect is to stretch out the flip-flop delay time as the event approaches arbitrarily close to the clock edge. Theoretically, the delay will go to infinity if the event falls precisely on the clock edge. Some flip-flops also exhibit a characteristic in which the output may change state and some time later return to the original state. This phenomena is known as "hang-up" and has been observed to last for twenty nanoseconds on a 74 S 74 . It cannot be absolutely prevented when asynchronous signals are introduced into a synchronous system, but the probability of the "hung" flip-flop causing an error can be reduced without limit. The technique is simply to cascade these interfaces.
If two such flip-flops are cascaded there is some probability $\mathrm{P}_{1}\left(\mathrm{P}_{\mathrm{i}}<1\right)$ that the asynchronous event will fall close enough to the clock edge to hang the first flip-flop. Given that it hangs, there is some probability $\mathrm{P}_{2}$ that it will hang for very nearly an entire clock period and into the hang-up zone of the second flip-flop. Then, there is a probability $\mathrm{P}_{3}$ that the second flip-flop will hang long enough to cause an error. Thus, the probability of error is $\mathrm{P}_{\mathrm{E}}=\mathrm{P}_{1} * \mathrm{P}_{2} * \mathrm{P}_{3}$. Hence, by cascading flip-flops the probability of error can be reduced without limit.

Recall the 3214 Interrupt Control Unit and its request setup time ( $\mathrm{t}_{\mathrm{RCS}}$ ) and its IA output delay $\left(\mathrm{t}_{\mathrm{CI}}\right)$. This delay is in several critical system paths as shown by the examples. Of course, the IA output delay specified also presumes the IA flip-flop setup time was met. When deliberately violating the IA flip-flop setup time, a hang-up of 50 nsec has been observed. What is a designer to do?
Slowing down the system such that it could tolerate any expected hang-up would be the easiest solution. This may not always be as bad as it sounds. Recalling the situation depicted in Figure 7, note that some flip-flop hang-up is tolerable. $\left[t_{\text {lA-HANG }}=t_{\text {CYCLE }}-\left(t_{S F}+t_{W P}\right)\right]$. An alternative would be to "synchronize" the asynchronous interrupt requests using the technique previously described. An octal D flip-flop such as the 74 S 374 would be suitable.
3. In the examples given it has been assumed that the system, including all the CPEs, the MCU, and the ICU, operates from a single clock. If a circuit, such as in Figure 9, that provides a separate clock for different components is used, the possible clock skew must also be considered when determining system timing.

${ }^{\mathbf{t}} \mathbf{S U} \mathbf{- 7 4 S 7 4}$ Data input set-up time $=3 \mathbf{n s e c}$.
$t_{\text {FD }}$-74S74 Delay from clock $\uparrow=9 \mathrm{nsec}$.
${ }^{\mathrm{t}} \mathrm{HU}$ - Hang up due to set-up time violation.

Figure 8. Synchronizing Circuit Exhibiting Hang-Up

## System Timing



Figure 9. CPE Clock Inhibit Circuit
4. Though not explicitly mentioned, it has been assumed that all input hold times would be observed. Usually these times are satisfied with no conscious effort required of the system designer. However, parameters such as the MCU SX and PX input hold time must be carefully considered. These inputs are used for macro instruction decoding and typically are used at the end of an instruction fetch cycle. When using these inputs the designer must provide the necessary data hold time before allowing the data to change.

## SUMMARY

Generating the correct timing for a complex system in which parameters may vary with temperature, power supply voltage, lead length and the like is no trivial task. Fortunately, large scale integration such as Intel's 3000 family is making the task much easier. With the 3000 family of compatible parts the designer need only worry about the interfaces and may be assured the internal timing is correct. Such a system is best analyzed by separately considering the various delay paths and later combining the sundry results. And of course, with Murphy on vacation the designer can be confident of a flawless design on the first pass.

# Disk Controller Designed With Series 3000 Computing Elements 

by Glenn Louie



Figure 1. Bipolar Microprogrammed Disk Controller
speed microprocessors that together with a minimum of external logic perform the intricate program sequences required by high speed peripheral controllers.

A multi-chip bipolar microprocessor differs from the single chip MOS microprocessor in that the bipolar microprocessor is programmed at the microinstruction level rather than at the macroinstruction level. This means that instead of specifying the action via a macroprogram using a fixed instruction set, a designer can specify the detailed action occurring inside the microprocessor hardware via a microprogram using his own customized microinstructions.

In general, microinstructions are wider than macroinstructions (e.g. 24 to 32 bits) and have a number of independent fields that specify simultaneous operations. In a single microcycle, an arithmetic operation can be executed while a constant is stored into external logic and a conditional jump is being performed.

A bipolar LSI microprocessor design is similar to a general MSI/SSI microprocessor design where the intricacies of the application are imbedded in the program patterns in ROM. However, the large amount of logic necessary to access the microcode has been replaced by the LSI MCU chip. Also,
the MSI logic required to provide the arithmetic and register capabilities has been replaced by the functionally denser LSI CPE slices. Because of these new LSI chips, microprogramming with all its advantages can now be applied to designs which previously were unable to justify microprogramming overhead.

The effectiveness of these new LSI components in a high speed peripheral controller design has been demonstrated by the Applications Research group at Intel with the design of a 2310/5440 moving head disk controller (BMDC). The BMDC has a total of 67 IC chips and is packaged on a printed circuit board measuring $8 " \times 15 "$, as shown in Figure 1. Disk controllers of equivalent complexity realized with conventional components typically require between 150 and 250 I.C.'s. The BMDC performs all the operations required to interface up to four "daisy chained" moving head disk drives, with a combined storage capacity of 400 megabits, to a typical minicomputer. It is fast enough to keep up with the drive's 2.5 MHz bit serial data stream while performing the requisite data channel functions of incrementing an address register, decrementing a word count register, and terminating upon completion of a block transfer.

The BMDC interacts with the minicomputer's disk operating system (DOS) via I/O commands, interrupts and direct memory access (DMA) cycles. The I/O commands recognized by the BMDC's microprogram are:

> Conditions In
> Seek Cylinder
> Write Data
> Read Data
> Verify Data
> Format Data

The BMDC sends an interrupt to the minicomputer when either a command is successfully executed, a command is aborted, or a drive has finished seeking. The DOS then interrogates the BMDC with a Conditions In command. The following flags specify the conditions which the BMDC can detect:
Done flag
Malfunction flag
Not Ready flag
Change In Seek Status flag
Program Error flag
Address Error flag
Data Error flag
Data Overrun flag

Data transfers between the minicomputer and the disk BMDC occur during DMA cycles. DMA cycles are also used for passing command information from the minicomputer to the BMDC.

The bipolar LSI microcomputer in the BMDC performs the necessary command decoding, address checking, sector counting, overlap seeking, direct memory accessing, write protection, password protection, overrun detection, drive and read selection, and formatting. External hardware assists the microprocessor in updating the sector counter, performing parallel-to-serial and serial-to-parallel conversion, and generating the CRC data checking information. The BMDC uses a special purpose microprocessor, configured with the components listed in Table A. The LSI microprocessor uses an MCU, an 8:1 multiplexer, eight 3601 PROMs, a command latch, a data buffer, and an array of eight CPE slices (Fig. 2). The characteristics of this design, only one of many possible with the 3000 family, are as follows:

- 400 nsec system clock
- 16-bit wide CP array
- Ripple carry CPE configuration
- Non-pipelined architecture
- One level subroutining
- 230 32-bit microinstructions
- Word to 4-bit nibble serialization

The MCU controls the sequence in which microinstructions are executed. It has a set of unconditional and conditional jump instructions which is based on a 2 -dimensional array for the microprogram address spece called the MCU Jump Map. ${ }^{(1)}$

| PART \# | DESCRIPTION | QUANTITY |
| :--- | :--- | :--- |
| 3001 | MCU | 1 |
| 3002 | CPE | 8 |
| 3212 | 8 bit I/O Port | 6 |
| 3205 | 1 of 8 Decoder | 2 |
| 3601 | 1K PROM | 8 |
| 3404 | 6 bit Latch | 1 |
| 74173 | 4 bit Gated D F/F | 1 |
| 74174 | 6 bit D F/F | 1 |
| 74175 | 4 bit D F/F | 1 |
| 74151 | 8:1 Multiplexer | 1 |
| 8233 | Dual 4:1 Multiplexer | 2 |
| 9300 | 4 bit Shift Register | 1 |
| 9316 | 4 bit Binary Counter | 1 |
| 8503 | CRC Generator | 1 |
| 7474 | Dual D F/F | 5 |
| 7473 | Dual J-K F/F | 2 |
| 7451 | And-Or-Invert Gate | 1 |
| 7404 | Hex Inverter | 6 |
| 7400 | Quad 2 Input Nand Gate | 9 |
| 74 H08 | Quad 2 Input And Gate | 1 |
| 7403 | Quad 2 Input Nand O.C. Gate | 2 |
| 7438 | Quad O.C. Drivers | 4 |
| $74 H 103$ | Dual J-K F/F | 2 |
|  |  | 67 I.C. Packages |
|  |  |  |

Table A. I.C. Component List for Disk Controller


Figure 2. Disk Controller - The various elements of a specialized microprogrammed processor is shown with the external logic which together is the entire disk controller.

In addition, the MCU is connected in such a manner as to perform command decoding, external input testing, and one level subroutining.

Command decoding is achieved by connecting the command latch to the Primary Instruction (PX) bus inputs and using the JPX instruction (Fig. 3). The testing of external input signals is performed by routing the least significant bit (LSB) of the seven bit jump code through an eight-to-one multiplexer (Fig. 2). The multiplexer is controlled by a 3-bit Input Select Code which selects either the LSB of the jump code or one of 7 external input signals to be routed to the MCU. This technique has the effect of conditionally modifying an unconditional jump code so that the next address will either be an odd or even location (Fig. 3). A one instruction wait for external signal loop can be simply implemented in this fashion.

One level subroutining is achieved by feeding the four least significant bits of the address microprogram outputs back into the secondary instruction (SX) inputs. Enough program status information can then be saved in the internal PR latch when a subroutine is called with a JPX instruction so that
upon exiting, a subroutine with a JPR instruction, control can be returned to the procedure which called it (Fig. 4). This technique saves a significant amount of microcode in the BMDC because some long sequences do not have to be repeated.

The microprogram control store is an array of eight 3601 PROMs organized to give 256 words x 32 bits ( 230 words were required for the BMDC). The 32 -bit wide word is divided into the following subcontrol fields:

| 1. Jump Code field | 7 bits |
| :--- | :--- |
| 2. Flag Control field | 2 bits |
| 3. CPE Function field | 7 bits |
| 4. Input Select field | 3 bits |
| 5. Output Select field | 3 bits |
| 6. Mask or Data field | 8 bits |
| 7. Mask Control field | $\frac{2 \text { bits }}{32 \text { bits }}$ |

The command latch and data buffer retain command information from the computer so that the memory bus will not be held up if the BMDC should be busy performing an updating task. The data buffer also retains the next data word during a Write Data to disk operation.

The CP array is connected in a ripple carry configuration as shown in Figure 5. The eight CPE slices provide the BMDC with a 16 -bit arithmetic, logic and register section. Word to nibble serialization is made possible by connecting the Shift Right Outputs (RO) of the first, third, fifth, and seventh CPE to the Nibble Out bus. By using only four shift right operations a word in a register can be converted into four 4 -bit nibbles. The final serialization of these nibbles is done in the external


Figure 3. MCU Jump Map for instruction decoding and conditional branching on external inputs
logic. Similarly, the Shift Right Inputs (LI) of the second, fourth, sixth, and eighth CPE are connected to the Nibble In bus so that with only four shift right operations, a word can be assembled from four nibbles.


Figure 4. MCU Jump Map for one level subroutine call and return. A subroutine is called from four different places in the program each with a unique column number. Upon returning from the subroutine, control will be transferred back to the portion of program which called it. A subroutine may be called from a maximum of 16 different places.


Figure 5. CPE Array - A 16-bit arithmetic, logic and register section is built up with 8 CPE slices connected in a ripple carry configuration. The K, I, and M bus is used for loading information into the CPE slices. The LI inputs and RO outputs are connected to make up the Nibble In and Nibble Out buses.

An eight bit mask bus is connected to the mask inputs of the least significant half of the array. The mask inputs of the most significant half of the CP array are all tied to the eighth mask bit. A constant with a value between +127 and -128 can therefore be loaded into the array from the microprogram. The mask bus comes from the data field of the microprogram via a $0-1$ data multiplexer. When the CP array requires either an all one or all zero mask, the data field is freed to provide data to external logic.

The 3002 CPE is an extremely flexible component which makes it particularly attractive for controller designs. The Memory Address Register makes an ideal DMA address register. ${ }^{(1)}$ The accumulator (AC) register, which also has its own output bus can be used as a data word buffer during a write DMA cycle. Concurrently, another word can be assembled in the T register using the shift right operation. The three separate input buses provide a multiplexing capability for routing different data into the CPE. In the BMDC, the I-bus is used for loading disk drive conditions, the K-bus for loading mask or constant information, and the M-bus for reading an external data buffer. The arithmetic logic section performs zero detection and bit testing with the result delivered to the

MCU chip via the carry out line. Finally, the eleven scratchpad registers allow the controller to retain data and status for the processor.

The CP array in the microprocessor performs the following for the BMDC with its registers and arithmetic functions.

1. Sector counting
2. Word to nibble serialization
3. Drive seek status monitoring
4. Header checking
5. DMA address incrementing
6. Word counting
7. Multi-sector length counting
8. Automatic resynchronization of sector counter
9. Accessing of additional information from memory
10. Time delays

The organization of the microprocessor was chosen to maximize the use of the MCU and CPE in performing the various tasks required for disk control. However, there are some specialized tasks which are more economically performed by external logic. The microprocessor controls this external logic by output ports which are selected by the output select field in the microinstruction. The


Figure 6. External Logic - Microprocessor monitors and controls external logic via input-output port to perform specialized disk controller functions.

## Disk Controller Design

data to these ports is delivered from the shared data field.

The external logic section of the BMDC (Fig. 6) has a double buffered 4-bit shift register which is used for initial packing and the final serialization of data. It is controlled by a modulo-4 counter circuit. During a write operation, serial data from the shift register is encoded by the clock controlled double frequency encoder and sent to the drive. As data is being transferred to a cyclic redundancy code (CRC) is generated and then appended to the end of the data stream to be recorded on the disk. The external logic also contains addressing latches and flag flip-flops to capture sector and index pulses. It also contains main memory bus control circuitry for performing bus protocol, bus acquisition, and data overrun detection.

The microprogram for the BMDC microprocessor directly implements the six $\mathrm{I} / \mathrm{O}$ commands. The program controls the sequential action of the various elements of the microprocessor and of the external logic needed to decode and execute the commands. In Figure 7, the flow chart of the Read command shows the actions required to read a file off the disc. The BMDC first selects the drive specified by the command and checks its ready status. It then uses a memory pointer passed to it by the command to access four more words from the main memory using DMA cycles. The first word is the Header, which contains the track address and sector address information. The second word is the Starting Address specifying the first location in memory where the data is to be stored. The third word is the Block Length of the file to be retrieved. All of the address information and the Block Length are stored in several CPE registers for further processing. The fourth word is the Password which is compared against a microprogram word to insure that the command from the computer is a valid one and not a program error. The password can prevent an erroneous command, due to a user programming error, from destroying important files on the disc.

After the password check, the BMDC resynchronizes the sector counter if necessary and waits for the desired sector by monitoring the sector pulse flag. When the desired sector arrives, the BMDC synchronizes itself to a start nibble and reads the header which it compares to the desired header to insure that the head is positioned properly. It then reads and stores 128 words of data at sequential locations in memory. A cyclic redundancy code is compiled during the read oper-


Figure 7. Read Command Flowchart - This flowchart is coded in the microprogram which when executed performs the disk Read operation.


Figure 8. BMDC Flowchart - The BMDC runs in the idle loop when it is not busy doing command processing.
ation and compared against the CRC word read in after the data. At the end of each sector the block length is decremented to see if it is the last sector. If it is not, the sector address is incremented and another sector is read.

In addition to the command routines, the microprogram has an idle loop routine (Fig. 8) which the BMDC executes when it is not busy with a command. While in the loop, the BMDC updates the sector count, monitors the drives seeks status lines and decodes any disc commands from the disc operating system in the minicomputer.

The design process for the BMDC began with an evaluation of what disc controller operations could effectively be handled by the microprocessor. This also determined what had to be performed by external logic. A microprocessor configuration was then established and certain critical sequences were programmed to verify that the configuration was fast enough. A flow chart was produced and the microprogram coded directly from it. All attempts were made to use the MCU and CPE slices effectively and keep the microprogram within 256 words. The assignment of MCU addresses which initially appeared difficult, was, with a little experience, quite straight forward and less restrictive than a state counter design. After the coding, the microprogram was assembled and loaded into the microprocessor's control memory.

The BMDC design demonstrates how a specialized high speed microprocessor can be designed using standard bipolar LSI devices and microprogrammed to perform disc control functions with the addition of a small amount of external logic. The flexibility of Series 3000 allows a designer to optimize the configuration for his application. For extremely high speed applications, the designer can add fast carry logic and microinstruction pipelining to his microprocessor to achieve a 150 nsec 16-bit microprocessor.

At Intel, our design experience with the BMDC design exercise has shown that the use of the MCU and CPE results in a clean, well structured design. The complexity of the design resides primarily in the microprogram leaving the external logic relatively simple. During debugging, most of the problems encountered were restricted to the microprogram which was easily modified and debugged using bipolar RAM for the control memory.

## References

1. J. Rattner, J. Cornet, M. E. Hoff, Jr., "Bipolar
LSI Computing, Elements Usher In New Era of
Digital Design," ELECTRONICS, September 5,
1974, pp $89-96$.


Central Processor Designs
Using The Intel ${ }^{\circ}$ Series 3000 Computing ElementsINTRODUCTION3-21
THE SERIES 3000 FAMILY ..... 3-21
AN INTRODUCTION TO MICROPROGRAMMING ..... 3-21
CONSTRUCTING CENTRAL PROCESSING UNITS ..... 3-23
Basic Design Steps ..... 3-23
by Hardware Organization ..... 3-23
M.E. Hoff, Jr., Writing of Microprograms ..... 3-26
DEFINITION OF CONTROL FIELDS ..... 3-26 ..... 3-26James Sugg,
Ron Yara
ASSIGNMENT TO CONTROL MEMORY ..... 3-27
PROGRAMMING TECHNIQUES ..... 3-28
A DESIGN EXAMPLE ..... 3-29
Initial Specifications ..... 3-30
Macro-Instruction Decoding ..... 3-33
Microprogram Implementation ..... 3-34
MEMORY REFERENCE AND IMMEDIATE GROUP ..... 3-34
JUMP GROUP ..... 3-43
REGISTER MOVE AND SUBROUTINE GROUP ..... 3-46
SPECIAL FUNCTION GROUP ..... 3-49
INPUT/OUTPUT GROUP ..... 3-52
INTERRUPTS ..... 3-52
Microprogram Memory Assignment ..... 3-53
CONCLUSION ..... 3-58
APPENDIX A - DESIGN EXAMPLE INSTRUCTION SET ..... 3-62
Memory Reference Group ..... 3-62
Immediate Group ..... 3-62
Jump Group ..... 3-63
Subroutine Call Group ..... 3-63
Subroutine Return Group ..... 3-64
Register Manipulation Group ..... 3-64
Byte Load and Store Group ..... 3-64
Special Memory Reference Instruction ..... 3-64
Base and Status Register Move Group ..... 3-64
Input/Output Group ..... 3-64
Stack Push and Pop Group ..... 3-64
APPENDIX B - MICROPROGRAM LISTINGS ..... 3-65
APPENDIX C - CENTRAL PROCESSOR SCHEMATIC ..... 3-76
Contents

## INTRODUCTION

Until recently, the area of high performance, general purpose and special purpose central processors was unaffected by the microprocessor revolution. Although they covered a broad range of applications, the P-channel and N -channel microprocessors' performance limitation prevented their use in applications where high speed was necessary.

The introduction of the Series 3000 Computing Elements has expanded the spectrum of microprocessor applications to include both high performance central processors and controllers. Utilizing Intel's Schottky bipolar technology, the Series 3000 components realized a level of performance that was not possible with MOS microprocessors. For example, a 16 -bit processor with a microinstruction cycle time of 150 nanoseconds can be built with the 3000 components. In addition, the components of the family can be arranged into a number of different configurations and microprogrammed by the system designer to perform in a variety of processing environments from front end processing to arithmetic intensive computation. ${ }^{1}$
This application note describes a systematic procedure for designing central processors with the Series 3000. Using a CPU design example, simple guidelines are given for tasks such as macro-instruction opcode assignment, macro-instruction decoding and execution and microprogram memory assignment.

## THE SERIES 3000 FAMILY

The Intel ${ }^{\circledR}$ Series 3000 Bipolar Microcomputer Set is a family of Schottky bipolar LSI computing elements which simplify the construction of microprogrammed central processors and device controllers. These processors and controllers are truly microprogrammed in the sense that their control functions are determined by the contents of a control memory. This control memory may be realized with standard read-only (ROM) memory, read/ write (RAM) memory or programmable read-only memory (PROM) elements.

The two most important computing elements in the family are the 3001 Microprogram Control

Unit (MCU) and the 3002 Central Processing Element (CPE). The MCU determines the sequence of micro-instruction execution and controls carry/ shift data to and from the CPE array. The CPE provides a complete two-bit wide slice through the data processing section of a central processing unit. CPEs may be arrayed in parallel to form a processor of any desired word length. For example, to produce a 16-bit wide data path, eight CPEs would be used.

All of the above components use standard TTL logic levels, as some designers may wish to utilize SSI and MSI TTL logic to control external circuitry, or to add functions not included in the basic set to increase the speed of certain operations.
Other members of the family currently include the following computing elements:

- 3003 Look-Ahead Carry Generator
- 3212 Multi-Mode Latch Buffer
- 3214 Interrupt Control Unit
- 3216 Bidirectional Bus Driver
- 3226 Inverting Bidirectional Bus Driver

The control and main memory portion of the central processor may be implemented with any of the standard bipolar or MOS memory components shown on page 2 .

## AN INTRODUCTION TO MICROPROGAMMING

The central processing unit of a general purpose computer usually consists of two portions: an arithmetic portion and a control portion. The control portion determines the sequence of instructions to be executed and presides over their fetching and execution while the arithmetic portion performs arithmetic and logical operations.

The basic operation of the control portion consists of selecting the next instruction from memory, then executing a series of states based upon the instruction fetched. This sequence may be implemented via a combination of flip-flop and random logic, or by the use of tables in control memory.

[^4]Standard Bipolar and MOS Memory Components

| PART NUMBER | NUMBER OF PINS | TECHNOLOGY | DATA ORGANIZATION | ACCESS TIME |
| :---: | :---: | :---: | :---: | :---: |
| CONTROL MEMORY |  |  |  |  |
| 3601 | 16 | Bipolar PROM | 256×4 | $70 \mathrm{nS*}$ |
| 3602 | 16 | Bipolar PROM | $512 \times 4$ | 70 nS |
| 3604 | 24 | Bipolar PROM | $512 \times 8$ | 70 nS |
| 3624 | 24 | Bipolar PROM | $512 \times 8$ | 70 nS |
| 3301A | 16 | Bipolar ROM | $256 \times 4$ | 45 nS |
| 3302 | 16 | Bipolar ROM | $512 \times 4$ | 70 nS |
| 3304A | 24 | Bipolar ROM | $512 \times 8$ | 70 nS |
| 3324A | 24 | Bipolar ROM | 512×8 | 70 nS |
| 3106A | 16 | Bipolar RAM | 256× 1 | 60 nS |
| 3107A | 16 | Bipolar RAM | 256×1 | 60 nS |
| MAIN MEMORY |  |  |  |  |
| 1702A | 24 | Static MOS EPROM | 256X8 | 1000 nS |
| 2704 | 24 | Static MOS EPROM | 512×8 | 500 nS |
| 2708 | 24 | Static MOS EPROM | $1024 \times 8$ | 500 nS |
| 1302 | 24 | Static MOS ROM | 256×8 | 1000 nS |
| 2308 | 24 | Static MOS ROM | $1024 \times 8$ | 500 nS |
| 2316 | 24 | Static MOS ROM | $2048 \times 8$ | 850 nS |
| 2101 | 22 | Static MOS RAM | 256×4 | 1000 nS* |
| 2102 | 16 | Static MOS RAM | $1024 \times 1$ | 1000 nS* |
| 2111 | 18 | Static MOS RAM | $256 \times 4$ | $1000 \mathrm{nS*}$ |
| 2112 | 16 | Static MOS RAM | 256x4 | 1000 nS* |
| 2104 | 16 | Dynamic MOS RAM | 4096×1 |  |
| 2107B | 22 | Dynamic MOS RAM | 4096×1 | 200 nS |
| 5101 | 22 | Static CMOS RAM | 256×4 | 650 nS |

*Higher speed versions of these devices are available. Consult the Intel Data Catalog.

When the latter technique is used, the central processor is said to be microprogrammed.

The functions of the control portion of a microprogrammed central processing unit are very similar to that of a central processing unit itself. To avoid confusion, the terms "micro" and "macro" are used to distinguish those operations in the control unit from those of the realized central processor. For example, the central processor, under the direction of micro-instructions read from its control memory, fetches macro-instructions from main
memory. Each macro-instruction is then executed as a series of micro-instructions. Main memory contains macroprograms, while control memory contains microprograms which define the realized central processor.
Figure 1 shows a block diagram of a microprogrammed central processing unit (defined by the dotted boundary). The control unit issues addresses to the control memory and fetches micro-instructions. This control unit uses the contents of control memory (micro-instructions) to drive the data processing unit, external circuits, and to select the


Figure 1. Block Diagram - Microprogrammed Computer
next micro-instruction. The data processing unit performs the actual computations, logical operations, etc.

In the Intel ${ }^{\circledR}$ Bipolar Microcomputer set, the 3001 MCU performs the control unit function, while the 3002 CPE is the basic building block for the data processing section.

Thus, within a microprogrammed machine, there are at least two levels of control and two levels of programming to be considered. The designer of a central processor is usually concerned with the definition of the macro-instruction set and its realization as a microprogram. The Intel ${ }^{\circledR}$ Series 3000 Bipolar Microcomputer Set establishes a micro-instruction set which is used as a base for the microprograms which generate macro-instruction sets.

The reason for using this microprogrammed approach is that very complex macro-instruction sets can be realized as sequences of relatively primitive micro-instructions. The logic of the final macro-machine remains relatively simple, with most of the design complexity residing in the microinstruction sequences contained in control memory.
The final user of the computer seldom needs to be aware that the CPU was realized with microprograms rather than hardwired logic. A functional description of the macro-instruction set is usually sufficient for his purposes. However, the user will benefit from the microprogrammed approach if he
finds it necessary to alter or enhance the basic macro-instruction set in some fashion. The tabular or programming approach offered by the microprogrammed architecture makes such changes far easier than would be possible in a processor realized via hardwired logic.

## CONSTRUCTING CENTRAL PROCESSING UNITS

## Basic Design Steps

To realize a central processor with the Series 3000 computing elements, several steps are necessary:

1. Definition of hardware organization.
2. Definition of the central processor macroinstruction set.
3. Implementation of microprograms which realize the desired macro-instruction set.

## Hardware Organization

A typical CPU constructed utilizing the Series 3000 computing elements will consist of an array of CPE chips, one MCU, and a control memory. The array of CPE chips realizes the arithmetic, logical functions and registers of the CPU, while the combination of the MCU and control memory realizes the control portion. The microprogram contained in control memory initializes the machine when power is first turned on and supervises the fetching and execution of macro-level instructions. In addition, routines to handle such special functions as interrupts will also be contained within the control memory.

The 3002 CPE array contains six buses for communication with external circuitry. Four of these buses are used primarily to communicate with memory and I/O devices while the remaining two, the function control bus (F-Bus) and the control memory data bus ( $\mathrm{K}-\mathrm{Bus}$ ), enable the control portion of the processor to drive the CPE array. The function control bus is driven by control memory outputs which direct the CPE array to execute the desired operation. The K-Bus allows the control memory to supply various constants and/or masks to the CPE array.

Because 8 bits of operation code information can be passed directly to the MCU, the set is best adapted to macro-instruction sets in which all of the operation code information is defined by 8 bits ( 256 unique macro-instructions). However, larger macro-instruction sets can be realized by saving any remaining bits of the operation code in the CPE array or in an external register. The saved bits can

## CPU Design

then be tested later by routing them to the MCU, through its 8-bit input port.

A "pipelined" mode of operation may be implemented by placing a register of edge triggered $D$ flip-flops between control memory outputs and the circuitry controlled by those outputs. This register causes the execution of a micro-instruction to overlap the fetching of the next micro-instruction. The control lines which issue micro-instruction sequence information to the MCU are not routed through the pipeline register when the pipelined mode is used; they are routed directly from the microprogram memory outputs to the AC0-AC6 inputs of the MCU.

Microprograms written to realize a given macroinstruction set will differ for pipelined and nonpipelined machines. The major differences are associated with conditional jumps in the microprogram which test the results of arithmetic or logical operations executed by the CPE array. In a pipelined machine, these results are delayed by one microinstruction, so that conditional jumps must be delayed by at least one micro-instruction before execution. More detailed information concerning these differences is contained in the microprogramming section of this application note.

Figure 2 shows block diagrams illustrating the organization of standard and pipelined central processing units. The block diagrams show the basic modules of standard and pipelined CPUs: the MCU, CPE array, microprogram memory and the pipeline register. The six buses associated with the CPE array are shown:

- The address bus (A-Bus) to main memory
- The data bus (D-Bus) to memory
- The data bus (M-Bus) from memory with its path for operation code data to the MCU
- The external device input bus (I-Bus), not shown
- The micro-function bus (F-Bus) from the pipeline register
- The constant bus (K-Bus) from the pipeline register

In addition, the carry logic bus to and from the MCU and the micro-instruction sequence logic bus from control memory to the MCU are shown. Additional control fields to such external logic as memory and I/O control are shown as an output bus from control memory.

The number of bits required for each word of control memory, i.e., each micro-instruction, is determined by the number of logical functions the micro-instruction controls. A minimum of 18 bits is usually required for basic hardware control: 7 bits of micro-instruction sequence control to the MCU, (AC0-AC6), 4 bits of carry control to the MCU , ( $\mathrm{FCO}-\mathrm{FC} 3$ ), and 7 bits of micro-function selection to the CPE array, (F0-F6). That is, the basic hardware requires at least three control word fields of 7 bits, 4 bits, and 7 bits width respectively. Almost every processor will require additional fields to control other logical functions such as main memory control, I/O control, and constant generation. Figure 3 illustrates a typical microinstruction word format with several typical user defined control fields added.


Figure 2. Bipolar Microcomputer Non-Pipelined Organization


Figure 2. Bipolar Microcomputer Pipelined Organization

The constant bus to the CPE array seldom needs to be as wide as the data buses. For example, consider a 16 -bit machine where an array of eight CPEs is used. While the constant bus is nominally 16 bits wide, if a limited set of masking operations are used, the number of bits can be reduced significantly. Figure 4 shows how 4 bits can be used to generate the masks for such a machine where the only masks needed are for separating high and low order data bytes, for testing the sign and magnitude of the data word, and for testing the least significant bit of the word.

As an example of the use of additional logic to enhance the set, consider the use of a control field (1-bit width) to inhibit the CPE clock. This operation allows non-destructive testing of CPE registers via the MCU carry logic. The carry logic in the MCU responds just as if the micro-instruction were executed, but the fact that the CPE clock was inhibited leaves the CPE registers unaltered. An example of conditional clocking is given in a later section called "Programming Techniques."


Figure 3. General Micro-Instruction Format


Figure 4. Wiring the K-Bus Using 4-Bits


Figure 5. Conditional Clocking

## Writing of Microprograms

Once the hardware design is established and the macro-instruction set chosen, the designer should proceed to implement the microprograms for the system. To assist in the writing of these microprograms, Intel has developed CROMIS, a complete microprogramming system for Series 3000 computing elements.

CROMIS consists of two major software subsystems, XMAS and XMAP. XMAS is a symbolic microassembler which is extensible in both microinstruction length and memory address space. XMAP is a complementary subsystem which maps the micro-instruction bit patterns produced by XMAS into compatible ROM/PROM programming files for use with standard memory components.

Programs written in the microassembly language have two main parts, a declaration part in which various aspects of the micro-instruction word are defined and a specification part in which microinstruction contents are symbolically declared. Provision is made for comment statements throughout the program so that the programmer may explain the functions being performed.

The main body of the program, the specification part, defines the sequences of states to be executed, and the operations which take place for each state. The main effort in writing a microprogram will be expended in developing this section.
Each statement of the specification part of the program defines the action (and location) of one micro-instruction, i.e., one word of control memory. The statement will declare, either directly or by default, the contents of each control field for the specified micro-instruction. Furthermore, the statement will include assignment information designating the address in control memory where the statement is located.

A specification statement consists of one or more labels followed by a series of control field specifications. A colon after an entry indicates that it is a label. The contents of the control fields are indicated symbolically, using either standard MCU or CPE symbols or user-defined symbols, or by an equation of the type

$$
\mathrm{FNM}=101 \mathrm{~B}
$$

where FNM is a name associated with the field. The entry 101B implies the binary value 101.

Each symbol is associated with only one field, so that the various symbols can be uniquely interpreted by the assembler. A number of symbols are predefined for the assembler, and are not to be used except as provided by the assembler. These reserved symbols include the standard symbols for the MCU and CPE functions, and a number of directives to the assembler.

## DEFINITION OF CONTROL FIELDS

Each control field added by the hardware designer must be declared to the microprogram assembler. In addition, each bit pattern to be assembled into a word in the control field may be symbolically designated. A FIELD definition statement in the declaration part of the microprogram is used to declare the field by name and define any states.

As an example, let a 2-bit field be defined for memory control. If the programmer wishes to name this field MEMC, and define symbols for the states with 01 corresponding to READ, 10 corresponding to WRITE, and 11 signalling RMW (read-modify-write) and default to 00 if READ, WRITE or RMW is not specified, the statement:

MEMC FIELD MICROPS (READ $=018$, WRITE $=108, R M W=118$ ) LENGTH=2 DEFAULT=00B;
would perform the definition. The words FIELD, MICROPS, LENGTH, and DEFAULT are directives to the microprogram assembler.

Additional directives include IMPLY, STRING, KBUS, and ADDRESS. The use of these words, and other features of CROMIS are covered in the Series 3000 Cross Microprogramming System Specification.

A typical statement of the specification section might take the form:

7BH: LAB: ILR(R3) FFO STZ JFL(NC TC);

The number 7BH (hexadecimal) followed by a colon tells the assembler that the micro-instruction is assigned to row 7 column 11 of control memory (when control memory is treated as an array of 32 rows and 16 columns). The symbolic label LAB
(the colon indicates a label) is also associated with this location. $\operatorname{ILR}(\mathrm{R} 3)$ indicates that the contents of register 3 are to be conditionally incremented and copied to the AC register, while FFO forces the carry input to a logic zero, so that the increment operation does not take place. STZ indicates that the Z flip-flop is to be set by the results, so that, as no carry can result, the Z flip-flop will be set to a logic zero. These symbols are standard symbols, with ILR associated with the CPE and FFO and STZ associated with the MCU carry logic. The JFL tests the carry output line for a conditional jump to either the statement labeled NC or to the statement labeled TC. JFL is also a standard symbol. Note that, if the machine is pipelined, the conditional jump tests the results of the previous instruction, not of the present one. The semicolon indicates the end of the statement.

In the statement above, no information was provided for the K-Bus. It is assumed the assembler will provide the appropriate default value associated with the ILR operation, i.e., the K-Bus at all zeros.
The reader is referred to the Intel ${ }^{\circledR}$ Series 3000 Cross Microprogramming System Specification for detailed information concerning CROMIS.

## ASSIGNMENT TO CONTROL MEMORY

The nature of the MCU next state address control requires the programmer to assign control memory locations to each micro-instruction. While this may at first seem unfamiliar, it can usually be easily accomplished if the following sequence is followed:

1. The microprogram should be written without regard to address assignment. Then conditional jumps are assigned using the basic conditional jumps provided by the MCU (JFL, JCF, JZF, JPR, JLL, JRL, JPX), noting the number of possible destinations for the conditional jumps chosen. When a sequence of instructions is to be executed unconditionally and does not indicate what jump codes will be used to advance to the next state (unless the JCE enable feature is required), use the non-committal code JMP rather than selecting a JCC, JZR or JCR.
2. Prepare a state sequence flowchart for the program (see example, Figure 7). According to the programmer's preference, this may be done before, during or after the actual writing of the code. Label the conditional jump points on the flowchart.
3. Using the flowchart as a guide, perform the assignment. In general, conditional jumps should be assigned first, with clusters of conditional jumps assigned before isolated jumps. Leave long chains of unconditional sequences for last. The process of assignment can be assisted by using a diagram of the control memory showing the 32 rows and 16 columns. As each state is assigned, the control memory diagram is marked to show occupancy of that word and the flowchart marked to show the assignment of the state. With the assignment complete, the addresses are copied from the memory diagram.

One other procedure in microprogram memory assignment has been found to be useful. When the control memory diagram is marked as each state is assigned, it is helpful to include state linkage information in the diagram, i.e., memory location(s) that reference the current location and memory location(s) referenced by the current location. With the additional information, micro-instruction sequences can be easily traced on the control memory diagram.
The state linkage information can be quite useful when most of the microcode has been assigned and only a few locations are left to assign the remaining states. If reassignment of memory locations becomes necessary in order to assign the remaining microcode, or modify the existing microcode, the state linkage information will greatly simplify the task.

When reassignment becomes necessary, sequences of unconditional micro-instructions should be considered first since they are the easiest to move. Therefore, these types of states are useful to annotate.

In some cases, a particular sequence may be impossible to assign as written. For example, consider the following section of microprogram:

```
/* ENTER WITH INSTRUCTION DISPLACEMENT "D" IN AC, SAVE AT R9 */
    175: SDR(9) FF1 JPX{M0, M1, M2, M3, M4, M5, M6, M7, M8, M9, MA, MB, MC
        MD, ME, MF); /* ALSO TESTS HIGH 4 BITS OF MACRO-INSTRUCTION *
I* MO - MACRO INSTRUCTION GROUP 1, FETCH R2 *
    128: M0: ILR(R2) FFO JMP(M1P):
    129: M1: ILR(R3) FFO
    MIP: ADR(R9) FFO
```



Figure 6. Operation MIP Can Be Reached From Both M0 and M1 by Locating MIP in Row 0 or Duplicating it in Both Column 0 and Column 1

In the above example, MIP follows both M0 and M1. Since the row in which M0 and M1 reside is completely filled, MIP must be located in row zero (because the JZR jump operation allows a location in row zero to be reached from anywhere in memory). If row zero were already fully occupied, the assignment could not be made. However, in this case the state represented by MIP might be duplicated so that it can be reached from state M0 and M1. No extra execution time is added by this modification, although one more memory location is used.

When assigning to memory, row zero locations should be used judiciously, but not sparingly, because only they can be reached from anywhere else in the program using a single JZR jump function.

Finally, in a 512 -word microprogram memory there are 64 possible destination pairs for the JCF, JZF and JFL conditional jump functions, since all three use columns 2 and 3 or columns 10 and 11 as their jump target. It is therefore important to insure that enough destination pairs are available for the conditional jumps used in a microprogram.

## PROGRAMMING TECHNIQUES

Because of the flexibility of both the micro-operations and the architecture of the Series 3000 computing elements, a number of programming "tricks" can be used to implement a desired operation. As the programmer becomes more familiar with the set, he will find new ways to perform different functions. The list of operations given here are intended as examples. In general, the labels indicating assignments to memory are not shown. In all of the examples, KB is the name associated with the K-Bus field of the micro-instruction. Statements bounded by /*...*/ are comments and do not affect the assembly.

1. Forcing a fixed address to access a predetermined location in memory or to select a specific I/O device. (Also may be used to load literals.)

$$
\begin{aligned}
& \text { CLR(N) } \\
& \text { LMI(N) } \quad K B=D E S A D
\end{aligned}
$$

The first operation clears the register selected by N , while the second loads the logical OR of the contents of N and the contents of the K-Bus to the memory address register (MAR) of the CPE array and into register N. DESAD is a symbol for the desired address value previously defined by the programmer. The pair of micro-ops above may also be used to set any register to any desired constant, although the contents of the MAR are destroyed.
2. Any register may be set to all l's by the operation

$$
\operatorname{CSR}(N) \quad F F O
$$

3. A value read from memory or I/O into the AC may be split into bytes and stored in another register as follows:
```
SDR(N) FF1 KFFOO; /* STORE RIGHT BYTE INREGN */,
SDR(AC) FF1 KOOFF: I* SET LEFTBYTE OF AC TO ZERO %
```

where KFF00 is a symbol which causes the KBus to be set to 1111111100000000 in binary, and K00FF is a symbol for setting the K-Bus to 0000000011111111 in binary. The high order byte is placed in the upper byte of register N while the low order byte remains in the low position of the AC. The low byte of register N and high byte of the AC are cleared.
4. Sign Testing and Absolute Magnitude - To test sign bits most effectively, an inhibit operation at the CPE clock is very desirable. In the following examples the symbol INH implies a signal from the control memory to inhibit the CPE clock. This prevents modification of the AC register.
The operations

```
        TZR(AC) K8000 INH JFL(AP,AN):
AN: CIA(AC)
AP:
```

generate the absolute magnitude of AC in AC for the non-pipelined case (note K8000 implies 1000000000000000 on the K-Bus) while

|  | TZR(AC) K8000 | INH |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | NOP |  |  | JFL(AP,AN) ; |
| AN: | CIA(AC) |  |  |  |
| AP: |  |  |  |  |

performs the same operation for the pipelined case.

When two numbers in AC and T must be converted to positive numbers and the signs saved, as well as the sign of the product, the following routine may be used for a pipelined machine.

```
- enter with values in t.ac */
* first clear signarea .. register 9 for this example */
CLR(R9).
- next test signs of ac, thent -/
        TZR(AC) K8000 INH; /* TESTAC SIGNBIT */
        TZR(T) K8000 INH JFL(AP.AN); /* TESTTSIGNBIT */
        LMI(R9) K8000 FF1 JFL(TP,TN), / SETHIGHANDLOW ORDERBIT %
        CIA(AC) JFL(TP.TN): /. COMPLEMENTAC %/
        MM(R9) K4000 FFI JMP(NXOP): *SET BIT 15 *
        Cla(t): 1* COMPLEMENT T */
NXOP:
```

Upon reaching label NXOP, both AC and T will contain positive numbers (high order bit $=0$ ) and register 9 will contain a 1 in the high order bit if and only if AC was originally positive, a 1 in the second bit from the top if and only if $T$ was originally positive, and a zero in the low order bit if and only if the signs were the same. A one will appear in the second lowest order bit if and only if both numbers were originally positive. Execution of the sequence takes 5 micro-instruction cycles.
5. Pipelined Multiply - Assume that AC and T represent the partial product and multiplier respectively, while register 9 contains the multiplicand and register 8 will be used as a loop counter. Register 7 is used for temporary storage. It is assumed that both numbers are positive.

```
- set up loop COunter -
    MCL CSR(R8) K0000: SET R& TOFFFFHEX
        TZR(R8) KFFFO, : SET R8 TOFFFOHEX
/- ClEAR Partial product (aC) */
    CLR(AC):
* fetch and test multiplier low order bit *
        SRA(T):
1/ main loop exECute multiplier bit test. add if necessary */
    MLP: LMI(R8) FFI STZ JFLIMBZ.MB1). / INCREMENT LOOP COUNTERSAVE IN Z */
* adD Sequence -
    MB1: SOR(RT) FFI: /* SAVEACINREG7 */
        ILR(R9) FFO. / PLACE MULTIPLICAND, R9. INAC - /
        ALR(R7) FFO /- ADD MULTIPLICAND TO PARTIAL PRODUCT //
** NOW ROTATE, THEN TEST LOOP COUNT - SAVED IN Z */
I* NOTE PIPELINE ALLOWS USE OF Z FOR SHIFT BIT PROPAGATION */
/* NOTE THE SDR(R7), ILR(R9). AND ALR(R7) MICRO InStructions CAN BE
    REPLACED WITH AN AMMA MICRO-INSTRUCTION ELIMINATING Z INSTRUCTIONS
    RELACEO WITH AN AMA MICRO-INSTRUCTION ELIMINATING Z INSTRUCTIONS
    MBZ: SRAIACI FFO STZ. | SHIFTPARTIALPRODUCT, SAVE LSB */
    SRA(T) FFZ JZFIMLP.MEX); /: z TEST IF OF LOOP COUNTI */
MEX
```

Note that the pipeline causes the JZF (or a JCF) to test the contents of the flip-flop as set two or more instructions earlier.

A state sequence flow diagram for the multiply sequence might be drawn as shown in Figure 7.

Note that in Figure 7, each symbolically labeled state is noted, and each conditional jump is indicated and the conditions corresponding to each jump are noted. A flowchart like that of Figure 7 contains sufficient information to perform the assignment to memory. An assignment might be as shown in Figure 8.


Figure 7. State Sequence Flow Diagram Multiply Loop

|  | $\underset{0}{\mathrm{COL}}$ | $\underset{1}{\mathrm{COL}}$ | $\underset{2}{\mathrm{COL}}$ | $\underset{3}{\mathrm{COL}}$ | $\underset{4}{\mathrm{COL}}$ | $\underset{5}{\mathrm{COL}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROW 9 | MCL | $\begin{gathered} \mathrm{MCL} \\ +1 \end{gathered}$ | MLP | MEX | $\begin{gathered} \text { MCL } \\ +2 \end{gathered}$ | MCL +3 |
| ROW 10 | MB1 +1 | $\begin{gathered} \text { MB1 } \\ +2 \end{gathered}$ | MBZ | MB1 |  |  |
| Figure 8. An Assignment of the Multiply Loop to Control Memory |  |  |  |  |  |  |

Because MLP and MEX are the two destinations of a JZF jump function, they must be in the same row, in columns two and three respectively or in columns 10 and 11 respectively. Since MLP executes a JFL to MBZ, MB1, then MBZ and MB1 must be in the same pair of columns as MLP and MEX. For the example, rows 9 and 10 were chosen, and columns 2 and 3 , and the four states MLP, MEX, MBZ, MB1 are assigned first. Next the states following MBL (indicated by MB1 +1 and MB1+2) and MBZ are assigned. As all of these jumps are unconditional, the operations JCC, JCR, and JZR are used. As the JZR is usually reserved for entry to commonly used routines, only the JCC and JCR jumps are used here.

To demonstrate the techniques introduced above, a central processing unit design cycle will be carried through from initial specification to final microprogram memory assignment.

## A DESIGN EXAMPLE

The following design example illustrates some of the basic techniques which may be used in developing a central processor with the Intel ${ }^{\circledR}$ Series 3000 Bipolar Microcomputer Set. The basic design sequence consists of stating the machine objectives, then designing the hardware configuration and microprograms. For this example, it is assumed that the designer has the freedom to specify operation code assignments, and to modify the instruction set to take greatest advantage of the chip set's capabilities.

## Initial Specifications

Let the following list of design objectives represent the initial specifications for a central processor instruction set.

1. The machine should use a 16 -bit data path, with instructions containing an opcode portion and a data or displacement portion.
2. Machine registers should include a program counter, $P$, a stack pointer, $S$, an accumulator, A , an index register, X , and two base registers, $B$ and $E . B$ is a base register for data and $E$ is a base register for program. In addition, a carry flip-flop may be a bit in the status word, W.
3. References to memory for data should be relative to the $B$ register, using the displacement portion of the instruction (designated D). Memory reference modes include direct (Address $=B+D$ ), indirect (address equals the contents of $B+D$ ), and indirect indexed (address equals the value given by the sum of $X$ and the contents of the word at address B+D). Indirect and indirect-indexed modes should include both absolute and $B$ relative (i.e., the address is relative to the contents of the $B$ register) forms so that indirections may be computed both at time of assembly and during program execution.
4. Memory reference instructions include: load address to A, load data to A, AND data to A, OR data to A, XOR data to A, add data to A, subtract data from A, push address to stack, push data to stack, store $A$ at computed address, pop stack to computed address, load address to X , load data to X , add data to X , subtract data from $X$, store $X$ at computed address (operations involving $X$ may not need to implement indirect-indexed modes).
5. Immediate instructions using the displacement portion of the instruction as the data, include, load A, load X, add to A, add to X. A two word "load immediate" instruction may also be implemented.
6. Jump instructions include a short relative jump (Address $=\mathrm{P}+\mathrm{D}-\mathrm{K}$, where K is a constant), an indirect jump to an address relative to the $E$ base register, and an indirect call operation.
7. The call (to a subroutine) operation saves the $\mathrm{P}, \mathrm{E}, \mathrm{B}$, and W registers (global call), or the P register (local call) on the stack and loads the
$P$ register with the starting address of the routine. Similarly, a return instruction restores the appropriate registers. Some jumps may also be conditional, checking the status of the C flip-flop, or the sign or magnitude of the $A$ register.
8. Additional operations may involve manipulations of data in the $A$ and $X$ registers and the ability to move data between the X and the $\mathrm{W}, \mathrm{B}, \mathrm{E}$ or S registers.
9. Byte load and store operations should include automatic packing and unpacking of bytes in a 16-bit memory location.
10. Input/output instructions should use either the displacement or the X register to specify the I/O device address.

In addition to the definition of the macro-instruction set, the designer should also prepare descriptions of the initialization operations (i.e., at "power on'') and interrupt handling to be used. For this machine, let it be considered necessary for the machine to start at power up with $\mathrm{W}, \mathrm{A}$, and X cleared and for $S$ to be set to the contents of word $0, \mathrm{~B}$ to be set to the contents of word 1 of memory, E set to the contents of word 2 , and P set to the contents of the memory location pointed to by E.
Let I/O device 0 represent a source of interrupt level information (level requesting in) and a destination for current level out, consistent with the use of the 3214 Interrupt Control chip. In addition, let the low order bits of W contain current interrupt level information.

When servicing an interrupt, the processor will execute a jump to subroutine which will reload $P$ and $E$ while saving all registers except $S$ on the stack. The service routine will interrogate the interrupt hardware to determine the level of the request and will restore former status upon exit from the interrupt program. For this purpose, a return and restore status instruction will be provided.

In parallel with the specification of the design objectives, a first pass at the CPU's architecture can be made. The block diagram in Figure 9 shows a general CPU architecture as defined in the initial specification above.
The design example machine uses a pipelined architecture and includes a control structure which implements eight basic memory bus and clock operations. A 3-bit field is used to control this structure. The states for this field are designated


Figure 9. Block Diagram of CPU Architecture

NBO (No Bus Operation), INH (Inhibit CPE Clock), CNB (CPE uses bus), RMW (read modify write signal to memory - starts a read cycle and prevents release of bus until the CPUexecutes a write cycle), RRM (Request read cycle from memory), RWM (Request write to memory), RIN (Request input from an I/O device), and ROT (Request an output to an I/O device).

The stack has been designed to run "backwards" through memory, with a pop incrementing the
stack pointer and a push decrementing it. This direction is preferred, as it leaves the stack pointer pointing at the topmost entry in the stack. In addition, pops usually appear more often than pushes (pushes share code), and the increment operation requires fewer micro-instructions.

The designer must select the actual instructions to be used. Let the instructions and their associated mnemonics shown in Table I be selected in the first design pass.

Table I. Proposed Instruction Set


Table I. Proposed Instruction Set (continued)

| BYTE LOAD AND STORE GROUP |  |
| :--- | :--- |
| MNEMONIC | FUNCTION |
| LBA | Load byte absolute |
| LBR | Load byte relative |
| SBA | Store byte absolute |
| SBR | Store byte relative |
| Absolute mode: | Byte address $=(B+D)+X / 2$ |
| Relative mode: | Byte address $=(B+D)+B+X / 2$ |

The least significant bit of the X register is treated as the byte pointer in main memory as follows:
$X$ Reg. LSB $=0$ the left or high order byte is selected $=1$ the right or low order byte is selected
For load operations, the selected byte is loaded into the right byte position of the $A$ register and the left byte is cleared. For store operations, the right byte of the $A$ register is stored at the selected byte location leaving the unselected byte of the word unaltered.

| REGISTER MANIPULATION GROUP |  |
| :--- | :--- |
| MNEMONIC | FUNCTION |
| RAR | Rotate $A$ right, include CFF |
| RAX | Rotate $A$ and $X$ right, include CFF |
| SAX | Shift $A$ and $X$ right, preserve sign |
| SAL | Shift $A$ left, fill with zeros |
| The shift count is given by $D$ if $D$ is non-zero or by the |  |
| least significant seven bits of the $X$ register if $D$ is zero. |  |


| BASE AND STATUS REGISTER MOVE GROUP |  |
| :--- | :--- |
| MNEMONIC | FUNCTION |
| MSX | Move $S$ to $X$, adjust |
| MBX | Move B to $X$, adjust |
| MEX | Move E to $X$, adjust |
| MWX | Move $W$ to $X$, adjust |
| MXS | Move $X$ to $S$, adjust |
| MXB | Move $X$ to $B$, adjust |
| MXE | Move $X$ to $E$, adjust |
| MXW | Move $X$ to $W$, adjust |

The destination register is adjusted by $D-128$ (i.e., $D-128$ is added to the destination register).

|  | INPUT/OUTPUT GROUP |
| :--- | :--- |
| MNEMONIC | FUNCTION |
| IND | Input one word to the A register |
| OTD | Output one word from the A register |
| D serves as the address for the I/O port. |  |
| INX | Input one word to the A register |
| OTX | Output one word from the A register |

The X register provides the address for the I/O port.
Given the basic design objectives, the next step is to write the sequences of micro-instructions to implement the macro-instruction described above. Each macro-instruction must be assigned a unique operation code. The operation code (opcode) will be used by the 3001 MCU to generate the appropriate address for the micro-instruction which executes that macro-instruction.

## Macro-Instruction Decoding

To take full advantage of the 3001 MCU's eight input lines (SX0-3, PX4-7) for instruction decoding, all macro-instruction operations should be completely specified in an 8-bit opcode field and use the remaining 8 bits for displacement values. In Figure 10 the 8 -bit opcode of a macro-instruction being read in on the memory data bus is gated directly to the 3001 MCU . While the displacement is being stored in the CPE array, a JPX operation is


Figure 10. Macro-Instruction Decoding with the 3001
executed by the 3001 . The JPX operation executes a 16 way branch based on the 4 bits of the PX lines and also stores the 4 bits on the SX lines in the PR latches for later decoding. For best microcode efficiency then, the opcode field should be arranged in such a manner that the first 4 bits tested (by the JPX operation) select the initial processing (usually an address calculation) of the macro-instruction. A possible instruction format is shown in Figure 11.


Figure 11. Possible Macro-Instruction Format
In the case of the CPU design example, the initial processing involves address calculations and/or operand fetching. Table II contains the initial processing modes for the design example.

## Table II. Memory Modes

In the description below, the letters $\mathrm{A}, \mathrm{X}, \mathrm{B}, \mathrm{S}, \mathrm{P}, \mathrm{W}$, and E represent the contents of the respective registers. $D$ represents the 8 -bit displacement treàted as a positive number ranging from 0 to 255 . $D^{\prime}$ represents $D-128$. ( ) are used to designate contents of memory. For example, (B+D) means the contents of the memory location whose address is equal to the sum of the contents of $B$ and the displacement $D$. It is assumed that, when the instruction is fetched, $P$ is incremented prior to instruction execution.

## MEMORY REFERENCE MODES

1. Direct: Address $=B+D$
2. Indirect: Address $=(B+D)$
3. Indirect relative: Address $=(B+D)+B$
4. Indirect indexed: Address $=(B+D)+X$
5. Indirect indexed relative: Address $=(B+D)+B+X$

IMMEDIATE MODES

$$
\begin{aligned}
& \text { 6. } \text { If } D \neq 0, \text { Data }=D-128 \\
& \text { If } D=0, \text { Data }=(P), P=P+1
\end{aligned}
$$

## JUMP MODES

7. Jump relative: $\mathrm{P}=\mathrm{P}+\mathrm{D}-128$
8. Jump indirect: $P=(E+D)+E$
9. Call relative: $P=(E+D)+E$
10. Call indirect: $P=E^{\prime}+\left(E^{\prime}\right)$ where $E^{\prime}=E+(E+D)$

## REGISTER MODE

11. Fetch source register

Using the instruction format shown in Figure 11, the high order 4 bits (bits 12 to 15 ) will be used to select one of the modes listed in Table II. Thus, by executing a JPX operation, a 16 way branch on the PX0-PX3 bus can be performed to determine the address mode specified. At the same time the SX bus bits (the Operation Code field) will be stored in the PR latches for later use. A possible assignment of the first 4 bits (bits 12 through 15) might be as shown in Table III.

In addition to the initial address mode processing input/output, register to register, and other special function operations can be specified in the first 4 bits, as shown in Table III.

## Microprogram Implementation

Having assigned the first 4 bits of the macroinstruction operation code, the next 4 may be tentatively assigned. These 4 bits will have different meanings for different instruction classes. To improve microcode efficiency it is desirable to share as much code as possible between different microprogram segments. For example, the ADA and AAI instructions might share the add operation once the data has been fetched.

## MEMORY REFERENCE AND IMMEDIATE GROUP

The assignment shown in Table IV might be used for the memory reference and immediate group instructions. The clustering has been chosen in a way that should allow JPR and JLL and JRL micro-operations to be used effectively and to allow code sharing between the two groups.

An initial flowchart for the memory reference and immediate group instructions is shown in Figure 12. In the flowchart, the boxes indicate the operations performed. The appropriate jump operations (JPX, JLL and JRL) are indicated along with the bit patterns that select each box.

It is possible that when the actual code for the sequence is written, some improvements in efficiency may still be made. In addition, some of the boxes shown as dummies may be eliminated by suitable placement of the JLL and JRL instructions.
Knowledge of the MCU assignment restrictions may also influence some choices here. For example, the MCU provides twice as many possible JLL jump destinations as JRL jump destinations, while the sequence shown uses twice as many JRLs as JLLs. As a result, an easier assignment might be obtained if the JLLs and JRLs were exchanged, which is equivalent to a reassignment of the macrooperation codes.
Also, recognizing that the MCU's JCC type jump facilitates jumping from one JLL destination to another, it is desirable to assign the macro-operation codes so that operations which share final segments are aligned in columns. For example, the SDA instruction would typically be achieved by complementing the data, then adding it to A, which may share the code for ADA. As a result, a

Table III. Mode Bit Assignments

| ADDRESS MODE BITS | MODE | INITIAL PROCESS | SUBSEQUENT PROCESSING |
| :---: | :---: | :---: | :---: |
| 0000 | No operation |  |  |
| 0001 | Jump relative | $P+D^{\prime}$ | Condition testing |
| 0010 | Jumps (index, etc.) | $(E+D)+E$ |  |
| 0011 | Immediate | $\mathrm{D}^{\prime}$ or (P) | LAI, AAI, etc. |
| 0100 | Direct memory reference | B+D |  |
| 0101 | Indirect memory reference | $(B+D)$ |  |
| 0110 | Indirect index | $(B+D)+X$ | LAA, LDA, etc. |
| 0111 | Indirect index relative | $(B+D)+X+B$ |  |
| 1000 | 1/O input | $D \rightarrow$ MAR |  |
| 1001 | 1/O input | $X \rightarrow$ MAR |  |
| 1010 | 1/O output | $D \rightarrow$ MAR |  |
| 1011 | 1/O output | $X \rightarrow$ MAR |  |
| 1100 | Move group |  |  |
| 1101 | Special function group |  | Shift A |
| 1110 | Indirect relative memory reference | $(B+D)+B$ |  |
| 1111 | No operation |  |  |

Table IV. Memory Reference and Immediate Op Code Assignment

| OP FIELD <br> BITS | MEMORY <br> REFERENCE <br> FUNCTION | IMMEDIATE <br> FUNCTION |
| :---: | :---: | :---: |
| 0000 | ADA | AAI |
| 0001 | ADX | AXI |
| 0010 | NDA | NAI |
| 0011 | ODA | OAI |
| 0100 | LDA | LAI |
| 0101 | LDX | LXI |
| 0110 | PDS | PSI |
| 0111 | XDA | XAI |
| 1000 | LAA |  |
| 1001 | LAX |  |
| 1010 | PAS |  |
| 1011 | SDA |  |
| 1100 | SAM |  |
| 1101 | SXM |  |
| 1110 | PSM |  |
| 1111 | SDX |  |

better assignment of opcodes might be achieved by placing ADA and SDA in the same column. For example, see the assignment shown in Table V . Table V also assumes exchange of the JLL and JRL instructions.

Table V. Modified Memory Reference Op Code Assignments

| $0000=$ NDA | $0100=$ ODA | $1000=$ XDA | $1100=$ ADA |
| :--- | :--- | :--- | :--- |
| $0001=$ LDA | $0101=$ LDX | $1001=$ PDS | $1101=$ ADX |
| $0010=$ LAA | $0110=$ LAX | $1010=$ PAS | $1110=$ SDA |
| $0011=$ SAM | $0111=$ SX.M | $1011=$ PSM | $1111=$ SDX |

Except for those considerations mentioned above, the code is most easily written without regard to memory assignment. Also, it is assumed that reassignments of macro-operations codes are made when efficiency can be improved.
Let the CPE register assignments be made as shown in Table VI.

The code which follows represents the specification portion of the microprogram in which the various fields are identified, and symbols defined.

## CPU Design



Figure 12. First Pass of Memory Reference Group Flowchart

```
/* BIPOLAR MICROCOMPUTER MACRO-MACHINE
    REGISTER MACHINE--12/13/74
    UPDATED 3/18/75
    MACHINE HAS 7 REGISTERS AS FOLLOWS:
    A ACCUMULATOR RO
    X INDEX REGISTER R1
    P PROGRAM COUNTER R3
    S STACK POINTER R4
    B DATA BASE REG R5
    E PROG. BASE REG. R6
    W STATUS WORD R7
    C=CARRY,LINK FLIP-FLOP=HOB OF W
    DEFINITION OF KBUS FIELD */
```

| KB | FIELD LENGTH=4 DEFAULT $=0$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MICROPS(K0000=0 | K007F=1 | K000FF $=3$ | K7FFF |
|  | $K 8000=8$ | KFFOO $=12$ | KFF80 $=14$ | KFFFF=1 |
| KB | KBUS; |  |  |  |
| /* DEFINITION OF BUS CONTROL FIELD */ |  |  |  |  |
| MCF | FIELD LENGTH=3 | DEFAULT=0 |  |  |
|  | MICROPS $($ NBO $=000 \mathrm{~B}$ | INH=001B | RMW $=010 \mathrm{~B}$ | CNB |
|  | $\mathrm{RIN}=100 \mathrm{~B}$ | ROT $=101 \mathrm{~B}$ | $R \mathrm{RM}=110 \mathrm{~B}$ |  |
| /* | NBO NO BUS OPERATION |  |  |  |
| INH | INHIBIT CPE ARRAY |  |  |  |
| RMW | READ-MODIFY-WRITE |  |  |  |
| CNB | CPU NEEDS BUS |  |  |  |
| RIN | REQUEST INPUT |  |  |  |
| ROT | REQUEST OUTPUT |  |  |  |
| RRM | REQUEST READ MEM. |  |  |  |
| RWM | REQUEST WRITE MEM. |  |  |  |
| SET UP FOR SYMBOLIC REPRESENTATION OF REGISTER DESIGNATIONS * |  |  |  |  |
| A | STRING 'RO'; |  |  |  |
| X | STRING 'R1'; |  |  |  |
| P | STRING 'R3'; |  |  |  |
| S | STRING 'R4'; |  |  |  |
| B | STRING 'R5'; |  |  |  |
| E | STRING 'R6'; |  |  |  |
| W | STRING 'R7'; |  |  |  |
| /* SET UP A SPECIAL NO.OP STRING */ |  |  |  |  |
| NO.OP | STRING 'NOP(R3)'; |  |  |  |
| /* NEXT WE SPECIFY A DEFAULT TO FF1 IN THE FO FIELD FOR THE SDR |  |  |  |  |
| MICROP IN THE CPE FIELD. SDR IS NORMALLY USED AS A STORE |  |  |  |  |
| OPERATION. WHEN A DECREMENT OPERATION IS ALSO DESIRED, FFO |  |  |  |  |
| WILL HAVE TO BE EXPLICITLY SPECIFIED */ |  |  |  |  |
| SDR | IMPLY FO=11B; |  |  |  |

Table VI. Register Assignments

| R0 | $=A$ |
| ---: | :--- |
| R1 | $=X$ |
| R3 | $=P$ |
| R4 | $=S$ |
| R5 | $=B$ |
| R6 | $=E$ |
| R7 | $=W$ (C is high order bit of $W$ ) |

The next portion of the code represents the machine initialization (in which registers are set to initial values during power up), and the memory reference and immediate group of instructions. The
elementary flowchart followed is that of Figure 13, reflecting the reassignment shown in Table V.

A number of programming "tricks" can be found in the microcode. For example, the C flag of the MCU (not to be confused with the C flip-flop of the macro machine) is set each time the machine executes a fetch instruction by the SDR microoperation. SDR adds $111 \ldots 1$ to the AC (as masked by the K-Bus) so that whenever the carry input of the CPE array is a 1 , the masked AC register will be stored unchanged into the designated register, and the carry output of the CPE array will be 1 . Similarly, a ILR micro-operation (KBUS $=0$ ) with a carry-in of zero never generates a carry, so that it can be used to clear the C flag if so desired.


Figure 13. Second Pass of Memory Reference Group Flowchart

The C flag is used to implement a type of microcode subroutine where code is shared by two "calling" routines, one which leaves the C flag unchanged and the other which clears it. Upon exit from the shared code sequence, the C flag is tested giving a unique exit for each of the two calling routines (see Figure 14).

The inhibit operation, indicated by the "INH" micro-operation, inhibits the clock to the CPE array. For these operations the carry function and conditional jump results are the same as if the operation were executed. However, none of the CPE registers are altered when the clock is inhibited.


Figure 14. Microcode Subroutine Using the C-Flag to Determine Exit

The result is a number of "compare" or test micro-operations.

In general, row zero locations should be used sparingly because they are the only locations that can be reached from anywhere in microprogram memory using a single JZR micro-operation. During the first pass of the microprogram implementation, notes can be added to indicate where code might be saved if row zero locations are used.

A comrnon case of such microcode saving follows the execution of a JPR or JPX micro-operation. If the datum being tested by the JPR or JPX represents a macro-instruction operation code in which less than 16 modes are used, there is always the possibility that an invalid code might be encountered. Rather than have the machine behave unpredictably, it is better to have the machine execute some designated sequence for invalid macrooperation codes. As a result, all 16 locations reached by the JPX or JPR micro-operation must be considered occupied. Therefore, when it is desirable to have a single state follow each of several states reached by a single JPX or JPR microoperation, two possible methods can be used which do not require additional jump micro-operations:

1. Locate the single state in the row zero
2. Locate the single state in a column reached by a JCF or JZF micro-instruction and insure the corresponding ( C or Z ) flag is in the desired state.

As an example of this situation, consider the following sequence of micro-instructions (only labels and jumps shown):


In the sequence above, D0 through D15 occupy an entire row. The micro-instruction labeled D1A unconditionally follows both of those labeled D0 and D1. Since the row containing D0 through D15 is fully occupied, D1A cannot be assigned to that row. The only other unconditional jump which can reach a common location from more than one column is the JZR. However, such conditional jumps as JCF and JZF, where the condition is pre-set, can jump to a given location from up to eight sites in a given row, as illustrated in Figure 15.


Figure 15. Special Use of the Conditional Jump Functions

```
/* INITIALIZATION SEQUENCE
    ZERO A, X, AND W */
    INIT: CLR(A);
        CLR(X);
        GLR(W);
/* ZERO T AS TEMPORARY POINTER, WRITE W TO INTERRUPT STRUCTURE */
    CLR(T);
    LMI(T);
    ILR(W) ROT;
/* SET S = (0), T = 1 FOR NEXT OPERATION */
    LMI(T) FF1 RRM;
    ACM(AC) ;
    SDR(S);
/* SET B = (1), T = 2 FOR NEXT OPERATION */
    LMI(T) FF1 RRM;
    ACM(AC);
    SDR(B) STC; /* THIS SETS THE C FLAG TO INSURE
                                    A CORRECT JUMP TO XRTN */
```


## CPU Design

```
/* GET (2), JUMP TO XRTN TO SET E = (2), P = (E) */
    LMI(T) RRM;
    ACM(AC)
        JCF (*,XRTN);
/* FETCH SEQUENCE & START OF MACRO-INSTRUCTION PROCESSING
    P IS ISSUED TO MAR AND INCREMENTED, MACRO-INSTRUCTION
    IS FETCHED AND TESTED BY JPX MICRO-OPERATOR. NOTE
    FETCH IS IN LOCATION 15 TO STROBE INTERRUPT ON ENTRY. */
    FETCH: LMI(P) FF1 RRM;
/* LOAD DISPLACEMENT AND TEST FOR ZERO USING Z FLAG */
    LTM(AC) STZ K00FF;
/* SAVE DISPLACEMENT, TEST 4 BITS OF MACRO-OP. TEST IS
    DELAYED TO ALLOW PIPELINE PROPAGATION. ALSO C FLAG IS
    SET FOR LATER USE IN PSEUDO-SUBROUTINES. */
            SDR(R9) STC JPX(NAO,JREL,JIG,IMMD,DMRF,IMRF,IXMA,IXMB,IND,
                                INX,OTD,OTX,MVGP,SPFG,IRBM,NA 15);
/* UNASSIGNED OP-CODE GROUPS- -NOPS FOR THIS VERSION */
    NA0: NO.OP 
* IMMEDIATE GROUP OF MACRO-INSTRUCTIONS--TEST FOR LONG OR SHORT
    FORM--D IS IN AC AND R9--ADJUST AC BY -128 */
    IMMD: LMI(AC) KFF80 JZF(IMML,IMMS);
/* LONG FORM: FETCH NEXT WORD TO AC */
    IMML: LMI(P) FF1 RRM;
    ACM(AC) JRL(ILGA,ILPX,NAI1,NAI2);
/* SHORT FORM: NO PROCESSING NEEDED */
    IMMS: NO.OP JRL(ILGA,ILPX,NAI1,NAI2);
/* PREPROCESSING FOR ARITHMETIC AND LOGIC ROUTINES? NONE NEEDED */
    ILGA: NO.OP JLL(NDA,ODA,XDA,ADA);
    ILPX: NO.OP JLL(LDA,LDX,PDS,ADX)
/* NOTE: NAI1 AND NAI2 ARE NON-VALID INSTRUCTIONS!! THEY ARE
    MADE INTO NO-OPS IN THIS VERSION OF THE MACRO-MACHINE */
    NAl1: NO.OP JZR(FETCH);
    NAI2: NO.OP JZR(FETCH);
/* BASIC ARITHMETIC AND LOGIC PROCESSING--UPDATE C FF OF MACRO-
    MACHINE FOR ADA--TOGGLE IT ON CARRY FROM ADA */
    ADA: ADR(A);
    ADA1: NO.OP JFL(NCY,SCY);
    NCY: NO.OP JZR(FETCH);
    SCY: LMI(W) K8000 JZR(FETCH);
/* LOGICALS */
    NDA: ANR(A) JZR(FETCH);
    ODA: ORR(A) JZR(FETCH);
    XDA: CMR(AC); JZR(FETCH);
```

```
/* LDA AND LDX OPERATIONS */
    LDA: SDR(A) JZR(FETCH);
    LDX: SDR(X) JZR(FETCH);
/* STACK PUSH--ADVANCE STACK POINTER TO NEXT LOCATION (FOR THE
    REVERSE DIRECTION STACK--A DECREMENT OF S), THEN WRITE */
    PDS: DSM(S);
    PDS1: LMI(S) RWM JZR(FETCH);
/* ADX - SHARES CODE FOR ADA - ALSO TOGGLES C FF OF MACRO MACHINE */
    ADX: ADR(X) JMP(ADA1);
/* MEMORY REFERENCE INSTRUCTION GROUPS
    DIRECT--GET B+D INTO AC--ALSO R9 */
    DMRF: ILR(B);
    ALR(R9) JRL(MRV1,MRV2,MRAD,STPG);
/* INDIRECT-ABSOLUTE--GET (B+D) INTO AC--C FLAG USED FOR PSEUDO-SUBROUTINE */
    IMRF: ILR(B);
    IMRF1: ALR(R9);
    LMI(R9) RRM JCF(MADD,MLOAD);
    MLOAD: ACM(AC) JRL(MRV1,MRV2,MRAD,STPG);
/* NOTE: MADD WILL BE USED FOR OTHER INDIRECT OPERATIONS WHERE
    B, X, ETC. HAS BEEN LOADED TO R8 */
    MADD: ACM(AC);
    ALR(R8)
        JRL(MRV1,MRV2,MRAD,STPG);
/* INDIRECT INDEXED ABSOLUTE - CLEAR C FLAG, MOVE X TO R8 */
    IXMA: ILR(X)STC;
        SDR(R8);
/* NOTING THAT ASSIGNMENT RULES WOULD NOT ALLOW THE DESIRED
    JUMP TO IMRF UNLESS IXMA+1 WERE IN ROW ZERO- -AN EXTRA STATE
    IS ADDED HERE */
    IXMA2: ILR(B) JMP(IMRF1);
/* INDIRECT INDEXED RELATIVE - CLEAR C FLAG, PUT B+X IN R8 */
    IXMB: ILR(X)STC;
        SDR(R8);
        ILR(B);
        ADR(R8)
        JMP(IMRF);
/* INDIRECT RELATIVE (TO B) - CLEAR C FLAG, PUT B IN R8 */
    IRBM: ILR(B);
/* AGAIN ASSIGNMENT RULES PREVENT JUMPING TO IXMA+1 UNLESS IT IS
    LOCATED IN ROW ZERO- -PLACEMENT THERE COULD FREE TWO WORDS */
        SDR(R8) JMP(IXMA2);
/* THE FOLLOWING PROCEDURES IMPLEMENT THE BASIC PREPROCESSING FOR
    VALUE AND ADDRESS LOADING.
    VALUE-GROUP 1: GET (AC) IN AC */
    MRV1: LMI(AC) RRM;
            ACM(AC) JLL(NDA,ODA,XDA,ADA);
```

```
/* VALUE GROUP 2 */
    MRV2: LMI(AC) RRM;
        ACM(AC) JLL(LDA,LDX,PDS,ADX);
/* MRAD GROUP INCLUDES ADDRESS LOADS AND SUBTRACT FROM A */
    MRAD: NO.OP JLL(LAA,LAX,PAS,ISDA);
    LAA: SDR(A) JZR(FETCH);
    LAX: SDR(X) JZR(FETCH);
    PAS: DSM(S) JMP(PDS1);
/* FOR SUBTRACT, ADD 1'S COMPLEMENT PLUS 1 */
    ISDA: LMI(AC) RRM;
        LCM(AC);
        ADR(A) FF1 JMP(ADA1);
/* STPG GROUP INCLUDES STORES AND SUBTRACT FROM X */
    STPG: LMI(AC) JLL(SAM,SXM,PSM,SDX);
    SAM: ILR(A) RWM JZR(FETCH);
    SXM: ILR(X) RWM JZR(FETCH);
/* POP STACK TO MEMORY - SAVE ADDRESS, POP STACK */
    PSM: SDR(T);
        LMI(S) FF1 RRM;
        ACM(AC);
        LMI(T) RWM JZR(FETCH);
/* SUBTRACT FROM X */
    SDX: LMI(AC) RRM;
        LCM(AC);
        ADR(X)FF1 JMP(ADA1);
```

Thus the initialization procedure requires 16 words of microcode, the fetch sequence 3 , and the memory reference and immediate groups use a total of 57 words. In addition, two dummy locations (NAI1 and NAI2) are needed for unassigned macrooperation codes.

Sample execution times for some of the instructions may be estimated by counting the number of micro-instructions in the sequences and the number of read and write memory cycles. Allowing 150 nsec for each micro-instruction, and 400 nsec for each memory cycle, some representative execution times would be as shown in Table VII.

Table VII. Representative Execution Times

| INSTRUCTION | MICROCYCLES | READ CYCLES | WRITE CYCLES | EXECUTION TIME |
| :--- | :---: | :---: | :---: | :---: |
| ADA, direct | 10 | 2 | $2.3 \mu \mathrm{~S}$ |  |
| ADI, short | 9 | 1 | $1.75 \mu \mathrm{~S}$ |  |
| LDA | 8 | 2 | $2.0 \mu \mathrm{~S}$ |  |
| LAI, short | 7 | 1 | $1.45 \mu \mathrm{~S}$ |  |
| LDA, indirect index relative | 15 | 3 | $3.45 \mu \mathrm{~S}$ |  |

## JUMP GROUP

The next section shows the realization of the jump group instructions. Two basic classes, a jump relative to the program counter and an indirect jump through a table stored at the beginning of the program are represented. Conditional jumps include $A>0, \quad A \geqslant 0, \quad A=0, \quad A \neq 0, \quad A \leqslant 0, A<0, X \neq A, X>0$, $X \leqslant A, C=0$ and $C \neq 0$.

In addition, two classes of subroutine calls are provided; a local call which pushes P onto the stack, and jumps relative to $E$, and a global subroutine call which stores the $\mathrm{W}, \mathrm{B}, \mathrm{E}$, and P registers on stack and computes new values for $E$, the program base register, and P. Also, included in this section of microcode is the operation that pushes both A and X onto the stack.
Table VIII shows the opcode assignments for the various jump operations implemented. Except for
the conditional jumps, $X>A, X \leqslant A, X=A$ and $X \neq A$ which share a common subroutine and exit via a JLL jump, the opcode values were assigned arbitrarily.

A flowchart representing the jump coding is shown in Figure 16. During the microcoding of the sequence, two methods were evaluated. One used the JRL, JLL sequence of testing 2 bits of macrooperation code at a time, while the one actually selected uses a JPR macro-operation. The JPR test selected uses no more code than the JRL, JLL sequence method, and executes more rapidly. At one point (for the $X=A, X \neq A, X>A, X \leqslant A$ tests), code is shared as if it were part of a subroutine, then a JLL instruction is used to resolve the exit. This method is another example of a pseudosubroutine that saves microprogram memory. Use of this technique does put a constraint on the assignment of macro-operation codes.

Table VIII. Jump Instruction Group

| MNEMONIC | FUNCTION | RELATIVE |  | INDIRECT |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | M | 0 | M | 0 |
| JRU, JIU | Jump unconditional | 0001 | 0000 | 0010 | 0000 |
| JRGE, JIGE | Jump if $A \geqslant 0$ | 0001 | 0001 | 0010 | 0001 |
| JRLT, JILT | Jump if $A<0$ | 0001 | 0010 | 0010 | 0010 |
| JRXG,JIXG | Jump if $X>A$ | 0001 | 0011 | 0010 | 0011 |
| JREZ, JIEZ | Jump if $A=0$ | 0001 | 0100 | 0010 | 0100 |
| JRNZ, JINZ | Jump if $A \neq 0$ | 0001 | 0101 | 0010 | 0101 |
| JRCZ, JICZ | Jump if C=0 | 0001 | 0110 | 0010 | 0110 |
| JRXL, JIXL | Jump if $X \leqslant A$ | 0001 | 0111 | 0010 | 0111 |
| JRLE, JILE | Jump if $A \leqslant 0$ | 0001 | 1000 | 0010 | 1000 |
| JRGT, JIGT | Jump if $A>0$ | 0001 | 1001 | 0010 | 1001 |
| JRCN, JICN | Jump if $C \neq 0$ | 0001 | 1010 | 0010 | 1010 |
| JRXE,JIXE | Jump if $\mathrm{X}=\mathrm{A}$ | 0001 | 1011 | 0010 | 1011 |
| CVS | Call subroutine, push W, B, E, P | N.A. |  | 0010 | 1100 |
| PHAX | Push A, X onto stack | 0001 | 1101 | 0010. | 1101 |
| CLS | Call subroutine, push $P$ | N.A. |  | 0010 | 1110 |
| JRXN, JIXN | Jump if $X \neq A$ | 0001 | 1111 | 0010 | 1111 |
| Subroutine calls |  | Unconditional and conditional jumps |  |  |  |
| Local: | Push P to stack | Relative: |  | $P=P+D^{\prime}$ | where $D^{\prime}=D-128$ |
|  | $P=E+(E+D)$ |  | direct: | $\mathrm{P}=\mathrm{E}+(\mathrm{E}+$ |  |
| Value: | Push W, B, E, P to stack $\begin{aligned} & E=E+(E+D) \\ & P=E^{\prime}+\left(E^{\prime}\right) \text { where } E^{\prime}=E+(E+D) \end{aligned}$ |  |  |  |  |

## CPU Design



Figure 16. Jump Group Flowchart

```
/* JUMP GROUPS- -USE JPR MICRO-OPERATION TO RESOLVE CONDITION SELECTION
    DESTINATION ADDRESS IS COMPUTED FIRST- -PLACED IN AC AND R9
    JUMP RELATIVE TO P- -ADDRESS=P+D-128 */
```

    JREL: ILR(P);
    JRDR: LMI(AC) KFF80;
            ALR(R9)
                                    JPR(JUNC,JAGE,JALT,JXGA,JAEQ,JANE,JCEZ,JXLA,
                            JALE,JAGT,JCNZ,JXEA,CPSS,PXA,CLOP,JXNA);
    /* JUMP INDIRECT - GET E+(E+D) IN AC AND R9 */
JIG: ILR(E);
ADR(R9);
LMI(R9) RRM;
AMA(AC);
SDR(R9) JPR(JUNC,JAGE,JALT,JXGA,JAEQ,JANE,JCEZ,JXLA,
JALE,JAGT,JCNZ,JXEA,CPSS,PXA,CLOP,JXNA);

## /* UNCONDITIONAL JUMP */

JUNC: $\quad$ SDR(P)

```
/* TESTS FOR A.GE.0, ETC. */
```

JAGE: $\quad$ TZR(A) K8000 INH
JALT: $\quad$ TZR(A) K8000 INH
JAEQ: TZR(A)
JANE: TZR(A)

JZR(FETCH);

JMP(TTRU);
JMP(TFAL);
JMP(TTRU);
JMP(TFAL);

```
    JAGT: TZR(A) K8000 INH;
        TZR(A) JFL(APRE,ANPE);
    APRE: NO.OP JFL(JNT2,JTR2);
    ANPE: NO.OP JZR(FETCH);
    JALE: TZR(A) K8000 INH;
        TZR(A) JFL(APE2,AN2);
    APE2: NO.OP JFL(JTR1,JNT1);
    AN2: SDR(P) JZR(FETCH);
/* TESTS OF C FLIP-FLOP (HIGH ORDER BIT OF W) */
    JCEZ: TZR(W) K8000 INH JMP(TTRU);
    JCNZ: TZR(W) K8000 INH JMP(TFAL);
/* TEST EXECUTION FOR ABOVE TESTS - ROW ZERO USED */
    TTRU: NO.OP JFL(JTR1,JNT1);
    JTR1: SDR(P) JZR(FETCH);
    JNT1: NO.OP JZR(FETCH);
    TFAL: NO.OP JFL(JNT2,JTR2,);
    JNT2: NO.OP JZR(FETCH);
    JTR2: SDR(P) JZR(FETCH);
/* TESTS FOR X.GT.A, X.LE.A, X.EQ.A, X.NE.A--SHARED PSEUDO-
    SUBROUTINE USES JLL FOR AN EXIT TEST--ROUTINE ENTRY IN ROW O
    C FLAG IS SET FOR X.GT.A, FL TEST FOR X.EQ.A */
    JXGA: ILR(X) JMP(XATS);
    JXLA: ILR(X) JMP(XATS);
    JXEA: ILR(X) JMP(XATS);
    JXNA: ILR(X) JMP(XATS);
/* SAVE X AT T, FETCH AND COMPLEMENT A */
    XATS: SDR(T);
        ILR(A) STC; /* CLEAR C FLAG */
        CMA(AC);
/* ADD HOB'S OF A' AND X - CARRY MEANS X NEG., A.GE.0 */
        ADR(T) K8000;
/* EXECUTE PREVIOUS TEST, SET UP TO TEST HOB OF RESULT- -IF 1,
    THE SIGNS OF A AND X WERE THE SAME */
        TZR(T) K8000 INH JFL(TFEQ,TXNG);
/* TXNG IMPLIES X NEG AND A.GE.0- -I.E. X.NE.A AND X.LT.A- -DO A
    DUMMY OPERATION TO FORCE THE PROPER F FLAG */
    TXNG: ILR(A) JLL(JXGX,JXLX,JXEX,JXNX);
/* PERFORM A TEST ADDITION AND EXECUTE SIGN-EQUAL TEST
    C WILL BE SET IF SIGNS WERE THE SAME AND X.GT.A */
    TFEQ: ADR(T) STC K7FFF JFL(SNEQ,SWEQ);
/* SNEQ IMPLIES SIGNS NOT EQUAL- -I.E. X.GE.O, A NEG--X.GT.A */
    SNEQ: SDR(AC) STC; /* DUMMY OP TO SET C FLAG */
            NO.OP JLL(JXGX,JXLX,JXEX,JXNX);
```


## CPU Design

```
/* FOR SIGNS EQUAL, IF X=A RESULT WOULD BE 1111...1. INCREMENT
    WILL GENERATE A CARRY IF SO */
    SWEQ: ILR(AC) FF1 JLL(JXGX,JXLX,JXEX,JXNX);
/* EXECUTION OF JUMP TESTS */
    JXGX: ILR(R9) JCF(JNT2,JTR2);
    JXLX: ILR(R9) JCF(JTR1,JNT1);
    JXEX: ILR(R9) JFL(JNT2,JTR2);
    JXNX: ILR(R9) JFL(JTR1,JNT1);
/* SUBROUTINE CALLS
    CALL LOCAL AND PUSH W, B, E, P =CPSS
    CALL LOCAL AND PUSH P ONLY=CLOP
    CL FLAG IS USED FOR EXIT TEST AFTER PUSHING P */
    CPSS: DSM(S);
            ILR(W);
                    LMI(S) RWM;
    CPG2: DSM(S);
            ILR(B);
            LMI(S) RWM
            DSM(S);
            ILR(E);
            LMI(S) RWM;
            DSM(S);
            ILR(P);
    CLOP2: LMI(S) RWM;
/* E+(E+D) INTO AC */
            ILR(R9) JCF(LRTN,XRTN);
    XRTN: SDR(E);
            LMI(E) RRM;
            AMA(AC);
    LRTN: SDR(P) JZR(FETCH);
    CLOP: DSM(S);
            ILR(P) STC JMP(CLOP2);
/* PUSH INSTRUCTION */
    PXA: DSM(S);
            ILR(X);
            LMI(S) RWM;
            DSM(S);
            ILR(A);
            LMI(S) RWM JZR(FETCH);
```


## REGISTER MOVE AND SUBROUTINE RETURN GROUP

In this section of code, the Register Move and Subroutine Return group instructions are implemented. Both groups share the same JPX entry point, 1100B. Table $X$ shows the opcode values assigned to the macro-instructions.

To simplify the decoding for register selection (S, B, E or W) in the Register Move group, the two low order bits of the PR latch are used to modify the micro-instruction as it is strobed into the pipeline register. By tying the two PR latch outputs of the 3001 to the two low order bits of the CPE control field, a JCE jump function (which enables the PR
latch outputs) can be used to provide a wire OR of PR0, PR1 and F0, F1 (see Figure 17).


Figure 17. Wire-OR of $\mathrm{PO}_{0-1}$ and $\mathrm{F}_{0-1}$

Thus, in the micro-instruction

SDR(R7) JCE (MXRX)
the register group field F0-F3 is modified as shown in Table IX.

The microprogram sequence is shown in Figure 18.

Table X. Register Move and Subroutine Return Group

| MNEMONIC | FUNCTION | M | O |
| :--- | :--- | :---: | :---: |
| RLS | Pop P | 1100 | 1111 |
| RVS | Pop P, E, B, W | 1100 | 1101 |
| RSA | Pop A, X, P, E, B, W | 1100 | 1100 |
| PPAX | Pop A, X | 1100 | 1110 |
| MSX | Move S to X, adjust | 1100 | 0100 |
| MBX | Move B to X, adjust | 1100 | 0101 |
| MEX | Move E to X, adjust | 1100 | 0110 |
| MWX | Move W to X, adjust | 1100 | 0111 |
| MXS | Move X to S, adjust | 1100 | 0000 |
| MXB | Move X to B, adjust | 1100 | 0001 |
| MXE | Move X to E, adjust | 1100 | 0010 |
| MXW | Move X to W, adjust | 1100 | 0011 |
| NO.OP | Nothing implemented | 1100 | $10 \times X$ |

Table IX. Register Group Field F0-F3 Modification

| MICROPROGRAM <br> MEMORY OUTPUT <br> (F0-F3) | PR LATCH <br> OUTPUT | RESULT STORED IN <br> PIPELINE REGISTER | SELECTED REGISTER |
| :---: | :---: | :---: | :---: |
| 0111 | 00 | 0100 | S |
| 0111 | 01 | 0101 | B |
| 0111 | 10 | 0110 | E |
| 0111 | 11 | 0111 | W |



Figure 18. Register Move and Subroutine Return Group Flowchart

## CPU Design

```
/* MOVE GROUP OF INSTRUCTIONS--USES JCE TO SELECT REGISTER--NOTE
    THAT REGISTER ASSIGNMENT BECOMES IMPORTANT
    FIRST MODIFY D TO GET D-128 */
    MVGP: LMI(R9) KFF80 JLL(MVXR,MVRX,MOD,PGRP);
/* MOVE X TO REG. - GET X, MODIFY BY D'=D-128 */
    MVXR: ILR(X);
            ALR(R9);
            SDR(R7) JCE(MXRX); /* REGISTER OVERRIDE */
    MXRX: NOOP
                                    JZR(FETCH);
/* MOVE REG TO X - FETCH REG USING JCE OVERRIDE */
    MVRX: ILR(R7) JCE(MRXX);
    MRXX: ALR(R9) JMP(LDX);
/* MOD NOT IMPLEMENTED IN THIS VERSION */
    MOD: NO.OP JZR(FETCH);
/* ADJUST STACK AND RETURN GROUP
    PPAL--POPS A, X, P, E, B, AND W
    PPRA--POPS P, E, B, AND W
    PPAX--POPS ONLY A AND X
    POPP--POPS ONLY P */
    PGRP: ILR(R9);
            ADR(S) JRL(PPAL,PPRA,PPAX,POPP);
    PPAL: LMI(S) FF1 RRM;
            ACM(AC);
            SDR(A);
            LMI(S) FF1 RRM;
            ACM(AC) JCF(PAXE,PAXC);
    PAXC: SDR(X);
    PPRA: LMI(S) FF1 RRM;
            ACM(AC);
            SDR(P);
            LMI(S) FF1 RRM;
            ACM(AC);
            SDR(E);
            LMI(S) FF1 RRM;
            ACM(AC);
            SDR(B);
            LMI(S) FF1 RRM;
            ACM(AC);
            SDR(W);
/* RESTORE INTERRUPT STRUCTURE */
    CLR(T);
            LMI(T) ROT
    PAXE: SDR(X)
                                    JZR(FETCH);
    PPAX: ILR(AC) STC
                                    JMP(PPAL);
    POPP: LMI(S) FF1 RRM;
            ACM(AC) JMP(JUNC);
```


## SPECIAL FUNCTION GROUP

The JPX entry point 1101B is used as an entry point for the special function groups which include byte load and store, register manipulation, and the absolute subroutine call and increment and skip if zero instructions. Table XI lists the opcode values assigned to the instructions. A flowchart of the sequences is shown in Figure 19.
In order to execute a byte load or store operation efficiently, a byte swap capability (which exchanges the high and low order byte positions) is necessary. By wiring the data outputs of the high order byte to the I inputs of the low order byte, and the low order outputs to the high order I inputs, a byte swap operation can be performed (see Figure 20).
Note that with the configuration shown in Figure 20, a byte swap can be performed on either a memory word or the AC register of the CPE array by reading data in on the I-Bus inputs while performing a memory read or enabling the D-Bus, respectively.

Table XI. Special Function Groups

| MNEMONIC | FUNCTION | M | O |
| :---: | :--- | :---: | :---: |
| LBA | Load byte absolute | 1101 | 0000 |
| LBR | Load byte relative | 1101 | 0100 |
| SBA | Store byte absolute | 1101 | 1000 |
| SBR | Store byte relative | 1101 | 1100 |
| RAR | Rotate A right, include <br> CFF | 1101 | 0001 |
| RAX | Rotate A and X right, <br> include CFF | 1101 | 0101 |
| SAX | Shift A and X right, <br> preserve sign | 1101 | 1001 |
| SAL | Shift A left, fill with <br> zeros | 1101 | 1101 |
| ISZ | Increment and skif ip | 1101 | XX10 |
| CAS | zero <br> Call absolute, push | 1101 | XX11 |



Figure 19. Special Function Groups Flowchart


Figure 20. I-Bus Wired for Byte Swap

```
/* SPECIAL FUNCTION GROUP
    BYTE OPERATORS- -ADDR =(B+D)+B+X/2 OR (B+D)+X/2
    CALL TO (D) AND PUSH ALL
    SHIFT AND ROTATE GROUP
    INCREMENT AND SKIP
    FETCH B JUST IN CASE */
    SPFG: ILR(B) JRL(BYTE,RSGP,SCJG,ISJG);
/* BYTE GROUP--COMPUTE ADDR,STORE B IN CASE NEEDED */
    BYTE: SDR(R8);
        ADR(R9);
        ILR(X);
        SRA(AC) STC;
        LMI(R9) RRM;
        ACM(AC)
        JLL(LBYA,LBYR,SBYA,SBYR);
    LBYR: ALR(R8);
    LBYA: LMI(AC) RRM JCF(LBYT,RBYT);
    LBYT: LDI(AC) FF1 K00FF JMP(DBIA);
    RBYT: LTM(AC) K00FF;
    DBIA: SDR(A) JZR(FETCH);
    SBYR: ALR(R8);
    SBYA: LMI(AC); /* LOAD MAR FOR LATER USE */
        ILR(A);
        TZR(AC) KOOFF RRM JCF(STLB,STRB);
    STRB: LTM(T) KFF00;
    SRB1: ALR(T) RWM JZR(FETCH);
    STLB: LTM(T) K00FF;
        LDI(AC) FF1 CNB JMP(SRB1);
/* ROTATE GROUP
    ROTATE A WITH C- -ROTATE A AND X WITH C- -SHIFT A, X RIGHT, FILL
    WITH SIGN- -SHIFT A LEFT, FILL WITH ZEROES
```

```
    AT ENTRY, Z FLAG IS ZERO IF D=0. DUE TO PIPELINED OPERATION, IT IS
    THIS CONDITION THAT IS TESTED BY THE FIRST JZF */
    RSGP: TZR(W) STZ K8000 INH JZF(SZDS,SNZD);
    SZDS: ILR(X);
        SDR(R9) FFO K007F JLL(RACI, RAXI,SAXI,SLZI);
    SNZD: DSM(R9) JLL(RACI,RAXI,SAXI,SLZI);
    RACI: ILR(A) JMP(RUNR);
    RAXI: ILR(X);
        SDR(T) JMP(RACI);
    SAXI: TZR(A) STZ K8000 INH JMP(RAXI);
SLZI: ILR(A) JMP(RUNR);
/* MAIN ROTATION LOOP */
    RUNR: DSM(R9) STC JLL(RACR,RAXR,SAXR,SLZR);
    RACR: SRA(AC) FFZ STZ JFL(RSEX,RUNR);
    RAXR: SRA(AC) FFZ STZ;
        SRA(T) FFZ STZ JCF(RSEX,RUNR);
    SAXR: SRA(AC) FFZ STC;
        SRA(T) FFC JCF(RSEX,RUNR);
    SLZR: ADR(AC) STZ JFL(RSEX,RUNR);
    RSEX: SDR(A) JLL(RACF,RAXF,SAXF,SLZF);
    RACF: TZR(W) K7FFF JZF(SNCF,SSCF);
    SNCF: NO.OP JZR(FETCH);
    SSCF: LMI(W) K8000 JZR(FETCH);
    RAXF: ILR(T);
    RXF1: SDR(X) JMP(RACF);
    SAXF: ILR(T) JMP(RXF1);
    SLZF: TZR(W) K7FFF JZF(SNCF,SSCF);
/* SPECIAL CALL AND JUMP GROUP--CURRENTLY CONTAINS ONLY THE
    CALL TO (D) AND PUSH W,B,E,P--ALL 4 OPCODES DO THE SAME THING */
    SCJG: LMI(R9) RRM;
        ACM(AC);
        SDR(R9) JMP(CPSS);
/* INCREMENT AND SKIP GROUP--AGAIN 4 OPCODES ARE USED FOR ONE
    INSTRUCTION- LOCATION AT B+D IS INCREMENTED */
    ISJG: ALR(R9);
        LMI(R9) RMW;
        ACM(AC) FF1 RWM;
        NO.OP JFL(NOSK,SKIP);
    NOSK: NO.OP JZR(FETCH);
    SKIP: LMI(P)FF1 JZR(FETCH);
```


## CPU Design

## INPUT/OUTPUT GROUP

In this section of code, the input/output instructions are implemented. In conjunction with the memory address register, the bus control field

Table XII. Input/Output Group

| MNEMONIC | FUNCTION | M | O |
| :---: | :--- | :---: | :---: |
| IND | Input one word <br> A $\leftarrow(D)$ | 1000 | XXXX |
| OTD | Output one word <br> (D) $\leftarrow A$ | 1001 | XXXX |
| INX | Input one word <br> A $\leftarrow(X)$ <br> Output one word <br> $(X) \leftarrow A$ | 1010 | XXXX |
| OTX | O |  | XXXX |

generates a Request Input or Request Output to select an I/O port and specify the operation to be performed. Table XII lists the opcode values assigned to the macro-instructions. The flowchart in Figure 21 shows the microcode sequence used.

## INTERRUPTS

A basic means for microcoding interrupts when using the 3214 Interrupt Control Circuit involves forcing an alternate microprogram address which then leads to an interrupt handling routine. The interrupt handling routine interrogates the interrupt structure to determine the interrupting level. This level is rewritten to the interrupt structure to block further interrupts at the interrupting priority level or lower levels while enabling interrupts at higher levels.


Figure 21. Input/Output Flowchart

```
/* INTERRUPT- -UTILIZED CALL ROUTINES FOR REGISTER SAVING
    I/O DEVICE #O REPRESENTS EXTERNAL INTERRUPT STRUCTURE
    START BY PUSHING OLD VALUE OF STATUS */
    INTER: DSM(S);
        ILR(W);
        LMI(S) RWM;
/* READ INTERRUPTING LEVEL FROM EXTERNAL STRUCTURE */
    CLR(T);
        LMI(T) RIN;
        LTM(AC) KOOFF ROT; /* NOTE LEVEL REWRITTEN */
/* STORE PRIORITY IN W - SET C FLAG FOR PROPER LOADING OF REGISTERS */
    SDR(W) STC;
/* INTERRUPT ROUTINE STARTING ADDRESS IS COMPUTED IN R9 */
    LMI(W) RRM;
    ACM(AC);
    SDR(R9)
        JMP(CPG2);
```


## Microprogram Memory Assignment

Having written the actual code with minimal regard to memory assignment, the actual assignment to ROM must be performed. To assist in this function, a complete state (i.e., microcode instruction) flowchart should be prepared. Each machine state is represented by a dot in the state diagrams shown
below. Conditional jumps should be labeled as to type and condition corresponding to each destination. This information will be necessary when performing an assignment. No other information is needed on the flowchart, but it is quite useful to show any symbolic label that may be associated with a state.
initialization group


IMMEDIATE GROUP



JUMP GROUP (CONTINUED)


MOVE GROUP


SPECIAL FUNCTION GROUP




Once all of the state diagrams have been prepared, a number of steps may be followed to simplify the assignment procedure. First, the basic hardware characteristics dictate that INIT, FETCH, and INTER be located in microprogram memory locations 0,15 , and 255 (decimal), respectively. Then, note that each conditional jump has a limited range. As a result, when several conditional jumps follow one another in sequence, all may have to be located within a restricted range in microprogram memory. For JCF, JZF, JLL and JRL microinstructions, the calling instruction must be in the same block of eight rows as the destinations.

To do the best assignment, the most restricted set of micro-instructions should be assigned first. The most restricted groups of micro-instructions are usually associated with clusters of conditional jumps which must be located within a given range of memory. It is therefore very useful to catalog all such clusters of conditional jumps. Table XIII lists the clusters associated with this machine. In each case the conditional jump is identified by the jump micro-operation and the first of its destinations. Thus in Table XIII the symbol JRL(MRV1) really refers to the code JRL(MRV1, MRV2, MRAD, STPG). For this machine, there are only five clusters.

Table XIII. Conditional Jump Clusters

1. JPX (NAO)

JRL (ILGA), JRL (BYTE)
JLL (NDA), JLL (LDA), JLL (MVXR), JLL (RACI)
JZF (IMML), JZF (SZDS)
2. JRL (MRV1)

JLL (SAM), JLL (LAA)
JCF (MADD)
3. JLL (JXEX)

JFL (JTR1), JCF (JNT2)
4. JRL (PPAL)

JCF (PAXC)
5. JLL (RACR), JLL (RACF)

JCF (RSEX)
JZF (SNCF)

An examination of the flowcharts indicates that a simpler code might result if clusters one and five were combined because of the coupling between $\mathrm{JLL}(\mathrm{RACI})$ of cluster one and the JCF (RSEX) of cluster five. The combination of these two clusters represents the greatest degree of restriction, as within the same block of rows there would be one JPX, six JLL, two JRL, one JCF and three JZF micro-operations. In addition, the JLL(MVXR)
executes a JCE jump which uses an additional location within the JLL destination columns. However, the basic jump micro-operation characteristics do allow all of these conditional jumps to be placed within one block of eight rows.

To retain row zero, the conditional jumps of clusters one and five are placed in the last eight rows of the microprogram memory. In addition to the destinations, space must be reserved for the "calling" micro-instructions for each of the conditional jumps listed in the clusters.
Chart 1 shows an assignment of the conditional jumps of clusters one and five, together with some of the immediately related states. For the assignment procedure, a form like that of Chart 1 is used to show which microprogram memory locations are occupied and which are available. The format also aids visualization of valid jump micro-operations. As each state is assigned to its location in micro memory, the corresponding position on the state diagram is marked to show assignment. In this way, unassigned states are easily located on the state diagrams.

The information placed in the memory maps includes the state label or, for strings of states with no assigned label, the label of the nearest previously labeled state plus information to indicate how far from that labeled state the present state is. For example, INIT+2 is the second state after INIT.

The state assignment can proceed, with conditional jumps and short unconditional sequences being assigned before long unconditional sequences. Chart 2 shows the state assignment at a point when all states except those between INIT and FETCH, those between PPRA and FETCH, and those associated with IND, INX, OTD and OTX have been assigned.

For those states which have only one calling state (i.e., a state which has only one state jumping to it with a non-conditional jump) and only one target state (i.e., it makes a non-conditional jump to another state), two hexadecimal numbers are also written on the memory map. The number in the lower left-hand corner is the address of the calling state (first hex digit is the row, second hex digit is the column), and the number in the lower righthand corner is the address of the target state. This information will tell the designer at a glance which states can be easily moved in the process of memory assignment, and to which locations they can be moved. For instance, a state with its calling state and target state in the same row (or column) can be moved anywhere in that row (or column), and a
state with its target state in the row zero can be moved anywhere in the same row or column as its calling state.

As an example of how this information can be used, note that in Chart 2 state RAXI +1 has been assigned to location 090 H . However, when the INIT sequence is assigned, it becomes convenient to locate INIT +1 somewhere in column 0 . Since there are no available spaces in column 0 , the designer notes that state RAXI+1 has both its calling and target states in row 9 , and so RAXI+1 can be moved anywhere in row 9. In Chart 3, RAXI +1 has been reassigned to location 098 H , and INIT +1 has been assigned to location 090 H . This moving process will typically be frequently necessary in the assignment procedure, and thus it is quite useful to have this information right on the working memory map.

The final state assignments consist mostly of the long unconditional sequences. Row zero locations
may then be used freely. In those cases where extra states were used to avoid the use of row zero locations, the assignment may be reconsidered. For this machine, the operations IND, INX, OTD and OTX were rewritten to utilize row zero locations. Figure 22 shows the revised flow diagram for these four operations.

The final assignment is as shown in Chart 3. Two locations remain.


Figure 22. IND, INX, OTD and OTX Revised Flow Diagram

```
/* INPUT AND OUTPUT--CURRENT VERSION DOES NOT DECODE INTO
    SUBGROUPS- -ALSO ROW ZERO IS USED TO SAVE CODE */
    IND: LMI(R9) RIN;
    IND1: ACM(AC);
        SDR(A) JZR(FETCH);
    INX: LMI(X)RIN JMP(IND1);
    OTD: LMI(R9);
    OTD1: ILR(A) ROT JZR(FETCH);
    OTX: LMI(X) JMP(OTD1);
```


## CONCLUSION

In the central processor design example described above, the final definition of the central processor macro-instruction set evolved as the microprograms were being implemented. In many instances, it was necessary to modify the macro-instruction opcode assignment in order to take full advantage of the capabilities of the Series 3000 architecture. Macroinstruction operations were also redefined to add more flexibility as microprogramming techniques improved.

The microprograms were implemented without regard to memory assignment except in cases where code sharing between micro-instruction opcode assignments were critical. Actual assignment of the micro-instructions to memory involved a very small portion of the design cycle. The 3001 MCU's
ability to decode macro-instruction opcodes and large repertoire of conditional and unconditional jump operations resulted in both efficient microprograms and complete memory utilization. Only two memory locations remained unused after the microcoding was complete.

The central processor developed in this application note is used as a design example only, and therefore does not represent a complete central processor or an instruction set designed for a specific application. However, because of the microprogrammability of the Series 3000 family, the same basic organization can be tailored to a wide range of operating environments from I/O processing to data processing and dedicated arithmetic computation.

Chart 1


Chart 2

|  |  |  | JFL, JCF, JZF COLUMN RESTRICT$f, c, z=0 \quad f, c, z=1$ |  | JLL COLUMN RESTRICT |  |  |  |  |  | JFL, JCF, JZF COLUMN RESTRICT$f, c, z=0 \quad f, c, z=1$ |  | JRL COLUMN RESTRICT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 00 | INIT | JAGT + 1 | JTR 1 | JNT 1 | TFAL | TTRU |  | JALE+1 |  | MADD +1 | IMRF $1+1$ | XATS |  | CLOP2 |  | FETCH |
| 01 | $\begin{aligned} & \text { SNEQ+1 } \\ & 12 \end{aligned}$ |  | SNEQ | SWEQ | LBYA | LBYR | SBYA | SBYR | $\begin{aligned} & \text { SBYA }+1 \\ & 16 \quad 79 \end{aligned}$ | $\begin{array}{\|l} \text { SBYA+2 } \\ 18 \end{array}$ | STLB | STRB | $\begin{aligned} & \text { STLB+1 } \\ & \text { 1A } 1 \mathrm{D} \end{aligned}$ | SRBI |  | $\mathrm{FETCH}+1$ $\text { OF } 9 \mathrm{~F}$ |
| 02 | DBIA |  | LBYT | RBYT | JXGX | JXLX | JXEX | JXNX |  |  |  |  |  | $\begin{array}{\|l\|} \hline \text { PPRA }+1 \\ \text { DD } 2 F \\ \hline \end{array}$ | $\begin{aligned} & B Y T E+5 \\ & A E \\ & \hline \end{aligned}$ |  |
| 03 | JUNC | JAGE | JALT | JXGA | JAEQ | JANE | JCEZ | JXLA | JALE | JAGT | JCNZ | JXEA | CPSS | PXA | CLOP | JXNA |
| 04 | $\begin{aligned} & \text { PXA }+2 \\ & 4 \mathrm{D} \quad 70 \\ & \hline \end{aligned}$ |  | APE2 | AN2 |  | $\begin{aligned} & 1 \times M B+3 \\ & 47 \quad 85 \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 1 X M A+1 \\ 86 \quad 56 \\ \hline \end{array}$ | $\begin{aligned} & 1 \times M B+2 \\ & 57 \quad 45 \end{aligned}$ |  |  |  | $\begin{aligned} & \text { XATS }+1 \\ & \text { OB } \quad 5 B \end{aligned}$ |  | $\begin{array}{\|l\|l\|} \hline \text { PXA }+1 \\ 3 D \quad 40 \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline \text { SCJG }+1 \\ \text { CE } & \text { CC } \\ \hline \end{array}$ |  |
| 05 | $\begin{aligned} & \mathrm{JIG}+3 \\ & \mathrm{EO} \quad 60 \end{aligned}$ | $\begin{aligned} & \text { XATS+4 } \\ & 5 A \end{aligned}$ | TFEQ | TXNG | $\begin{aligned} & \text { DMRF+1 } \\ & 84 \end{aligned}$ | IMRF 1 | IXMA2 | $\begin{aligned} & 1 \times M B+1 \\ & 87 \quad 47 \end{aligned}$ | INTER+3 <br> 5F 59 | $\begin{aligned} & \hline \text { INTER }+4 \\ & 5869 \end{aligned}$ | $\begin{aligned} & \text { XATS }+3 \\ & 5 B \quad 51 \end{aligned}$ | $\begin{aligned} & \text { XATS+2 } \\ & 4 B \quad 5 A \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline \text { CPSS+1 } \\ 3 C & 5 D \end{array}$ | $\begin{array}{ll} \text { CPSS }+2 \\ 5 \mathrm{C} & A D \end{array}$ | $\begin{aligned} & \text { IRBM+1 } \\ & 8 \mathrm{E} \quad 56 \end{aligned}$ | INTER+2 <br> BF 58 |
| 06 | $\begin{aligned} & \mathrm{JIG}+4 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { JRDR + } 1 \\ & 71 \end{aligned}$ | JNT2 | JTR 1 | LAA | LAX | PAS | ISDA | $\begin{aligned} & \text { ISDA+1 } \\ & 67 \text { F8 } \end{aligned}$ | INTER+5 59 6C | MADD | MLOAD | $\begin{array}{\|l\|} \hline \text { INTER+6 } \\ 696 \mathrm{D} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { INTER }+7 \\ 6 \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { CLOP }+1 \\ & 3 E \quad 0 D \\ & \hline \end{aligned}$ | INTER+8 60 AF |
| 07 | $\begin{aligned} & \text { PXA }+3 \\ & 40 \quad F 0 \end{aligned}$ | JRDR <br> 8161 | APRE | ANPE | SAM | SXM | PSM | SDX | $\begin{aligned} & \text { PSM }+1 \\ & 76 \quad \text { A8 } \end{aligned}$ | $\begin{array}{r} \text { SDX }+1 \\ 77 \quad \text { F9 } \end{array}$ | $\begin{array}{\|l\|l\|} \hline \mathrm{CPG} 2+2 \\ \mathrm{AA} \quad 7 B \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { CPG2+3 } \\ 7 \mathrm{~A} \quad \mathrm{~EB} \\ \hline \end{array}$ | MRV1 | MRV2 | MRAD | STPG |
| 08 | NAO | JRLE | JIG | IMMD | DMRF | IMRF | IXMA | IXMB | IND | INX | OTD | OTX | MVGP | SPFG | IRBM | NA 15 |
| 09 | $\begin{aligned} & \text { RAXI }+1 \\ & 95 \quad 94 \end{aligned}$ |  | RSEX | RUNR | RACI | RAXI | SAXI | SLZJ |  | $\begin{aligned} & \text { SZDS }+1 \\ & 9 \mathrm{~A} \end{aligned}$ | SXDS | SNZD | $\begin{array}{\|l\|} \hline \text { MRV } 1+1 \\ \text { 7C } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { MRV2+1 } \\ \text { 7D } \\ \hline \end{array}$ |  | $\begin{aligned} & \text { FETCH+2 } \\ & 1 \mathrm{~F} \end{aligned}$ |
| 0A | $\begin{aligned} & \text { RAXR }+1 \\ & \text { A4 } \end{aligned}$ | $\begin{aligned} & \text { SAXR+1 } \\ & \text { A6 } \end{aligned}$ | SNCF | SSCF | RACR | RAXR | SAXR | SLZR | $\begin{aligned} & \text { PSM }+2 \\ & 78 \quad \text { B8 } \end{aligned}$ | $\begin{aligned} & \text { ISJG+3 } \\ & \text { D9 } \end{aligned}$ | $\begin{aligned} & \text { CPG2+1 } \\ & A D \quad 7 A \end{aligned}$ | $\begin{aligned} & B Y T E+3 \\ & A C \quad A E \end{aligned}$ | $\begin{aligned} & B Y T E+2 \\ & B C \quad A B \end{aligned}$ | CPG2 | $\begin{aligned} & B Y T E+4 \\ & A B \quad 2 E \end{aligned}$ | $\begin{aligned} & \text { INTER+9 } \\ & 6 F \text { AD } \end{aligned}$ |
| 0B | RXFI | $\begin{aligned} & \mathrm{IMML}+1 \\ & \mathrm{~B} 2 \end{aligned}$ | IMML | IMMS | RACF | RAXF | SAXF | SLZF | $\begin{aligned} & \hline \text { PSM }+3 \\ & \text { A8 } \quad 0 \mathrm{~F} \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline \text { XRTN+2 } \\ \text { B9 BA } \\ \hline \end{array}$ | LRTN | XRTN | $\begin{array}{\|l\|} \hline \text { BYTE }+1 \\ \text { CC AC } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { CLOP2+1 } \\ \hline 0 \mathrm{D} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline X R T N+1 \\ \text { BB B9 } \end{array}$ | $\begin{aligned} & \text { INTER+1 } \\ & \text { FF } 5 F \end{aligned}$ |
| OC | $\begin{aligned} & \mathrm{MVXR+1} \\ & \mathrm{C} 4 \quad \mathrm{Cl} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{MVXR}+2 \\ & \mathrm{Co} \\ & \hline \end{aligned}$ | NCY | SCY | MVXR | MVRX | MOD | PGRP | $\begin{aligned} & \text { PGRP }+1 \\ & \text { C7 } \end{aligned}$ | $$ | NOSK | SKIP | BYTE | RSGP | SCJG | ISJG |
| OD | $\begin{aligned} & \text { POPP }+1 \\ & \text { DF } \quad 30 \end{aligned}$ | $\begin{aligned} & \text { XDA+1 } \\ & \text { D6 OF } \end{aligned}$ | $\begin{aligned} & \text { CPG2+7 } \\ & \text { F2 } 0 \mathrm{D} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { PPAL+1 } \\ & \text { DC D8 } \end{aligned}$ | NDA | ODA | XDA | ADA | $\begin{aligned} & \text { PPAL+2 } \\ & \text { D3 E8 } \end{aligned}$ | $\begin{aligned} & \hline \text { ISJG }+2 \\ & \text { D9 A9 } \\ & \hline \end{aligned}$ | PAXE | PAXC | PPAL | PPRA | PPAX | POPP |
| OE | $\begin{aligned} & \mathrm{JIG}+2 \\ & \text { E2 } \quad 50 \\ & \hline \end{aligned}$ | M $\mathrm{XRX}^{\text {I }}$ | $\begin{aligned} & \mathrm{JIG}+1 \\ & 82 \quad \mathrm{EO} \\ & \hline \end{aligned}$ |  | LDA | LDX | PDS | ADX | $\begin{aligned} & \text { PPAL+3 } \\ & \text { D8 E9 } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { PPAL+4 } \\ \text { E8 } \\ \hline \end{array}$ |  | $\begin{aligned} & \text { CPG2+4 } \\ & 7 B \quad \text { FB } \end{aligned}$ | ILGA | ILPX | NAII | NAI2 |
| OF | $\begin{aligned} & \text { PXA }+4 \\ & 70 \quad \mathrm{~F} \end{aligned}$ | $P X A+5$ <br> FO OF | $\begin{aligned} & \text { CPG2+6 } \\ & \text { FB D2 } \end{aligned}$ |  |  | MRXX | PDS 1 | ADA 1 | $\begin{aligned} & \text { ISDA }+2 \\ & 68 \mathrm{F7} \end{aligned}$ | $\begin{aligned} & \text { SDX }+2 \\ & 79 \text { F7 } \end{aligned}$ |  | $\begin{aligned} & \text { CPG } 2+5 \\ & \text { EB F2 } \end{aligned}$ |  |  |  | INTER |

Chart 3

|  |  |  | JFL, JCF, JZF COLUMN RESTRICT$f, c, z=0 \quad f, c, z=1$ |  | JLL COLUMN RESTRICT |  |  |  |  |  | JFL, JCF, JZF COLUMN RESTRICT$f, c, z=0 \quad f, c, z=1$ |  | JRL COLUMN RESTRICT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 00 | INIT | JAGT+1 | JTR 1 | JNT 1 | TFAL | TTRU | OTD1 | JALE+1 | IND1 | MADD+1 | IMRF 1+1 | XATS | $\begin{array}{r} \text { INIT+12 } \\ \text { FC } \end{array}$ | CLOP2 | PPRA +4 $1 E$ | FETCH |
| 01 | $\begin{aligned} & \text { SNEQ+1. } \\ & 12 \end{aligned}$ | $\begin{aligned} & \hline \text { INIT+4 } \\ & 21 \quad 41 \end{aligned}$ | SNEQ | SWEQ | LBYA | LBYR | SBYA | SBYR | $\begin{aligned} & \hline \text { SBYA }+1 \\ & 16 \quad 79 \end{aligned}$ | $\begin{aligned} & \text { SBYA+2 } \\ & 18 \end{aligned}$ | STLB | STRB | $\begin{aligned} & \text { STLB+1 } \\ & \text { 1A 1D } \end{aligned}$ | SRBI | $\begin{aligned} & \text { PPRA+5 } \\ & \text { OE } 9 E \end{aligned}$ | $\overline{\mathrm{FETCH}+1}$ $0 F 9 F$ |
| 02 | DBIA | $\begin{array}{ll} \hline \text { INIT+3 } \\ 91 \quad 11 \end{array}$ | LBYT | RBYT | JXGX | JXLX | JXEX | JXNX | INDI +1 08 OF | $\begin{aligned} & \text { PPRA+13 } \\ & 2 B \text { OF } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { PPRA }+11 \\ \text { EA 2B } \\ \hline \end{array}$ | $\begin{aligned} & \text { PPRA+12 } \\ & 2 A \quad 29 \end{aligned}$ |  | $\begin{aligned} & \text { PPRA+1 } \\ & \text { DD } 2 F \end{aligned}$ | $\begin{aligned} & \text { BYTE+5 } \\ & \text { AE } \end{aligned}$ | $\begin{aligned} & \text { PPRA+2 } \\ & 2 D \quad 4 F \end{aligned}$ |
| 03 | JUNC | JAGE | JALT | JXGA | JAEQ | JANE | JCEZ | JXLA | JALE | JAGT | JCNZ | JXEA | CPSS | PXA | CLOP | JXNA |
| 04 | $\begin{aligned} & \hline \text { PXA+2 } \\ & 4 D \quad 70 \end{aligned}$ | $\begin{aligned} & \hline \text { INIT+5 } \\ & 11 \quad 44 \end{aligned}$ | APE2 | AN2 | $$ | $\begin{aligned} & \text { IXMB+3 } \\ & 4785 \end{aligned}$ | $\begin{aligned} & \text { IXMA+1 } \\ & 86 \quad 56 \end{aligned}$ | $\begin{array}{ll} \hline 1 X M B+2 \\ 57 & 45 \end{array}$ | $\begin{aligned} & \text { INIT }+11 \\ & 49 \quad 0 C \end{aligned}$ | $\begin{aligned} & \text { INIT }+10 \\ & 4 \mathrm{~A} \\ & \hline \end{aligned}$ | $\begin{array}{\|lr} \hline \text { INIT+9 } \\ \text { FA } 49 \end{array}$ | $\begin{aligned} & \text { XATS +1 } \\ & 0 B \quad 5 B \end{aligned}$ | $\begin{aligned} & \text { SCJG+2 } \\ & 4 E \quad 3 C \end{aligned}$ | $\begin{array}{\|lr} \text { PXA+1 } \\ 3 D & 40 \end{array}$ | $$ | $\begin{aligned} & \text { PPRA+3 } \\ & 2 F \quad 0 E \end{aligned}$ |
| 05 | $\begin{aligned} & \mathrm{JIG}+3 \\ & \mathrm{EO} \quad 60 \end{aligned}$ | $\begin{aligned} & \text { XATS }+4 \\ & 5 A \end{aligned}$ | TFEQ | TXNG | $\begin{aligned} & \text { DMRF+1 } \\ & 84 \end{aligned}$ | IMRF 1 | IXMA2 | $\begin{aligned} & \text { IXMB }+1 \\ & 87 \quad 47 \end{aligned}$ | INTER+3 5F 59 | $\begin{aligned} & \text { INTER+4 } \\ & 58 \quad 69 \end{aligned}$ | XATS+3 5B 51 | $\begin{aligned} & \text { XATS+2 } \\ & 4 B \quad 5 A \end{aligned}$ | $\begin{aligned} & \text { CPSS+1 } \\ & 3 C \quad 5 D \end{aligned}$ | CPSS +2 <br> 5C AD | $\text { IRBM }+1$ $8 \mathrm{E} \quad 56$ | INTER+2 <br> BF 58 |
| 06 | $\begin{aligned} & \mathrm{JIG}+4 \\ & 50 \end{aligned}$ | $\begin{aligned} & \text { JRDR +1 } \\ & 71 \end{aligned}$ | JNT2 | JTR1 | LAA | LAX | PAS | ISDA | $\begin{aligned} & \text { ISDA+1 } \\ & 67 \quad \text { F8 } \end{aligned}$ | $\begin{aligned} & \text { INTER +5 } \\ & 596 \mathrm{C} \end{aligned}$ | MADD | MLOAD | $\begin{aligned} & \text { INTER+6 } \\ & 696 D \end{aligned}$ | $\begin{aligned} & \text { INTER }+7 \\ & \text { 6C } 6 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & \text { CLOP+1 } \\ & 3 E \quad 0 D \end{aligned}$ | INTER+8 <br> 6D AF |
| 07 | $\begin{aligned} & \text { PXA+3 } \\ & 40 \text { FO } \end{aligned}$ | JRDR <br> 8161 | APRE | ANPE | SAM | SXM | PSM | SDX | $\begin{aligned} & \text { PSM }+1 \\ & 76 \quad \text { A8 } \end{aligned}$ | $\begin{array}{rr} \text { SDX+1 } \\ 77 & \text { F9 } \end{array}$ | $\begin{aligned} & \hline \text { CPG2+2 } \\ & \text { AA 7B } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { CPG2+3 } \\ 7 A \quad E B \end{array}$ | MRV1 | MRV2 | MRAD | STPG |
| 08 | NAO | JRLE | JIG | IMMD | DMRF | IMRF | IXMA | IXMB | IND | INX | OTD | OTX | MVGP | SPFG | IRBM | NA 15 |
| 09 | $\begin{aligned} & \text { INIT+1 } \\ & 00 \quad 91 \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline \text { INIT+2 } \\ 90 \quad 21 \end{array}$ | RSEX | RUNR | RACI | RAXI | SAXI | SLZJ | $\begin{aligned} & \text { RAXI }+1 \\ & 95 \quad 94 \end{aligned}$ | $\begin{aligned} & \text { SZDS+1 } \\ & 9 A \end{aligned}$ | SXDS | SNZD | $\begin{aligned} & \text { MRV1+1 } \\ & \text { 7C } \end{aligned}$ | $\begin{aligned} & \text { MRV2+1 } \\ & 7 D \end{aligned}$ | PPRA+6 <br> 1E FE | $\begin{aligned} & \text { FETCH }+2 \\ & 1 \mathrm{~F} \end{aligned}$ |
| OA | $\begin{aligned} & \text { RAXR+1 } \\ & \text { A4 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { SAXR }+1 \\ \text { A6 } \\ \hline \end{array}$ | SNCF | SSCF | RACR | RAXR | SAXR | SLZR | $\begin{aligned} & \text { PSM }+2 \\ & 78 \quad \text { B8 } \end{aligned}$ | $\begin{array}{\|l} \hline \text { ISJG }+3 \\ \text { D9 } \end{array}$ | $\begin{aligned} & \text { CPG2+1 } \\ & \text { AD } 7 \mathrm{~A} \\ & \hline \end{aligned}$ | BYTE+3 <br> AC AE | $\begin{aligned} & \text { BYTE+2 } \\ & \text { BC AB } \end{aligned}$ | CPG2 | $\begin{aligned} & \text { BYTE }+4 \\ & \text { AB } 2 \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { INTER+9 } \\ & 6 F \quad A D \end{aligned}$ |
| OB | RXFI | $\begin{array}{\|l\|} \hline \text { IMML+1 } \\ \text { B2 } \\ \hline \end{array}$ | IMML | IMMS | RACF | RAXF | SAXF | SLZF | $\begin{aligned} & \text { PSM }+3 \\ & \text { A8 } \quad \mathrm{FF} \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { XRTN+2 } \\ \text { B9 BA } \\ \hline \end{array}$ | LRTN | XRTN | BYTE+1 <br> CC AC | $\begin{array}{\|l\|} \hline \text { CLOP2+1 } \\ \text { OD } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { XRTN }+1 \\ \text { BB } \\ \hline \end{array}$ | $\begin{aligned} & \text { INTER+1 } \\ & \text { FF } 5 \mathrm{~F} \end{aligned}$ |
| OC | $\begin{aligned} & \text { MVXR+1 } \\ & \text { C4 C1 } \end{aligned}$ | $\begin{aligned} & \mathrm{MV} \times \mathrm{R}+2 \\ & \mathrm{C} 0 \end{aligned}$ | NCY | SCY | MVXR | MVRX | MOD | PGRP | $\begin{aligned} & \text { PGRP }+1 \\ & \text { C7 } \end{aligned}$ |  | NOSK | SKIP | BYTE | RSGP | SCJG | ISJG |
| OD | $\begin{aligned} & \text { POPP }+1 \\ & \text { DF } 30 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { XDA }+1 \\ \text { D6 OF } \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { CPG2 }+7 \\ & \text { F2 OD } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { PPAL+1 } \\ \text { DC } \quad \text { D8 } \\ \hline \end{array}$ | NDA | ODA | XDA | ADA | $\begin{aligned} & \text { PPAL+2 } \\ & \text { D3 E8 } \\ & \hline \end{aligned}$ | $$ | PAXE | PAXC | PPAL | PPRA | PPAX | POPP |
| OE | $\begin{aligned} & \text { JIG+2 } \\ & \text { E2 } 50 \\ & \hline \end{aligned}$ | MXRX | $\begin{array}{\|l\|} \hline \text { JIG+1 } \\ 82 \quad \text { E0 } \\ \hline \end{array}$ | $\begin{aligned} & \text { PPRA+9 } \\ & \text { F3 EA } \end{aligned}$ | LDA | LDX | PDS | ADX | $\begin{aligned} & \text { PPAL+3 } \\ & \text { D8 E9 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { PPAL+4 } \\ \text { E8 } \\ \hline \end{array}$ | $\begin{aligned} & \text { PPRA+10 } \\ & \text { E3 } 2 A \end{aligned}$ | $$ | ILGA | ILPX | NAII | NAI2 |
| OF | $\begin{aligned} & \text { PXA }+4 \\ & 70 \quad \text { F1 } \end{aligned}$ | PXA+5 <br> FO OF | $\begin{aligned} & \text { CPG2+6 } \\ & \text { FB D2 } \end{aligned}$ | $\begin{aligned} & \text { PPRA+8 } \\ & \text { FE E3 } \end{aligned}$ | INIT+7 <br> 44 FA | MRXX | PDS 1 | ADA 1 | $\begin{aligned} & \text { ISDA+2 } \\ & 68 \mathrm{F7} \end{aligned}$ | $\begin{aligned} & S D X+2 \\ & 79 \text { F7 } \end{aligned}$ | $\begin{aligned} & \text { INIT+8 } \\ & \text { F4 } 4 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { CPG2+5 } \\ & \text { EB F2 } \end{aligned}$ | $\begin{aligned} & \text { INIT+13 } \\ & \text { OC } \end{aligned}$ |  | PPRA+7 <br> 9E | INTER |

## APPENDIX A

## THE DESIGN EXAMPLE INSTRUCTION SET

The basic machine uses a 16 -bit word. All instructions are single word instructions except the long immediate forms. Macroprograms are fully relocatable without reassembly. The data segment is also independently relocatable. There are five basic instruction catagories: memory reference, immediate data, jumps (including calls and returns), register moves and manipulations, and input-output functions.
The machine has seven registers as follows:

| REGISTER | ASSIGNED |
| :---: | :---: |
|  | CPE |
|  | REGISTER |


| (A) | Accumulator | RO |
| :--- | :--- | :--- |
| (X) | Index Register | R1 |

(B) Data-Base Register R5
(E) Program Execution Base Register R6
(P) Program Counter R3
(S) Stack Pointer R4
(W) Status Word Register* R7
*A carry flip-flop designated C is the high order bit of the status word register W .

|  |  |  |
| :--- | :--- | :---: |
| Memory Reference Group |  |  |
| ADDRESS MODE | ADDRESS | M-FIELD |
|  | COMPUTATION | CODES |
| Direct | $(B+D)$ | 0100 |
| Indirect | $(B+D)+B$ | 0101 |
| Indirect Relative | (B+D)+X | 0110 |
| Indirect Indexed | $(B+D)+X+B$ | 0111 |
| Indirect Indexed Relative |  |  |

## SUMMARY OF MEMORY REFERENCE MODES

Note: Values enclosed in ( ) designate indirect addresses.

The operations supported under these five modes are as follows:

| MNEMONIC | FUNCTION | O |
| :---: | :--- | :---: |
| NDA | AND data to A | 0000 |
| LDA | Load data to A | 0001 |
| LAA | Load address to A | 0010 |
| SAM | Store A in memory | 0011 |
| ODA | OR data to A | 0100 |
| LDX | Load data to $X$ | 0101 |
| LAX | Load address to $X$ | 0110 |
| SXM | Store $X$ in memory | 0111 |
| XDA | Exclusive OR data to A | 1000 |
| PDS | Push data to stack | 1001 |
| PAS | Push address to stack | 1010 |
| PSM | Pop stack to memory | 1011 |
| ADA | Add data to A | 1100 |
| ADX | Add data to $X$ | 1101 |
| SDA | Subtract data from $A$ | 1110 |
| SDX | Subtract data from $X$ | 1111 |

Immediate Group

| MNEMONIC | FUNCTION | M- <br> FIELD | O- <br> FIELD |
| :--- | :--- | :---: | :---: |
| LAI | Load to A immediate | 0011 | 0001 |
| AAI | Add to A immediate | 0011 | 1100 |
| NAI | AND to A immediate | 0011 | 0000 |
| OAI | OR to A immediate | 0011 | 0100 |
| XAI | Exclusive OR to A |  |  |
|  | immediate | 0011 | 1000 |
| PSI | Push to stack immediate | 0011 | 1001 |
| LXI | Load to $X$ immediate | 0011 | 0101 |
| AXI | Add to X immediate | 0011 | 1101 |

If D is equal to zero, the contents of the memory location following the instruction is used as the immediate value.

Jump Group

| MNEMONIC | FUNCTION |  | RELATIVE |  | INDIRECT |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
|  |  | M | O | M | O |  |
| JRU,JIU | Jump unconditional | 0001 | 0000 | 0010 | 0000 |  |
| JRGE,JIGE | Jump if A.GE.O | 0001 | 0001 | 0010 | 0001 |  |
| JRLT,JILT | Jump if A.LT.O | 0001 | 0010 | 0010 | 0010 |  |
| JRXG,JIXG | Jump if X.GT.A | 0001 | 0011 | 0010 | 0011 |  |
| JREZ,JIEZ | Jump if A.EQ.O | 0001 | 0100 | 0010 | 0100 |  |
| JRNZ,JINZ | Jump if A.NE.O | 0001 | 0101 | 0010 | 0101 |  |
| JRCZ,JICZ | Jump if C.EQ.O | 0001 | 0110 | 0010 | 0110 |  |
| JRXL,JIXL | Jump if X.LE.A | 0001 | 0111 | 0010 | 0111 |  |
| JRLE,JILE | Jump if A.LE.O | 0001 | 1000 | 0010 | 1000 |  |
| JRGT,JIGT | Jump if A.GT.O | 0001 | 1001 | 0010 | 1001 |  |
| JRCN,JICN | Jump if C.NE.O | 0001 | 1010 | 0010 | 1010 |  |
| JRXE,JIXE | Jump if X.EQ.A | 0001 | 1011 | 0010 | 1011 |  |
| JRXN,JIXN | Jump if X.NE.A | 0001 | 1111 | 0010 | 1111 |  |

Unconditional and conditional jumps:
Relative: $\quad P=P+D^{\prime} \quad$ where $D^{\prime}=D-128$
Indirect: $\quad P=E+(E+D)$

## Subroutine Call Group



## CPU Design

| Subroutine Return Group |  |  |  |  |
| :---: | :--- | :---: | :---: | :---: |
| MNEMONIC | FUNCTION | M | O |  |
| RLS | Pop P | 1100 | 1111 |  |
| RVS | Pop P, E, B, W | 1100 | 1101 |  |
| RSA | Pop A, X, P, E, B, W | 1100 | 1100 |  |


| Register Manipulation Group |  |  |  |
| :---: | :---: | :---: | :---: |
| MNEMONIC | FUNCTION | M | 0 |
| RAR | Rotate A right, include CFF | 1101 | 0001 |
| RAX | Rotate A and X right, include CFF | 1101 | 0101 |
| SAX | Shift A and X right, preserve sign | 1101 | 1001 |
| SAL | Shift A left, fill with zeros | 1101 | 1101 |

## Byte Load and Store Group

| MNEMONIC |  | FUNCTION | M |
| :--- | :--- | :---: | :---: |
| LBA | Load byte absolute | 1101 | 0000 |
| LBR | Load byte relative | 1101 | 0100 |
| SBA | Store byte absolute | 1101 | 1000 |
| SBR | Store byte relative | 1101 | 1100 |
| Absolute mode: | Byte address | $=(B+D)+X / 2$ |  |
| Relative mode: | Byte address | $=(B+D)+B+X / 2$ |  |

## Special Memory Reference Instruction

| MNEMONIC | FUNCTION | M | O |
| :---: | :--- | :---: | :---: |
| ISZ | Increment and skip if <br> zero | 1101 | XX10 |

The shift count is given by D if D is non-zero or by the least significant seven bits of the X register if D is zero.

## Base and Status Register Move Group

| MNEMONIC | FUNCTION | M | O |
| :---: | :--- | :---: | :---: |
| MSX | Move S to X, adjust | 1100 | 0100 |
| MBX | Move B to X, adjust | 1100 | 0101 |
| MEX | Move E to X, adjust | 1100 | 0110 |
| MWX | Move W to X, adjust | 1100 | 0111 |
| MXS | Move X to S, adjust | 1100 | 0000 |
| MXB | Move X to B, adjust | 1100 | 0001 |
| MXE | Move X to E, adjust | 1100 | 0010 |
| MXW | Move X to W, adjust | 1100 | 0011 |
| NO.OP | Nothing implemented | 1100 | $10 X X$ |

The destination register is adjusted by $\mathrm{D}-128$.

## Input/Output Group

| MNEMONIC | FUNCTION | M | O |
| :---: | :--- | :---: | :---: |
| IND | Input one word <br> $\mathrm{A} \leftarrow(D)$ | 1000 | XXXX |
| OTD | Output one word <br> (D) $\leftarrow \mathrm{A}$ | 1001 | XXXX |
| INX | Input one word | 1010 | XXXX |
| OTX | A (X) <br> Output one word <br> $(X) \leftarrow A$ | 1011 | XXXX |

Stack Push and Pop Group

| MNEMONIC | FUNCTION | M | O | M | O |
| :--- | :--- | :---: | :---: | :---: | :---: |
| PHAX | Push A, X onto stack | 0001 | 1101 | 0010 | 1101 |
| PPAX | Pop A, X | 1100 | 1110 |  |  |

## APPENDIX B

MICROPROGRAM LISTING © Intel Corporation, 1975
RECORD
NUMBER

```
/* BIPOLAR MICROCOMPUTER MACRO-MACHINE
    REGISTER MACHINE--12/13/74
    UPDATED 3/18/75
MACHINE HAS 7 REGISTERS AS FOLLOWS:
    A ACCUMULATOR RO
    X INDEX REGISTER R1
    P PROGRAM COUNTER R3
    S STACK POINTER R4
    B DATA BASE REG R5
    E PROG. BASE REG. R6
    W STATUS WORD R7
    C=CARRY,LINK FLIP-FLUP=HOB OF W
    DEFINITION OF KBUS FIELD */
    KB FIELD LENG'H=4 DEFAULT=0
        MICROPS(K0000=0 K007F=1 K00FF=3 K7FFF=7
                                K8000=8 KFF00=12 KFF80=14 KFFFF=15);
    KB KBUS;
/* DEFINITION OF BUS CONTROL FIELD */
    MCF FIELD LENGTH=3 DEFAULT=0
        MICROPS(NMO=000B INH=001B RMW=010B CNB=011B
                        RIN=100B ROT=101B RRM=110B RWM=111B);
1* NBO NO BUS OPERATION
    INH INHIBIT.CPE ARRAY
    RMW READ-MODIFY-WRITE
    CNB CPU NEEDS BUS
    RIN REQUEST INPUT
    ROT REQUEST OUTPUT
    RRM REQUEST READ MEM.
    RWM REQUEST WRITE MEM.
    SET UP FOR SYMBOLIC REPRESENTATION OF REGISTER DESIGNATIONS */
\begin{tabular}{|c|c|c|}
\hline A & STRING & R0'; \\
\hline X & STRING & R1'; \\
\hline P & STRING & R \(3^{\circ}\); \\
\hline S & STRING & R \(4^{\circ}\) : \\
\hline B & STRING & R5 \({ }^{\prime}\); \\
\hline E & STRING & R6' \\
\hline W & STRING & R \(7^{\circ}\) ' \\
\hline
\end{tabular}
/* SET UP A SPECIAL NO.OP STRING */
    NO.OP STRING 'NOP(R2)':
/* NEXT WE SPECIFY A DEFAULT TO FFI IN THE FO FIELD FOR THE SDR
        MICROP IN` THE CPE FIELD. SDR IS NORMALLY USED AS A STORE
        OPERATION. WHEN A DECREMENT OPERATION IS ALSO DESIRED, FPO
        WILL HAVE TO BE EXPLICITLY SPECIFIED #/
    SDR IMPLY FO=11B!
```

61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

```
/* INITIALIZATION SEQUENCE
    ZERO A, X, AND W*/
    OOOH: INIT: CLR(A);
    090H: CLR(X);
    091H: CLR(W);
/* ZERO I AS TEMPURARY POINTER, WRITE W TO INTERKUPT STRUCTURE */
    021H: CLR(T);
    011H: LMI(T);
    U41H: ILR(W) ROT;
/* SET S = (0), T = 1 FOR NEXT OPERATION */
    044H: LMI(T) FF1 RRM;
    0F4H: ACM(AC) ;
    OFAH: SDR(S);
/* SET B = (1), T = 2 FUR NEXT OPERATIUN */
    04AH: LMI(T) FF1 RRM;
    049H: ACM(AC);
    048H: SDR(B) STC; /* THIS SETS THE C FLAG TO INSURE
                                    A CORRECT JUMP TO XR'RN */
/* GET (2), JUMP TO XRTN TO SET E = (2), P = (E) */
    00CH: LMI(T) RRM;
    OFCH: ACM(AC) JCF (*,XRTN);
/* FETCH SEQUENCE & START OF MACRO-INSTRUCTION PROCESSING
        P IS ISSUED TO MAR AND INCREMENTED, MACRO-INSTRUCTION
        IS FETCHED AND TESTED BY JPX MICRO-OPERATION. NOTE
        FETCH IS IN LOCATION 15 TO STROBE INTERRUPT ON ENTRY. */
    OOFH: FETCH: LMI(P) FFI RRM;
/* LOAD DISPLACEMENT AND TEST FOR ZERO USING Z FLAG */
    01FH: LTM(AC) STZ KOOFF;
/* SAVE DISPLACEMENT, TEST 4 BITS OF MACRO-OP. TEST IS
        DELAYED TO ALLOW PIPELINE PROPAGATION. ALSO C FLAG IS
        SET FOR LATER USE IN PSEUDO-SUBROUTINES. */
    09FH: SDR(RY) STC JHX(NAO,JREL,JIG,IMMD,DMRF,IMRF,IXMA,IXMG,IND,
                            INX,OTD,OTX,MVGP,SPFG,IRGM,NA15);
1* UINASSIGNED UP-CODE GRUUPS--NOPS FUK IHIS VERSION */
    O&OH:NAO: NO.OP JZR(FETCH);
    U8FH: NAIS: NO.UP JZR(FETCH);
/* IMMEDIATE GROUP UF MACRO-INSTRUCTIONS--TEST FOH LONG OH SHORT
    FURH--D IS IN AC AND R9--ADJUS1 AC BY -128*/
    0&3H: IMMD: LMI(AC) KFF&%O JZF(IMML,IMMS);
* LúNG FORiA: FETCH NEXI WURD TU AC */
0@2H: IMML: LMI(P) FF1 RRM;
```



```
/* NO[ING IHAT ASSIGNMENT RULES WOULD NOT ALLOW ThE DESIRED
    JUMP IO IMRF UNLESS IXMA+1 WERE IN ROW ZERO--AN EXTRA STATE
    IS ADDED HERE */
    U56H: IXMA2: ILR(B) JMP(IMRF1);
/* INDIRECT INDEXED RELATIVE - CLEAR C FLAG, PUT B+X IN R8 */
    087H: IXMB: ILR(X) STC;
    057H: SDR(R8);
    047H: ILR(B);
    045H: ADR(R8) JMP(IMRF);
/* INDIRECT RELATIVE (TO B) - CLEAR C FLAG, PUT B IN R8 */
    08EH: IRBM: ILR(B);
1* AGAIN ASSIGNMENT RULES PREVENT JUMPING TO IXMA+1 UNLESS IT IS
    LOCATED IN ROW ZERO--PLACEMENT THERE COULD FREE TWO WORDS */
    05EH: SDR(RY) JMP(IXMA2);
/* THE FOLLOWING PROCEDURES IMPLEmENT THE BASIC PREPROCESSING FOR
    VALUE AND adDRESS LOADING.
    VALUE-GROUP 1: GET (AC) IN AC */
    07CH: MRV1: LMI(AC) RRM;
    09CH: ACM(AC) JLL(NDA,ODA,XDA,ADA);
/* ValuE GROUP 2 */
    070H: MRV2: LMI(AC) RKM;
    090H: ACM(AC) JLL(LDA,LDX,PDS,ADX);
/* MRAD GROUP INCLUDES ADDRESS LOADS AND SUBTRACT FROM A */
    01EH: MRAV: NO.OY JLL(LAA,LAX,PAS,ISDA);
    064H: LAA: SDK(A) JZR(FETCH);
    065H: LAX: SDK(X) JZR(FETCH);
    066H: PAS: DSM(S) JMP(PDS1);
/* FOR SUBTRACT, ADD 1'S COMPLEMENT PLUS 1 */
    067H: ISDA: LMI(AC) RRM;
    068H: LCH(AC);
                                ADR(A) FF1 JMP(ADA1);
/* S'PPG GROUP INCLUDES sTORES AND SUbTRACT FKUM X */
    07FH: STPG: LMI(AC) JLL(SAM,SXM,PSM,SDX);
    074H: SAM: ILR(A) RwM JZR(FETCH);
    U75H: SXM: LLR(X) RWM JZR(FETCH);
    /* POP STACK rO MEMURY - SAVE ADDRESS, POP STACK */
    076H: PSM: SUR(T);
    078H: LMI(S) FF1 RRM;
    OABH: ACM(AC);
    OB४H: LMI(T) RWM JZR(FETCH);
    /* SUB'RRACT FROM X */
    077H: SDX: LMI(AC) RRM;
    079H: LCM(AC);
    0F9H: ADR(X) FF1 JMP(ADA1);
/* JUMP GROUPS--USE JPR MICRO-OPERATION TO RESULVE CONDITION SELECTION
    DESTINATION ADDRESS IS COMPUTED FIRST-OPLACED IN AC AND R9
```

```
RECORD
NUMBER
```



## CPU Design

RECORD
NUMBER

```
/* ADD HOB'S UF A` AND X - CAKRY NEANS X NEG., A.GE.0 */
    USAH: ADR(I) K8000;
/* EXECUTE PREVIOUS TESI, SET UP TO TEST HUB OF RESULT--IF 1,
        THE SIGNS OF A AND X wERE THE SAME */
    051H: TZK(T) K8C00 INH JFL(TFEQ,TXING);
1* IXNG IMPLIES X NEG AND A.GE.O--I.E. X.NE.A AND X.LT.A--DO A
        dUMMy OPERATION TO fORCE THE PKOPER F FLAG */
    053H: TXNG: LLR(A) JLL(JXGX,JXLXX,JXEX,JXNX);
/* PERFORM A TEST ADOITION AND EXECUTE SIGN-EQUAL TEST
        C WILL BE SEI IF SIGNS WERE THE SAME AND X.GT.A */
    052H: IFEQ: ADR(T) STC K7FFF JFL(SNEQ,SWEQ);
/* SNEU IMPLIES SIGNS NOT EQUAL--I.E. X.GE.O, A NEG--X.GT.A */
    012H: SNEQ: SDR(AC) STC; /* DUMMY OP TO SET C FLAG */
    010H: NO.OP JLL(JXGX,JXLX,JXEX,JXNX);
/* FOR SIGNS EQUAL, IF X=A RESULT wOULD BE 11111...1. INCREMENT
        wIlL GENERATE A CARRy If SO */
    013H: SNEQ: ILK(AC) FF1 JLL(JXGX,JXLX,JXEX,JXNX);
/* EXECUTION OF JUMP TESTS */
    024H: JXGX: ILR(R9) JCF(JNT2,JTR2):
    U2ちH: JXLX: ILR(R9) JCF(JTR1,JNT1):
    026H: JXEX: ILR(R9) JFL(JNT2,JTR2):
    027H: JXNX: ILR(R9) JFL(JTR1,JNT1):
/* SUBROUTINE CALLS
    CALL LOCAL AND PUSH W, B, E, P =CPSS
    CALL LOCAL AND PUSH P ONLY=CLOP
    C FLAG IS USED FOR EXIT TEST AFTER PUSHING P */
    03CH: CPSS: DSM(S);
    05CH: ILR(W);
    05DH: LMI(S) RWM;
    0ADH: CPG2: DSM(S);
        ILR(B);
    OAAH: LMAS(S);RWM;
    07BH: DSM(S);
    1LR(E);
    LMI(S) RWM;
    0F2H: DSM(S);
        ILR(P);
    OODH: CLOP2: LMI(S) RWM;
/* E+(E+D) INTO AC */
    OBDH: ILR(R9) JCF(LRTN,XRTN);
    OBBH: XRTN: SDR(E);
    OBEH: LMI(E) RRM;
        AMA(AC);
    UBAH: LRTN: SDR(P)
    O3tH: CLOP: DSM(S);
    06EH: ILR(P) STC JMP(CLOP2);
/* PUSH INSTRUCTION */
```

```
RECORD
NUMBER
    410
    *
    411 O3DH: PXA: OSM(S)
    04DH:
    ILK(X)
    O40H: LMI(S) RWM;
    070H: DSM(S);
    OHOH: ILR(A);
    OF1H: LMI(S) RWM JZR(FETCH);
1* MUVE GROUP OF INSTRUCTIONS--USES JCE TO SELECT REGISTER--NOTE
        THAT REGISTER ASSIGNMENT BECOMES IMPORTANT
        FIRST MUDIFY D FO GET D-128 */
    08CH: MVGP: LMI(R9) KFF80 JLL(MVXR,MVRX,MOD,PGRP);
/# MOVE X TO REG. - GET X, MOUIFY BY D*=D-128 */
    OC4H: MVXR: ILR(X);
    OCOH: ALR(R9);
    OC1H: SDR(R7) JCE(MXRX); /* REGISTER OVERRIDE */
    OE1H: MXRX: NO.OP JZR(FETCH):
/* MOVE REG TO X - FETCH REG USING JCE OVERRIDE */
    0C5H: MVRX: ILR(R7) JCE(MRXX);
    OF5H: MRXX: ALR(R9) JMP(LDX);
/# MOD NOT IMPLEMENTED IN THIS VERSION */
    OCOH: MUD: NO.OP JZR(FETCH);
/* ADJUST STACK AND RETURN GROUP
        PPAL=-POPS A, X, P, E, B, AND W
        PPRA=-POPS P, E, B, AND W
        PPAX--POPS UNLY A AND X
        POPP=-POPS ONLY P */
    OC7H: PGRP: ILR(R9): JRL(PPAL,PPRA,PPAX,POPP);
    ODCH: PPAL: LMI(S) FFI RRM:
    OD3H: ACM(AC);
    UD8H: SDK(A);
    OE&H: LMI(S) FFI RRM: JCF(PAXE,PAXC);
ODBH: PAXC: SDR(X);
    ODDH: YPRA: LMI(S) FFI.RRM;
    O2UH: ACM(AC);
    O2rH: SDR(P);
    U4FH: LMI(S) FFI KRN;
    OOEH: ACM(AC);
    01EH: SDR(E);
    OGEH: LMI(S) FH゙1 RRM;
    OFEH: ACM(AC);
    OH3H: SDR(B);
    UE3H: LMI(S) FFI RRM;
    OEAH: ACM(AC);
    O2AH: SDR(W);
/* RESTORE INTERRULT STRUCTURE */
    02BH: CLR(T);
    029H: LMI(T) KOT JZR(FETCH);
    ODAH: PAXE: SOR(X) JZR(FETCH):
```



```
RECORD
NUMBER
\begin{tabular}{|c|c|c|c|c|}
\hline 552 & OA2H: & SNCF: & NU.UP & JZK(FETCH); \\
\hline 553 & UA3H: & SSCF: & LMI (W) K8000 & JZR(FETCH); \\
\hline 554 & OB5H: & RAXF: & ILR(T) ; & \\
\hline \(5 \zeta 5\) & OBOH: & RXF1: & SDR(X) & JMP(RACF); \\
\hline 550 & OBOH: & SAXF: & ILR(T) & JMP (RXF1) : \\
\hline 557 & UB7H: & SLZF: & TZR(w) K7FFF & JZF(SNCF,SSCF); \\
\hline
\end{tabular}
/* SPECIAL CALL AND JUMP GROLP--CURRENTLY CONTAINS ONLY THE
    CALL TO (D) AND PUSH W,B,E,P=-ALL 4 UPCODES DO THE SAME THING */
    OCEH: SCJG: LMI(R9) RRM;
    U4EH: ACM(AC);
    O4CH: SDR(RY) JMP(CPSS);
1* INCREMENT AND SKIP GROUP=-AGAIN 4 UPCUDES ARE USED FOR ONE
    INSIRUCTIUN--LOCATIUN AT B+D IS INCREMENTED */
    OCFH: ISJG: ALR(R9);
    OC9H: LMI(R9) RMW;
    ODYH: ACM(AC) FF1;
    OA9H: NO.OP RWM JFL(NOSK,SKIP);
    OCAH: NOSK: INU.OP JZR(FETCH):
    UCBH: SKIP: LMI(P) FFI JZR(FETCH);
/* INPUI AND UUTPUT--CURRENT VERSION DOES NUT DECODE INTO
    SUBGROUPS--ALSO ROW ZERU IS USED TO SAVE CODE* */
    08४H: IND: LMI(H9) RIN;
    OO8N: INDI: ACM(AC);
    028H: SDR(A) JZR(FETCH);
    089H: INX: LMI(X) RIN JMP(IND1);
    08AH: OTD: LMI(R9); JZR(FETCH);
    006H: OTD1: ILR(A) ROT JZR(FETCH):
    08BH: OTX: LMI(X) JMP(OTD1);
    /* INTERRUPT--UTILIZES CALL ROUTINES FOR REGISTER SAVING
    1/O DEVICE NO REPRESENTS EXTERNAL INTERRUPT STRUCTURE
    START BY PUSHING OLD VALUE OF STATUS */
    OFFH: INTER: DSM(S);
    OBFH: ILR(W);
    05FH: LMI(S) RWM;
    /* READ INTERRUPTING LEVEL FROM EXTERNAL STRUCTURE */
    058H: CLR(T):
    059H: LMI(T) R\perpN;
    069H: LTM(AC) KOOFF ROT; /* NOTE LEVEL REWRITTEN */
    /* STORE PRIORITY IN W - SET C FLAG FOR PROPER LOADING OF REGISTERS */
    06CH: SDR(W) STC;
    /* INTERRUPT RUUIINE STARTING ADDKESS IS COMPUTED IN R9 */
    U6DH: L,NII(W) RRM;
    06FH: ACM(AC);
    OAFH: SDR(R9) JMP(CPG2);
    EOF
NO PROGRAM E゙KRORS
END UF PROGRAM
```


## MICROPRUGRAM MEMORY IMAGE



MICROPROGRAM MEMORY IMAGE


## CPU Design




## ORDERING INFORMATION

Standard Package Type

| Component | No. Of Pins | Ceramic (C) | CerDIP (D) | Plastic (P) |
| :--- | :---: | :---: | :---: | :---: |
| 3001 <br> MC3001 | 40 | Yes | Yes <br> Yes |  |
| 3002 | 28 | Yes | Yes <br> Yes |  |
| MC3002 | 28 | Yes | Yes <br> Yes |  |
| 3003 <br> MC3003 | 24 |  | Yes <br> Yes | Yes |
| 3212 <br> MD3212 | 24 | Yes | Yes <br> Yes | Yes |
| 3214 |  |  |  |  |
| MD3214 | 16 |  | Yes <br> Yes | Yes |
| 3216/26 |  |  |  |  |

## PACKAGE OUTLINES

16-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)


24-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)


24-LEAD CerDIP DUAL IN-LINE PACKAGE (D)


28-LEAD CerDIP DUAL IN-LINE PACKAGE (D)


28-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)


40-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)


40-LEAD CerDIP DUAL IN-LINE PACKAGE (D)



INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, California 95051 (408) 246-7501
Printed in U.S.A. MCS 048-0276/10K


[^0]:    1. Bipolar microcomputer. Block diagram shows how to implement a typical 16 -bit controller-processor with new family of bipolar computer elements. An array of eight central processing elements (CPEs) is governed by a microprogram control unit (MCU) through a separate read-only memory that carries the microinstructions for the various processing elements. This ROM may be a fast, off-the-shelf unit.
[^1]:    4. The more general operations, CSR and SDR, should be used in place of the CSA and SDA operations, respectively.
[^2]:    NOTE: $T_{\text {ypical values are for }} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

[^3]:    NOTE: Typical values are for $T_{A}=25^{\circ} \mathrm{C}$

[^4]:    ${ }^{1}$ J. Rattner, J. Cornet, and M. E. Hoff, Jr., "Bipolar LSI Computing Elements Usher In New Era of Digital Design," ELECTRONICS, September 5, 1974, pp 89-96.

