C-MOS SCSI-2 PROTOCOL CONTROLLER

—TOP VIEW—

<table>
<thead>
<tr>
<th>PIN NO.</th>
<th>I/O</th>
<th>SIGNAL</th>
<th>PIN NO.</th>
<th>I/O</th>
<th>SIGNAL</th>
<th>PIN NO.</th>
<th>I/O</th>
<th>SIGNAL</th>
<th>PIN NO.</th>
<th>I/O</th>
<th>SIGNAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>I</td>
<td>WE (LDS)</td>
<td>26</td>
<td>I</td>
<td>IOWR (DMLDS)</td>
<td>51</td>
<td>I</td>
<td>DACK</td>
<td>76</td>
<td>I</td>
<td>A4</td>
</tr>
<tr>
<td>2</td>
<td>I</td>
<td>RD (R/W)</td>
<td>27</td>
<td>I</td>
<td>IORD (DMR/W)</td>
<td>52</td>
<td>O</td>
<td>DREQ</td>
<td>77</td>
<td>I</td>
<td>CS0</td>
</tr>
<tr>
<td>3</td>
<td>—</td>
<td>VDD</td>
<td>28</td>
<td>—</td>
<td>VDD</td>
<td>53</td>
<td>—</td>
<td>VDD</td>
<td>78</td>
<td>—</td>
<td>VDD</td>
</tr>
<tr>
<td>4</td>
<td>I</td>
<td>GND</td>
<td>29</td>
<td>—</td>
<td>GND</td>
<td>54</td>
<td>—</td>
<td>GND</td>
<td>79</td>
<td>—</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>I</td>
<td>CLK</td>
<td>30</td>
<td>I</td>
<td>DMA0</td>
<td>55</td>
<td>I</td>
<td>TP</td>
<td>80</td>
<td>I</td>
<td>CS1</td>
</tr>
<tr>
<td>6</td>
<td>I</td>
<td>RESET</td>
<td>31</td>
<td>I/O</td>
<td>LDMDP</td>
<td>56</td>
<td>—</td>
<td>—</td>
<td>81</td>
<td>I/O</td>
<td>LDP</td>
</tr>
<tr>
<td>7</td>
<td>O</td>
<td>INT (INT)</td>
<td>32</td>
<td>I/O</td>
<td>DMD0</td>
<td>57</td>
<td>I</td>
<td>TEST2</td>
<td>82</td>
<td>I/O</td>
<td>D0</td>
</tr>
<tr>
<td>8</td>
<td>I</td>
<td>MODE</td>
<td>33</td>
<td>I/O</td>
<td>DMD1</td>
<td>58</td>
<td>I/O</td>
<td>I/O</td>
<td>83</td>
<td>I/O</td>
<td>D1</td>
</tr>
<tr>
<td>9</td>
<td>I/O</td>
<td>DBP</td>
<td>34</td>
<td>I/O</td>
<td>DMD2</td>
<td>59</td>
<td>—</td>
<td>GND</td>
<td>84</td>
<td>I/O</td>
<td>D2</td>
</tr>
<tr>
<td>10</td>
<td>—</td>
<td>GND</td>
<td>35</td>
<td>I/O</td>
<td>DMD3</td>
<td>60</td>
<td>I/O</td>
<td>REQ</td>
<td>85</td>
<td>I/O</td>
<td>D3</td>
</tr>
<tr>
<td>11</td>
<td>I/O</td>
<td>DB7</td>
<td>36</td>
<td>I/O</td>
<td>DMD4</td>
<td>61</td>
<td>I/O</td>
<td>C/D</td>
<td>86</td>
<td>I/O</td>
<td>D4</td>
</tr>
<tr>
<td>12</td>
<td>I/O</td>
<td>DB6</td>
<td>37</td>
<td>I/O</td>
<td>DMD5</td>
<td>62</td>
<td>I/O</td>
<td>SEL</td>
<td>87</td>
<td>I/O</td>
<td>D5</td>
</tr>
<tr>
<td>13</td>
<td>I/O</td>
<td>DB5</td>
<td>38</td>
<td>I/O</td>
<td>DMD6</td>
<td>63</td>
<td>I/O</td>
<td>MSG</td>
<td>88</td>
<td>I/O</td>
<td>D6</td>
</tr>
<tr>
<td>14</td>
<td>—</td>
<td>VDD</td>
<td>39</td>
<td>I/O</td>
<td>DMD7</td>
<td>64</td>
<td>—</td>
<td>VDD</td>
<td>89</td>
<td>I/O</td>
<td>D7</td>
</tr>
<tr>
<td>15</td>
<td>—</td>
<td>GND</td>
<td>40</td>
<td>—</td>
<td>GND</td>
<td>65</td>
<td>—</td>
<td>GND</td>
<td>90</td>
<td>—</td>
<td>GND</td>
</tr>
<tr>
<td>16</td>
<td>—</td>
<td>GND</td>
<td>41</td>
<td>I/O</td>
<td>DMD8</td>
<td>66</td>
<td>—</td>
<td>GND</td>
<td>91</td>
<td>I/O</td>
<td>D8</td>
</tr>
<tr>
<td>17</td>
<td>I/O</td>
<td>DB4</td>
<td>42</td>
<td>I/O</td>
<td>DMD9</td>
<td>67</td>
<td>I/O</td>
<td>RST</td>
<td>92</td>
<td>I/O</td>
<td>D9</td>
</tr>
<tr>
<td>18</td>
<td>I/O</td>
<td>DB3</td>
<td>43</td>
<td>I/O</td>
<td>DMD10</td>
<td>68</td>
<td>I/O</td>
<td>ACK</td>
<td>93</td>
<td>I/O</td>
<td>D10</td>
</tr>
<tr>
<td>19</td>
<td>I/O</td>
<td>DB2</td>
<td>44</td>
<td>I/O</td>
<td>DMD11</td>
<td>69</td>
<td>I/O</td>
<td>BSY</td>
<td>94</td>
<td>I/O</td>
<td>D11</td>
</tr>
<tr>
<td>20</td>
<td>I/O</td>
<td>DB1</td>
<td>45</td>
<td>I/O</td>
<td>DMD12</td>
<td>70</td>
<td>—</td>
<td>GND</td>
<td>95</td>
<td>I/O</td>
<td>D12</td>
</tr>
<tr>
<td>21</td>
<td>—</td>
<td>GND</td>
<td>46</td>
<td>I/O</td>
<td>DMD13</td>
<td>71</td>
<td>I/O</td>
<td>ATN</td>
<td>96</td>
<td>I/O</td>
<td>D13</td>
</tr>
<tr>
<td>22</td>
<td>I/O</td>
<td>DB0</td>
<td>47</td>
<td>I/O</td>
<td>DMD14</td>
<td>72</td>
<td>I</td>
<td>A0</td>
<td>97</td>
<td>I/O</td>
<td>D14</td>
</tr>
<tr>
<td>23</td>
<td>I</td>
<td>TEST1</td>
<td>48</td>
<td>I/O</td>
<td>DMD15</td>
<td>73</td>
<td>I</td>
<td>A1</td>
<td>98</td>
<td>I/O</td>
<td>D15</td>
</tr>
<tr>
<td>24</td>
<td>—</td>
<td>—</td>
<td>49</td>
<td>I/O</td>
<td>UDMDP</td>
<td>74</td>
<td>I</td>
<td>A2</td>
<td>99</td>
<td>I/O</td>
<td>UDP</td>
</tr>
<tr>
<td>25</td>
<td>—</td>
<td>—</td>
<td>50</td>
<td>I</td>
<td>DMBHE (DMUDS)</td>
<td>75</td>
<td>I</td>
<td>A3</td>
<td>100</td>
<td>I</td>
<td>BHE (UDS)</td>
</tr>
</tbody>
</table>

( ) : AT LOW LEVEL
SCSI INTERFACE

**INPUT/OUTPUT**
- ACK : ACKNOWLEDGE
- ATN : ATTENTION
- BSY : BUSY
- C/D : CONTROL/DATA
- DB0 - DB7 : DATA BUS0 - DATA BUS7
- DBP : DATA BUS PARITY
- I/O : INPUT/OUTPUT
- MSG : MESSAGE
- REQ : REQUEST
- RST : RESET
- SEL : SELECT

**MPU INTERFACE**

**INPUT**
- A0 - A4 : ADDRESS0 - ADDRESS4
- BHE (UDS) : BUS HIGH ENABLE (UPPER DATA STOROBE)
- CS0 : CHIP SELECT 0
- CS1 : CHIP SELECT 1
- MODE : MODE
- RD (R/W) : READ (READ/WRITE)
- WR (LDS) : WRITE (LOWER DATA STOROBE)

**OUTPUT**
- INT (INT) : INTERRUPT REQUEST

**INPUT/OUTPUT**
- D0 - D15 : DATA0 - DATA15
- LDP : LOWER DATA PARITY
- UDP : UPPER DATA PARITY

**DMA INTERFACE**

**INPUT**
- DACK : DMA ACKNOWLEDGE
- DMA0 : DMA ADDRESS 0
- DMBHE (DMUDS) : DMA BUS HIGH ENABLE (DMA UPPER DATA STOROBE)
- IORD (DMR/W) : I/O READ (DMA READ/WRITE)
- IOWR(DMLDS) : I/O WRITE (DMA LOWER DATA STOROBE)
- TP : TRANSFER PERMISSION

**OUTPUT**
- DREQ : DMA REQUEST

**INPUT/OUTPUT**
- DMD0 - DMD15 : DMD DATA0 - DMD DATA15
- LDMDP : LOWER DATA DMA PARITY
- UDMDP : UPPER DATA DMA PARITY

**INPUT**
- CLK : CLOCK
- RESET : RESET
- TEST1, 2 : TEST

( ) : WHEN "MODE" (8PIN) IS "L" LEVEL INPUT.