FUJITSU

Telecommunications Products



Data Book

Telecommunications Products

1992 Fujitsu

Prescalers

1

2

3

4

5

6

7

8

9

10

11

12

- Phase-Locked Loops (PLLs)
- Single-Chip PLLs/Prescalers
- Single-Chip VCOs/Prescalers
 - Piezoelectric Devices
- **Cordless Telephone Integrated Circuits**
 - Telephone Integrated Circuits
 - Coders/Decoders (CODECs)
 - Quality and Reliability
 - Ordering Information
 - Sales Information
 - Appendix: Design Information



Telecommunication Products

1992 Data Book

Fujitsu Limited Tokyo, Japan

Fujitsu Microelectronics, Inc. San Jose, California, U.S.A.

Fujitsu Mikroelektronik GmbH Frankfurt, F.R. Germany

Fujitsu Microelectronics Asia PTE Limited Singapore

© 1991 Fujitsu Microelectronics, Inc., San Jose, California

All Rights Reserved.

Circuit diagrams using Fujitsu products are included to illustrate typical semiconductor applications. Information sufficient for construction purposes may not be shown.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu Microelectronics, Inc. assumes no responsibility for inaccuracies.

The information conveyed in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu Limited, its subsidiaries, or Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu Microelectronics, Inc.

This document is published by the Publications Department, Integrated Circuits Division, Fujitsu Microelectronics, Inc., 3545 North First Street, San Jose, California, U.S.A. 95134–1804; U.S.A.

Printed in the U.S.A.

Edition 1.0

PREFACE

This data book contains the latest product information for Fujitsu's line of Telecommunications Products. This year's edition includes Piezoelectric Devices and IC Compandors, as well as sustaining products from the previous edition. Please note that the contents of this edition have been reorganized to better categorize products for your ease of use.

In addition to the collection of data sheets, you will find valuable information on ordering and expanded packaging descriptions, both in the *Order Information* section. One appendix, *Design Information*, is included as a guideline for selecting and designing Fujitsu prescalers and phase-locked loops for VHF and UHF frequency synthesis.

If you are interested in obtaining other Fujitsu product information, see the publication listing on the following pages for titles and brief descriptions of other Fujitsu product literature. To obtain a copy of any of the documents, contact one of our sales offices.

FUJITSU PRODUCT PUBLICATIONS

The following is a list of the product publications available from Fujitsu Microelectronics, Inc. Call your nearest FMI Sales Office or Sales Representative to order any document(s) you need. (See the Sales Information section for phone numbers.)

STANDARD PRODUCTS

STANDAND PRODUCTS	
Dynamic RAM Products Data Book	Contains product data sheets for NMOS and CMOS DRAMs, including 1M and 4M devices, and MOS application-specific RAMs.
Static RAM Products Data Book	Contains product data sheets for high-speed CMOS and BiCMOS SRAMs, low-power CMOS SRAMs and application- specific SRAMs.
ECL RAM Products Data Book	Contains product data sheets for ECL and TTL bipolar ECL RAMs, BiCMOS ECL RAMs, and application-specific RAMS including self-timed RAMs (STRAMs).
Programmable Memory Products Data Book	Contains product data sheets for programmable ROMs (including registered and wide-temperature range PROMs); CMOS mask- programmable ROMS, OTP ROMs, erasable PROMs, and EEPROMs; NMOS erasable PROMs and non-volatile RAMs.
Memory Card Products Data Book	Contains product data sheets and programming information for 68-pin JEIDA and PCMCIA standard memory cards and connec- tors and for 38-pin memory cards.
Power Transistor Products Data Book	Contains product data sheets for RETs, Darlington arrays, and FETs.
Linear Products Data Book	Contains product data sheets for audio products, power supply controls, motor drivers, disk drivers, and converters (A/D, D/A, A/D-D/A, and F/V), and other linear products.
Linear Products Selector Guide	Presents an overview of linear products.
Telecommunication Products Data Book	Contains product data sheets for prescalers and VCOs, PLLs, single-chip PLLs and Prescalers, CODECs, telephone ICs, and cellular telephone ICs, cordless telephone ICs, and piezoelectric devices.
Telecommunication Devices Selector Guide	Presents an overview of telecommunication products and piezo- electric devices.
Interface and Logic Products Selector Guide	Presents an overview of logic and interface devices.
CMOS 4-bit Microcontrollers Data Book, Vol. I	Contains product information, including the development tool for the MB8850 and MB88200 families of 4-bit microcontrollers.
CMOS 4-bit Microcontrollers Data Book, Vol. II	Contains product information, including the development tool for the MB88500 family of 4-bit microcontrollers.
CMOS 4-bit Microcontrollers Selector Guide	Presents an overview of the MB88500 (high end), MB8850 (mid- range), and MB88200 (low end) families of 4-bit microcontrollers.
Master Product Guide	Presents an overview of the entire range of products offered by the Integrated Circuits Division: Standard and ASIC products.

Telecommunications Data Book

FUJITSU PRODUCT PUBLICATIONS (Continued)

ASIC PRODUCTS

CMOS Channeled Gate Arrays Data Book and Design Evaluation Guide

CMOS Channelless Gate Arrays Data Book and Design Evaluation Guide

ASIC Products Selector Guide

BiCMOS Gate Arrays Data Book and Design Evaluation Guide

ECL Gate Arrays Data Book and Design Evaluation Guide Contains product information for UHB Series High Drive CMOS Gate Arrays and CG10 Series High Drive CMOS Gate Arrays.

Contains product information for AU Series CMOS Series Gate Arrays and CG21 Series CMOS Gate Arrays.

Presents an overview of CMOS, BiCMOS, ECL, and GaAs gate arrays and CMOS standard cell products.

Contains product information for BC Series BiCMOS Gate Arrays and BC-H Series BiCMOS Gate Arrays.

Contains product information for ET Series ECL Gate Arrays, H Series ECL Gate Arrays, Ultra-High Performance ECL Gate Arrays, and VH Series ECL Gate Arrays.

ASIC SOFTWARE

The ASIC Gallery™ (catalog)	Discusses the trend in ASICs: migration from using gates as primitives to using LSI and even VLSI macros as design ele- ments.
The ASIC Design Environment (catalog)	Provides an overview of the third-party tools that work in concert with Fujitsu's proprietary tools, ViewCAD™, BankCAD™, and FAME. Also included are product profiles explaining how the third-party tools fit within the design framework.
ViewCAD User's Guide	Provides a basic understanding of Fujitsu's proprietary CAD/CAE system, ViewCAD. This book provides information necessary to design, test, simulate, and analyze circuits using Fujitsu's unit cell libraries for AU, UHB, CG10, CG21, and CG31 CMOS technologies.
ViewCAD Installation Guide	Explains how to install Fujitsu's proprietary CAD/CAE system, ViewCAD.
CMOS ASIC Reference Manual for Valid	Provides a basic understanding of the Valid System on the Sun platform as it interfaces with Fujitsu programs to build circuits using Fujitsu's unit cell libraries for AU and UHB CMOS technolo- gies.
FAME User's Guide	Provides a basic understanding of the Fujitsu ASIC Management Environment (FAME) software as it interfaces with third-party tools (Sun or PC) to build circuits using Fujitsu's unit cell libraries.
FAME Reference Manual	Provides installation and directory information for the Fujitsu ASIC Management Environment (FAME) software, which uses third-party tools (Sun or PC) to build circuits using Fujitsu's unit cell libraries.
Synopsys User's Guide	Provides a basic understanding of the Synopsys® system as it interfaces with Fujitsu programs to build circuits using Fujitsu's unit cell libraries.

FUJITSU PRODUCT PUBLICATIONS (Continued)

ASIC SOFTWARE (Continued)

Verilog-XL User's Guide

Provides a basic understanding of the Verilog-XL® system as it interfaces with Fujitsu programs to build circuits using Fujitsu's unit cell libraries.

Future Publications

For Memory Products:

Hybrid Products (1992)

For ASIC Software:

ASIC Design Environment Data Book (1992) Presents Fujitsu's hybrid products and discusses thick- and thin-film capabilities.

Provides detailed information about the ASIC Design Methodology at Fujitsu. It contains an overview of the third-party tools that work in concert with Fujitsu's proprietary tools, ViewCAD, BankCAD, and FAME. Also included are product profiles explaining how the thirdparty tools fit within the design framework.

Synopsys® is a registered trademark of Synopsys, Inc.

Verilog-XL® is a registered trademark of Cadence Design Systems, Inc. ViewCAD[™] and BankCAD[™] are trademarks of Fujitsu Limited. ASIC Gallery[™] is a trademark of Fujitsu Microelectronics, Inc.

Contents and Alphanumeric Product List

Fujitsu's Telecommunication Products

	vii
Section 1 – Prescal	ers — At a Glance
MB467	200 MHz Low Power High Frequency Prescaler
MB501/L	1.0/1.1 GHz Two Modulus Prescaler
503	200 MHz Two Modulus Prescaler
504/L	520 MHz Two Modulus Prescaler 1-11
MB501LV	1.1 GHz Low Voltage/Low Power Two Modulus Prescaler
MB504LV	520 GHz Low Voltage/Low Power Two Modulus Prescaler
MB501SL	1.1 GHz Super Low Power Two Modulus Prescaler
MB50516	1.6 GHz Ultra-high Frequency Prescaler
MB506	2.4 GHz Ultra-high Frequency Prescaler
MB507	1.6 GHz Two Modulus Prescaler
MB508	2.3 GHz Two Modulus Prescaler
MB509	1.1 GHz Two Modulus Prescaler with Stand-by Mode
MB510	2.7 GHz Two Modulus Prescaler 1–75
MB511	1.0 GHz High-speed Prescaler 1-83
Section 2 – Phase-L	.ocked Loops (PLLs) — At a Glance
MB87001A	13 MHz CMOS Serial Input PLL Frequency Synthesizer
MB87006A	17 MHz CMOS Serial Input PLL Frequency Synthesizer
MB87014A	CMOS Serial Input PLL Frequency Synthesizer
	with 180 MHz Prescaler 2-27
MB87076	13 MHz CMOS Serial Input PLL Frequency Synthesizer
	With Power Down Mode
MB87086A	15 MHz CMOS Serial Input PLL Frequency Synthesizer
MB87087	17 MHz CMOS Serial Input PLL Frequency Synthesizer
MB87090	13 MHz CMOS Serial Input PLL Frequency
	Synthesizer with Constant Current Output Charge Pump 2–73
Section 3 – Single-C	Chip PLLs/Prescalers — At a Glance
MB1501	Serial Input PLL Frequency Synthesizer with 1.1 GHz Prescaler 3–3
1501H	
1501L	
MB1502	Low Power Serial Input PLL Synthesizer with 1.1 GHz Prescaler 3-21
MB1503	Serial Input PLL Frequency Synthesizer with 1.1 GHz Prescaler 3-35
MB1504	Serial Input PLL Frequency Synthesizer with 520 MHz Prescaler 3-49
1504H	
1504L	
MB1505	Serial Input PLL Frequency Synthesizer with 600 MHz Prescaler 3-67
MB1507	Low Power Serial Input PLL Frequency Synthesizer with 2.0 GHz
	Prescaler

Contents and Alphanumeric Product List (Continued)

MB1508	Serial Input PLL Frequency Synthesizer with 2.5 GHz Prescaler 3-91
MB1509	Dual Serial Input PLL Frequency Synthesizer with 400 MHz Prescaler 3–101
MB1511	Low Power and Low Voltage Serial Input PLL Frequency
	Synthesizer with 1.1 GHz Prescaler
MB1512	Low Power Serial Input PLL Frequency Synthesizer with 1.1 GHz
	Prescaler
MB1513	Serial Input PLL Frequency Synthesizer with 1.1 GHz Prescaler 3–139
MB1518	Serial Input PLL Frequency Synthesizer with 2.5 GHz Prescaler 3–153
MB1519	Dual Serial Input PLL Frequency Synthesizer with
	600 MHz Prescaler 3–161
Section 4 – Sing	le-Chip VCOs/Prescalers — At a Glance
MB551	1 GHz Dual Modulus Prescaler with VCO Circuit
Section 5 – Piezo	Delectric Devices — At a Glance
F5CB Se	ries SAW-Bandpass Filter Devices
M2 Serie	s Piezoelectric Devices (D100) with VCO
M2 Serie	s Piezoelectric Devices (D300) with VCO
M3 Serie	
M3 Serie	
Section 6 – Cord	Iless Telephone Integrated Circuits — At a Glance
MB86460	DA Modem with Internal Voice-Band Filters
MB87002	
Section 7 – Teler	phone Integrated Circuits — At a Glance
MB3120	Compandor IC
MB3121	Compandor IC
MB4513	Telephone Amplifier/Tone Ringer
MB4518	Telecommunication Circuit
MB4752/	
MB87007	
87008	• •
MB87009	
MB87017	
MB87029	
MB87057	· · ·
	ers/Decoders (CODECs) — At a Glance
MB6021/ 6022/	

Contents and Alphanumeric Product List (Continued)

Section 9 – Quality and Reliability – At a Glance					
Quality Control at Fujitsu					
Quality Control Processes at Fujitsu					
Section 10 – Ordering Information — At a Glance 10–					
IC Packages, Inserted Types 10-					
IC Packages, Surface Mounted Types 10-					
Part Number System					
Section 11 – Sales Information – At a Glance 11-					
Fujitsu Worldwide Locations					
Fujitsu Limited (Japan) 11-					
Fujitsu Microelectronics, Inc. (U.S.A.)					
Fujitsu Electronic Devices Europe: 11-					
Fujitsu Mikroelektronik GmbH (West Germany)					
Fujitsu Microelectronics, Limited. (U.K.)					
Fujitsu Microelectronics, Italia S.R.L. (Italy)					
Fujitsu Microelectronics, Ireland, Ltd. (Ireland)					
Fujitsu Microelectronics Asia PTE Ltd. (Singapore)					
Integrated Circuits Corporate Headquarters – Worldwide					
FMI Sales Offices for North and South America 11-1					
FMI Representatives – USA 11–1					
FMI Representatives - Canada 11-1					
FMI Representatives - Mexico 11-1					
FMI Representatives - Puerto Rico 11-1					
FMI Distributors – USA 11–1					
FMI Distributors – Canada 11–1					
FMG, FML, FMIL Sales Offices for Europe					
FMG, FML, FMIL Distributors – Europe 11–1					
FMAP Sales Offices for Asia, Australia and Oceania					
FMAP Representatives – Asia and Australia 11–2					
FMAP Distributors – Asia 11–2					
Section 12 – Appendix – Design Information					

Application Note: Prescalers and PLLs	. 12-1
---------------------------------------	--------

Contents and Alphanumeric Product List

Telecommunications Products

Alphanumeric List of Fujitsu Part Numbers

Device	Page
F5 Series	. 5–3
M2 Series (D100)	5-17
M2 Series (D300)	525
M3 Series (D001)	535
M3 Series (D101)	539
MB467	. 1–3
MB501	111
MB501L	1-11
MB501LV	1–23
MB501SL	133
MB503	1-11
MB504	111
MB504L	111
MB506	1-47
MB507	151
MB508	159
MB509	167
MB510	1–75
MB511	183
MB551	. 4–3
MB1501	. 3–3
MB1501H	. 3–3
MB1501L	. 3–3
MB1502	3-21
MB1503	335
MB1504	3-49
MB1504H	349
MB1504L	3-49
MB1505	367
MB1507	379

· .	
Device	Page
MB1508	. 3-91
MB1509	3-101
MB1511	3–115
MB1512	3-127
MB1513	3–139
MB1518	3–153
MB1519	3–163
MB3120	7–3
MB3121	. 7–15
MB4513	. 7–19
MB4518	. 7–31
MB4752A	. 7–47
MB6021A	8–3
MB6022A	8–3
MB86460A	6–3
MB87001A	2–3
MB87002	. 6–25
MB87006A	. 2–15
MB87007A	. 7–57
MB87008A	. 7–57
MB87009	. 7–83
MB87014A	. 2–27
MB87017B	7–111
MB87029	7–123
MB87057	7–149
MB87076	. 2–37
MB87086A	. 2–51
MB87087	. 2–61
MB87090	. 2–73

x

Introduction

Page Title

xiii

Fujitsu's Telecommunication Products

Introduction

Telecommunications Data Book

Fujitsu's Telecommunication Products

Introduction

Fujitsu manufactures a wide range of integrated circuits that includes linear products, microprocessors, telecommunications circuits, ASICs, high-speed ECL logic, power components (consisting of both discrete transistors and transistor arrays), and both static and dynamic RAMs.

The telecommunication product line offers devices for use in a wide range of applications. These telecommunication products are manufactured to meet the high standard of quality and reliability that is found in all Fujitsu products.

Prescalers

Fujitsu offers a wide range of prescaler devices capable of satisfying the technical requirements of today's applications. Features such as the 200 MHz to 2.7 GHz frequency range, low power consumption, and a multitude of divide ratios are some of the advantages of Fujitsu's prescaler family.

Phase-Locked Loops (PLLs)

The Fujitsu family of PLLs offers a wide range of operating frequencies with low supply currents and voltages to meet design needs. The serial input capability of these devices is an outstanding feature of Fujitsu's PLLs.

Single-Chip PLLs/Prescalers

Fujitsu is one of only a few semiconductor manufacturers to offer single-chip PLL/Prescaler devices. Fujitsu is the only manufacturer with a BiCMOS version that combines high speed and low power consumption in a single chip. With the increasing emphasis on board space reduction (to improve cost), reliability, and overall product size, these single-chip devices provide solutions for designers.

Single-Chip VCOs/Prescalers

Fujitsu is the only semiconductor manufacturer with a single-chip VCO/Prescaler family of products. With the increasing emphasis on overall product size reduction and added on-chip functionality, this new family of devices provides the needed design solution.

Continued on next page

Fujitsu's Telecommunication Devices

Piezoelectric Devices

Fujitsu's lithium tantalate peizoelectric bandpass SAW filters provide sharp roll-off characteristics and excellent stability over temperature in a tiny 5 mm x 5 mm surface mount package. Standard frequencies are available for AMPS, NTACS, NMT, and ETACS transmit and receive frequencies. This family of devices also includes a series of voltage controlled oscillators.

Cordiess Telephone Integrated Circuits

Fujitsu's family of cordless telephone ICs offers low power consumption, ideal for application of this type. This family of products consists of minimum-shift keying modems for data transfer applications.

Telephone Integrated Circuits

Fujitsu offers a complete family of telephone ICs as an application-specific product line. These devices are capable of performing advanced telephone functions such as SLIC, speech transmission/reception, DTMF, on-hook dialing, last number repeat, tone amplification, and companding functions.

Coder/Decoders (CODECs)

The Fujitsu family of CODECs consists of the MB6020 series. All devices conform to CCITT and AT&T specifications.

- Section 1

1

Page	Device	Maximum Frequency	Supply I _{CC} V _{CC}		Divide Ratio	Package Options		
13	MB467	200 MHz	6 mA	5 V	10/20	8-pin	Plastic	DIP, FP
111	MB501	1.0 GHz	30 mA	5 V	64/65, 128/129	8-pin	Plastic	DIP, FP
	501L	1.1 GHz	10 mA	5 V	64/65, 128/129			
	503	200 MHz	8 mA	5 V	16/17, 32/33			
	504	520 MHz	10 mA	5 V	32/33, 64/65,			
	504L	520 MHz	5 mA	5 V	32/33, 64/65			
123	MB501LV	1.1 GHz	12 mA	3 V	64/65, 128/129	8-pin	Plastic	DIP, FP
	504LV	520 MHz	6 mA	зV	32/33, 64/65			
133	MB501SL	1.1 GHz	5 mA	5 V	64/65, 128/129	8-pin	Plastic	DIP, FP
1-43	MB505-16	1.6 GHz	9 mA	5 V	128/256	8-pin	Plastic	DIP, FP
1-47	MB506	2.4 GHz	18 mA	5 V	64/128/256	8-pin	Plastic	DIP, FP
151	MB507	1.6 GHz	18 mA	5 V	128/129, 256/257	8-pin	Plastic	DIP, FP
159	MB508	2.3 GHz	24 mA	5 V	128/130, 256/258, 512/514	8-pin	Plastic	DIP, FP
167	MB509	1.1 GHz	11.6 mA	5 V	64/65, 128/129	8-pin	Plastic	DIP, FP
175	MB510	2.7 GHz	10 mA	5 V	128/144, 256/272	8-pin	Plastic	FPT
183	MB511	1.0 GHz	23 mA	5 V	1, 2, 8	8-pin	Plastic	DIP, FP

Prescalers — At a Glance

Prescalers

October 1989 Edition 2.0 FUĴĨTSU

MB467 LOW POWER PRESCALER

200MHz, LOW POWER PRESCALER

The Fujitsu MB467 is a prescaler, which is used in Phase Locked Loop (PLL) frequency synthesizer. The MB467 will divide by 10 when SW pin is high (Vcc level) and by 20 when SW pin is low (open or 1/2Vcc level). The output is an open collector output to drive TTL or CMOS logic circuit.

- Operating Frequency: 200MHz max.
- Low Power Comsumption: 30mW typ.
- Low Level Input Voltage: V_{IN}≥150mV_{P-P}
- Wide Operation Temperature: TA=-30°C to +85°C
- Power Supply Voltage: V_{cc}=+5V±10%
- Interface
 Input: Capacitor coupling due to internal biased input
 Output: Open collector output
- Plastic 8-pin Standard Dual-In-Line Package: (Suffix: -P)
- Plastic 8-pin Standard Flat Package: (Suffix: -PF)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating


Supply Voltage


Input Voltage

Output Current

Junction Temperature

Storage Temperature





NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol

Vcc

ViN

۱,

Tj

TSTG

Value

--0.5 to +7.0

-0.5 to V_{cc}

+125

-55 to +150

Unit

v

٧

mΑ


°C

°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precations be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright@ 1989 by FUJITSU LIMITED





PIN DESCRIPTION

Pin Number	Symbol	Function
1	IN	Input
2	Vcc	DC Supply Voltage Input
3	SW	Divide Ratio Control Input (See Divide Ratio Table)
4	OUT	Output
5	GND	Ground
6	СН	Check Input For Outgoing Test. It should be open.
7	NC	Non Connection
8	ĪN	Complementary Input

1

RECOMMENDED OPERATING CONDITIONS


Parameter	Symbol		Unit		
		Min	Тур	Max	UNIC
Power Supply Voltage	Vcc	4.5	5.0	5.5	v
Ambient Temperature	T,	-30		+85	°C
Load Capacitance	CL			7	рF


ELECTRICAL CHARACTERISTICS

(Vcc=+5V±10%, Ta=-30 to +85°C)

Parameter	Symbol	Conditions		Unit		
			Min	Тур	Max	Unit
Power Supply Current	lcc	V _{CC} =5.0V, T _A =25°C		6	10	mA
High-level Output Voltage	V _{OH}	With $2k\Omega$ pull-up resistor to V_{cc}	4.0			v
Low-level Output Voltage	Vol	With $2k\Omega$ pull-up resistor to V_{cc}			0.4	v
Input Frequency	f _{in}	VI _N : 150mV _{P-P} sine wave	10		200	MHz
Input Signal Amplitude for IN	Vin		150		2000	mV _{P−P}










When a single drive, please connect a pull down resistor to unused pin.

TYPICAL CHARACTERISTICS CURVE








PACKAGE DIMENSIONS

(Suffix: --PF)



1–9

April 1990 Edition 6.0



MB501/501L/503/504/504L TWO MODULUS PRESCALERS

DATA SHEET

TWO MODULUS PRESCALERS

The Fujitsu MB 501/503/504 are two modulus prescalers, which are used in Phase Locked Loop (PLL) frequency synthesizer and will divide the input frequency by the modulus of 64/65 or 128/129, 16/17 or 32/33, and 32/33 or 64/65 respectively. MB 501L/MB 504L is the low-power version of MB 501/MB 504, it will perform exactly the same function as MB 501/MB 504 but with much lower power dissipation.


The output is 1.6 V peak to peak on ECL level.


- High Operating Frequency, Low Power Operation.
 - 1.0 GHz at 150 mW typ. (MB 501)
 - 1.1 GHz at 50 mW typ. (MB 501L)
 - 200 MHz at 40 mW typ. (MB 503)
 - 520 MHz at 50 mW typ. (MB 504)
 - 520 MHz at 25 mW typ. (MB 504L)
- Pulse Swallow Function
- Wide Operation Temperature $T_A = -40^{\circ}C$ to $+85^{\circ}C$
- Stable Output Amplitude
 V_{OUT} = 1.6 V_{P-P}
- Complete PLL synthesizer circuit with the Fujitsu MB 87001A, PLL synthesizer IC
- Plastic 8-pin Standard Dual-In-Line Package or space saving Flat Package

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Value	Unit	
Supply Voltage	V _{cc}	-0.5 to +7.0	v	
Input Voltage	V _{IN}	-0.5 to $V_{\rm CC}$	v	
Output Current	Vo	10	mA	
Ambient Temperature	T _A	-40 to +85	°C	
Storage Temperature	T _{STG}	-55 to + 125	°C	


Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





1-12



RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			
		Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	v
Output Current	Ι _ο		1.2		mA
Ambient Temperature	T _A	-40		+85	°C
Load Capacitance	CL			12	pF

PIN DESCRIPTION


Pin Number	Symbol	Function		
1	IN	Input		
2	V _{cc}	DC Supply Voltage		
3	SW	Divide Ratio Control Input (See Divide Ratio Table)		
4	ουτ	Output		
5	GND	Ground		
6	МС	Modulus Control Input (See Divide Ratio Table)		
7	NC	Non Connection		
8	ĪN	Complementary Input		

ELECTRICAL CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted)

Parameter		Symbol	Qualiti	Value			
			Conditions	Min	Тур	Max	Unit
Power Supply Current	MB501	I _{CC}	I/O pins are open		30	42*	mA
	MB501L				10	14*	mA
	MB503				8	12*	mA
	MB504				10	14*	mA
	MB504L				5	7*	mA
Output Amplitude	Output Amplitude			1.0	1.6		V _{P-P}
	MB501			10		1000	MHz
	MB501L		With input	10		1100	MHz
Input Frequency	MB503	f _{IN}	coupling capacitor	10		200	MHz
	MB504		1000pF	10		520	MHz
	MB504L			10		520	MHz
	MB501			-4		5.5	dBm
	MB501L]		-4		5.5	dBm
Input Signal Amplitude for IN	MB503	V _{IN}		-12		10	dBm
	MB504			-12		10	dBm
	MB504L			-12		10	dBm
High Level Input Voltage f	High Level Input Voltage for MC			2.0			v
Low Level Input Voltage f	or MC	VILM				0.8	v
High Level Input Voltage f	or SW	V _{IHS} **		V _{cc} -0.1	V _{cc}	V _{CC} +0.1	v
Low Level Input Voltage f	Low Level Input Voltage for SW				Open		v
High Level Input Current for MC		Іінм	V _{IH} = 2.0V			0.4	mA
Low Level Input Current for	Low Level Input Current for MC		V _{IL} = 0.8V	-0.2			mA
	MB501				18	28	ns
	MB501L	tset			16	26	ns
Modulus Set-up Time MC to OUT	MB503				38	46	ns
	MB504				20	30	ns
	MB504L				18	28	ns

NOTE: * $V_{CC} = 5V, T_A = 25^{\circ}C$ ** Design Guarantee

MB501 MB501L MB503 MB504 MB504L




1-15


Í

MB501 MB501L MB503 MB504 MB504L

MB503 TIMING CHART (2 MODULUS) Example: Divide ratio = 16/17




MB501 MB501L MB503 MB504 MB504L




1





TYPICAL CHARACTERISTICS CURVES





INPUT FREQUENCY (MHz)



TYPICAL CHARACTERISTICS CURVES (continued)






Fig. 5 - INPUT SIGNAL AMLITUDE vs. INPUT FREQUENCY








MB501 MB501L MB503 MB504 MB504L

TYPICAL CHARACTERISTICS CURVES (continued)







Fig. 7 - INPUT SIGNAL AMPLITUDE vs. INPUT FREQUENCY




PACKAGE DIMENSIONS



1

PACKAGE DIMENSIONS (Continued)



April 1990 Edition 4.0

💳 DATA SHEET 🗆

MB501LV/504LV LOW VOLTAGE/LOW POWER TWO MODULUS PRESCALERS

LOW VOLTAGE/LOW POWER TWO MODULUS PRESCALERS

The Fujitsu MB501LV/504LV are low power and low voltage versions of MB501/504 two modulus prescalers used in Phase Locked Loop (PLL) frequency synthesizer and will divide the input frequency by the modulus of 64/65 or 128/129, and 32/33 or 64/65 respectively. The output level is 1.1 V peak to peak on ECL level.

- Wide Low Voltage Operation 3.0 V typ., +2.7 to 4.5 V
- High Frequency Operation, Low Power Operation (V_{IN} = -12dBm min.)

1.1 GHz at 36 mW typ. (MB 501LV)

520 MHz at 18 mW typ. (MB 504LV)


- Pulse Swallow Function
- Wide Operation Temperature $T_A = -40^{\circ}C$ to $+85^{\circ}C$
- Stable Output Amplitude $V_{OUT} = 1.1 V_{p-p}$ typ.
- Built-in a termination resistor Stable output amplitude is obtained up to output load capacitance of 8 pF.
- Complete PLL synthesizer circuit with the Fujitsu MB 87001A, PLL synthesizer IC
- Plastic 8-pin Standard Dual-In-Line Package or space saving Flat Package

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.5 to +7.0	v
Input Voltage	V _{IN}	-0.5 to V _{CC}	v
Output Current	lo	10	mA
Storage Temperature	T _{STG}	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. MB501LV MB504LV



Parameter	Cumbal				
	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	2.7	3.0	4.5	v
Output Current	۱ _o		1.2		mA
Ambient Temperature	T _A	-40		+85	°C
Load Capacitance	CL			8	pF

RECOMMENDED OPERATING CONDITIONS


PIN DESCRIPTION

Pin Number	Symbol	Function
1	IN	Input
2	V _{cc}	DC Supply Voltage
3	SW	Divide Ratio Control Input (See Divide Ratio Table)
4	OUT	Output
5	GND	Ground
6	мс	Modulus Control Input (See Divide Ratio Table)
7	NC	Non Connection
8	ĪN	Complementary Input


ELECTRICAL CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted)


					Value		Unit	
Parameter		Symbol	Conditions	Min	Тур	Max	Unit	
Paura Suzzlu Current	MB501LV		V - 2 0V		12		mA	
Power Supply Current	MB504LV	I _{cc}	V _{CC} = 3.0V		6		mA	
Output Amplitude		٧ ₀		0.8	1.1		V _{P-P}	
Input Frequency	MB501LV		with input coupling	10		1100	MHz	
Input Frequency	MB504LV	TIN Capacitor	10		520	MHz		
Input Signal Amplitude	Input Signal Amplitude			-12		5.5	dBm	
High Level Input Voltage f	or MC Input	V _{iHM}	V _{IHM} = ½V _{CC} +0.3	V _{IHM}			V	
Low Level Input Voltage f	or MC Input	VILM				0.8	v	
High Level Input Voltage f	or SW Input	V _{IHS} *		V _{cc} -0.1	V _{cc}	V _{cc} +0.1	V	
Low Level Input Voltage f	Low Level Input Voltage for SW Input				OPEN		v	
High Level Input Current for MC Input		Гінм	V _{IH} = 2.0V			0.4	mA	
Low Level Input Current f	or MC Input	LILM	V _{IL} = 0.8V	-0.2			mA	
Modulus Set-up Time	MB501LV				16	26	ns	
MC to OUT	MB504LV	t _{set}			18	28	ns	

Note: *Design Guarantee





MB501LV MB504LV






TYPICAL CHARACTERISTICS CURVES






MB501LV MB504LV




PACKAGE DIMENSIONS



MB501LV MB504LV

PACKAGE DIMENSIONS (Continued)



May 1990 Edition 3.0

DATA SHEET

MB501SL SUPER LOW POWER TWO MODULUS PRESCALER

SUPER LOW POWER TWO MODULUS PRESCALER

The Fujitsu MB501SL is a super low power version of MB501 two modulus prescaler used in Phase Locked Loop (PLL) frequency synthesizer and divides the input frequency by the modulus of 64/65 or 128/129, respectively. The MB501SL achieves extremely small stay capacitance of internal element, realized through the use of Fujitsu Advanced Process Technology. As the results, high speed operation is achieved with low power supply current of 5 mA typ., about a half current value of MB501L.


- High Frequency Operation fmax = 1.1 GH_z max. ($V_{IN} = -14bBm$)
- Pulse Swallow Function: 64/65, 128/129
- Low Power Supply Current: 5.0mA typ.
- Stable Output Amplitude: $V_0 = 1.6 V_{p-p} t_{vp}$
- Complete PLL synthesizer circuit with the Fujitsu MB87001A, PLL synthesizer IC
- Plastic 8-pin Dual-In-Line Package

Plastic 8-pin Mini Flat Package


Built-in Termination Resistor

Copyright @1990 by FUJITSU LIMITED

Stable output amplitude is obtained up to output load capacitance of 8 pF.




Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device NOTE: reliability.




This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

1 - 33



FUĬĪTSU





PIN DESCRIPTION

Pin Number	Symbol	Description			
1	IN	Input			
2	V _{cc}	Power Supply, +5V			
3	sw	Divide Ratio Control Input (See Divide Ratio Table)			
4	OUT	Output			
5	GND	Ground			
6	MC	Modulus Control Input (See Divide Ratio Table)			
. 7	NC	Non Connection			
8	ĪN	Complementary Input			

RECOMMENDED OPERATING CONDITIONS

_					
Parameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	V _{cc}	4.5	5.0	5.5	v
Operating Temperature	Ta	-40	-	+85	°C
Load Capacitance	CL	-	-	8	ρF


ELECTRICAL CHARACTERISTICS


(Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Power Supply Current	lcc	-	-	5.0	7.0	mA
Output Amplitude	vo	Built-in a termination resistor. Load capacitance = 8pF	1.0	1.6	-	V _{P-P}
Input Frequency	fin	With input coupling capacitor 1000pF	10	-	1 100	MHz
Input Signal Amplitude	V _{IN}	-	-14	-	0	dBm
High Level Input Voltage for MC	Vihm	-	2.0	-		v
Low Level Input Voltage for MC	Vilm	-	-	-	0.8	v
High Level Input Voltage for SW	V _{IHS} •	-	V _{cc} - 0.1	V _{cc}	V _{cc} + 0.1	v
Low Level Input Voltage for SW	Vils	-	OPEN		v	
High Level Input Current for MC	Інм	V _{IH} = 2.0V	-	-	0.4	mA
Low Level Input Current for MC	l _{ilm}	V _{IL} = 0.8V	0.2	-	-	mA
Modulus Set-up Time MC to Output	Îset	-	-	16	26	ns


Note: * Design Guarantee


MB501SL






TYPICAL CHARACTERISTICS CURVES









1

MB501SL




1

PACKAGE DIMENSIONS




PACKAGE DIMENSIONS (Continued)



MB501SL

PACKAGE DIMENSIONS (Continued)



June 1991

DATA SHEET

MB505-16 Ultra High Frequency Prescaler

ULTRA HIGH FREQUENCY PRESCALER

The Fujitsu MB505 is a high frequency prescaler used in Phase Locked Loop (PLL) frequency synthesizer and will divide the input frequency by the modulus of 128 or 256. The output level is 1.6V peak to peak on ECL level.


Its ultra high frequency operation provides wide application range, such as Direct Broadcasting Satellite System, CATV system, UHF Transceiver, etc.


- High Frequency Operation 1.6GHz max.
- Low Power Dissipation 45 mW typ.
- Wide Operation Temperature -40°C to +85°C
- Stable Output Amplitude V_{OUT} = 1.6 V_{P-P}
- Complete PLL synthesizer circuit with the Fujitsu MB 87006A, PLL synthesizer IC
- Plastic 8-pin Standard Dual-In-Line Package or Flat Package

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Raging	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.5 to +7.0	v
Input Voltage	V _{iN}	-0.5 to V _{CC}	v
Output Current	۱ _o	10	mA
Storage Temperature	T _{stg}	-55 to +125	°c


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

TSU



PIN DESCRIPTION

Pin Number	Symbol	Function
1	IN	Input
2	V _{cc}	Power Supply Voltage
3	SW	Divide Ratio Control Input Selecting divide ratio (See Divide Ratio Table)
4	ουτ	Output
5	GND	Ground
6	NC	No Connection
7	NC	No Connection
8	ĪN	Complementary Input

RECOMMENDED OPERATING CONDITIONS

Parameter	Cumbral		Unit		
	Symbol	Min	Тур	Max	Onit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Output Current	Io		1.2		mA
Ambient Temperature	TA	-40		+85	°c
Load Capacitance	CL			12	pF


ELECTRICAL CHARACTERISTICS


1

(Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Conditions		Unit		
	Symbol	Conditions	Min	Тур	Max	Unit
Supply Current	I _{cc}			9		mA
Output Amplitude	Vo		1.0	1.6		V _{p-p}
Input Frequency	f _{IN}	with input coupling capacitor 1000 pF	100		1600	MHz
Input Signal Amplitude	V _{IN}		0.15		1.2	V _{p-p}
High Level Input Voltage for SW	V _{IHS}		V _{cc} -0.1	V _{cc}	V _{cc} -0.1	v
Low Level Input Voltage for SW	VILS			Open		v







1

MB506 ULTRA HIGH FREQUENCY PRESCALER

ULTRA HIGH FREQUENCY PRESCALER

The Fujitsu MB506 is a high frequency prescaler used in Phase Locked Loop (PLL) frequency synthesizer and will divide the input frequency by the modulus of 64, 128 or 256. The output level is 1.6V peak to peak on ECL level.

Its ultra high frequency operation provides wide application range, such as Direct Broadcasting Satellite System, CATV system, UHF Transceiver, etc.

- High Frequency Operation 2.4GHz max.
- Power Dissipation 90 mW typ.
- Wide Operation Temperature -40°C to +85°C
- Stable Output Amplitude V_{OUT} = 1.6 V_{P-P}
- Complete PLL synthesizer circuit with the Fujitsu MB 87006A, PLL synthesizer IC
- Plastic 8-pin Standard Dual-In-Line Package or Flat Package


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.5 to +7.0	v
Input Voltage	V _{IN}	-0.5 to V _{CC}	v
Output Current	10	10	mA
Storage Temperature	T _{STG}	–55 to +125	°c


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



FUJITSU



This device contains circuitry o protect the inputs against damage due to hat static voltages or electric fields. Howeve: it is advised that normal precautions be tken to avoid application of any voltage higher than maximum rated voltages to this hat impedance circuit.



PIN DESCRIPTION

Pin Number	Symbol	Function
1	IN	Input
2	V _{cc}	Power Supply Voltage
3	SW1	Divide Ratio Control Input Selecting divide ratio (See Divide Ratio Table)
4	OUT	Output
5	GND	Ground
6	SW2	Divide Ratio Control Input Selecting Divide Ratio (See Divide Ratio Table)
7	NC	No Connection
8	ĪŇ	Complementary Input

RECOMMENDED OPERATING CONDITIONS


Parameter	Symbol	Value			Unit	
		Min	Тур	Max	Unit	
Supply Voltage	v _{cc}	4.5	5.0	5.5	v	
Output Current	۱ _o		1.2		mA	
Ambient Temperature	T _A	-40		+85	°C	
Load Capacitance	CL			12	pF	

ELECTRICAL CHARACTERISTICS


-				Value			
Parameter	Symbol	Con	Conditions		Тур	Max	Unit
Supply Current	I _{cc}				18		mA
Output Amplitude	Vo			1.0	1.6		V _{P-P}
	f _{IN}	with input coupling capacitor 1000 pF	$T_{A} = -40^{\circ}C$ to 85°C	100		2200 2400	
Input Frequency			$T_A = -40^{\circ}C$ to 60°C	100			MHz
Innut Signal Amalituda	V _{IN}	f _{IN} = 100 MHz to 1.3 GHz		16		5.5	
Input Signal Amplitude		f _{IN} = 1.3 MHz to 2.4 GHz		-4		5.5	dBm
High Level Input Voltage for SW	V _{IHS} *			V _{cc} -0.1	V _{cc}	V _{cc} +0.1	v
Low Level Input Voltage for SW	VILS				Open		v

Note: *Design Guarantee

Fig. 2 - INPUT SIGNAL AMPLITUDE vs. INPUT FREQUENCY



PACKAGE DIMENSIONS



April 1990 Edition 4.0

DATA SHEET

MB507 1.6 GHz TWO MODULUS PRESCALER

1.6 GHz TWO MODULUS PRESCALER

The Fujitsu MB507 is a 1.6 GHz two modulus prescaler used in Phase Locked Loop (PLL) frequency synthesizer and will divide the input frequency modulus of 128/129 or 256/257.


The output level is 1.6 V peak to peak on ECL level.


- High Frequency Operation: 1.6 GHz max.
- Power Dissipation: 90 mW typ.
- Pulse Swallow Function
- Wide Operation Temperature: -40°C to +85°C
- Stable Output Amplitude: $V_{OUT} = 1.6 V_{P-P}$
- Complete PLL synthesizer circuit with the Fujitsu MB87001A, PLL synthesizer IC
- Package Standard 8-pin Dual-In-Line Package (Suffix: -P) Standard 8-pin Flat Package (Suffix: -PF)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.5 to +7.0	v
Input Voltage	V _{IN}	–0.5 to V _{CC}	v
Output Current	I _o	10	mA
Storage Temperature	Т _{sтg}	-55 to +125	°C


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

FUJITSU



PIN DESCRIPTION

Pin Number	Symbol	Function
1	IN	Input
2	V _{cc}	DC Supply Voltage
3	SW	Divide Ratio Control Input Selecting Divide Ratio (See Divide Ratio Table)
4	OUT	Output
5	GND	Ground
6	мс	Modulus Control Input (See Divide Ratio Table)
7	NC	Non Connection
8	ĪN	Complementary Input

1-52

RECOMMENDED OPERATING CONDITIONS


			Unit			
Parameter	Symbol	Min	Тур	Max	om	
Supply Voltage	V _{cc}	4.5	5.0	5.5	V	
Output Current	۱ _o		1.2		mA	
Ambient Temperature	T _A	-40		+85	°C	
Load Capacitance	CL			12	pF	


ELECTRICAL CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted)


D	Gumbal	Questini	Value				
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Supply Current	I _{cc}			18		mA	
Output Amplitude	Vo		1.0	1.6		V _{P-P}	
Input Frequency	f _{IN}	With input coupling capacitor 1000pF	100		1600	MHz	
Input Signal Amplitude	V _{IN}		-4		10	dBm	
High Level Input Voltage for MC Input	V _{IHM}		2.0			V	
Low Level Input Voltage for MC Input	VILM				0.8	v	
High Level Input Voltage for SW Input	V _{IHS} *		V _{cc} -0.1	V _{cc}	V _{cc} +0.1	V	
Low Level Input Voltage for SW Input	VILS			OPEN		v	
High Level Input Current for MC Input	I _{IHM}	V _{IH} = 2.0V			0.4	mA	
Low Level Input Current for MC Input	I _{ILM}	V _{IL} = 0.8V	-0.2			mA	
Modulus Set-up Time MC to OUT	t _{set}	1.6 GHz Operation		18	28	ns	


MB507













PACKAGE DIMENSIONS

(Suffix: P)



PACKAGE DIMENSIONS (Continued)

(Suffix: PF)



í

April 1990 Edition 3.0

DATA SHEET =

MB508 2.3GHz TWO MODULUS PRESCALER

2.3 GHz TWO MODULUS PRESCALER

The Fujitsu MB508 is a 2.3 GHz two modulus prescaler used in Phase Locked Loop (PLL) frequency synthesizer and divides the input frequency by a modulus of 128/130, 256/258 or 512/514. The output level is 1.6V peak to peak ECL level. Its ultra high frequency operation provides wide application, such as Direct Broadcasting Satellite System, CATV system, UHF Transceiver, etc.

- High Frequency Operation: f = 2.3 GHz max. (V_{IN} = -4dBm min.)
- Input Signal Amplitude: V_{IN} = 100 mV_{P-P} (f_{IN} = 100 MHz to 1.8 GHz)
- Pulse Swallow Function: 128/130, 256/258, 512/514
- Power Dissipation: 120 mW typ.
- Wide Operation Temperature: -40°C to +85°C
- Stable Output Amplitude: V_{OUT} = 1.6V_{P-P} typ.
- Complete PLL synthesizer circuit with the Fujitsu MB87001A, PLL synthesizer system block IC
- Standard Plastic 8-pin Dual-In-Line Package or Flat Package


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{cc}	-0.5 to +7.0	v
Input Voltage	V _{IN}	-0.5 to V _{CC}	v
Output Current	Io	10	mA
Operating Temperature	T _A	-40 to +85	°C
Storage Temperature	Т _{STG}	-55 to +125	°C


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



FUÏTSU



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



.

PIN DESCRIPTION

Pin Number	Symbol	Descriptions			
1	IN	Input			
2	V _{cc}	Power Supply, +5V			
3	SW1	Divide Ratio Control Input (See Divide Ratio Table)			
4	Ουτ	Output			
5	GND	Ground			
6	МС	Modulus Control Input (See Divide Ratio Table)			
7	SW2	Divide Ratio Control Input (See Divide Ratio Table)			
8	ĪN	Complementary Input			

RECOMMENDED OPERATING CONDITIONS


Parameter	Symbol				
	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	V _{cc}	4.5	5.0	5.5	v
Output Current	Io		1.2		mA
Operating Temperature	T _A	-40		+85	°c
Load Capacitance	CL			12	pF


ELECTRICAL CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted)


Parameter	Cumbal	Condition		Values			
Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Power Supply Current	lcc			24		mA	
Output Amplitude	٧o		1.0	1.6		V _{P-P}	
Input Frequency	f _{IN}	With input coupling capacitor 1000pF	100		2300	MHz	
Input Signal Amplitude	V _{INA}	f _{IN} = 1800MHz to 2300MHz	-4		5.5	dBm	
	V _{INB}	f _{IN} = 100MHz to 1800MHz	-16		10	dBm	
High Level Input Voltage for MC	V _{IHM}		2.0			v	
Low Level Input Voltage for MC	VILM				0.8	v	
High Level Input Voltage for SW	V _{IHS} *		V _{cc} -0.1	V _{cc}	V _{cc} +0.1	v	
Low Level Input Voltage for SW	VILS			OPEN		v	
High Level Input Current for MC	I _{IHM}	V _{IH} = 2.0V			0.4	mA	
Low Level Input Current for MC	I _{ILM}	V _{IL} = 0.8V	-0.2			mA	
High Level Input Current for SW	I _{IHS}	V _{IH} = V _{CC}			250	μA	
Modulus Set-up Time MC to Output at 2.3GHz Operation	t _{set}			18	28	ns	


Note: *Design Guarantee






ĺ






PACKAGE DIMENSIONS

(Suffix: -P)



PACKAGE DIMENSIONS (Continued)

(Suffix: -PF)



1-66

DATA SHEET

MB509 TWO MODULUS PRESCALER WITH STAND-BY MODE

TWO MODULUS PRESCALER WITH STAND-BY MODE

The Fujitsu MB509 is a low power two modulus prescaler which enables pulse swallow function. The MB509 is used in Phase Locked Loop (PLL) frequency synthesizer and divides the input frequency by the modulus of 64/65 or 128/129, respectively.

Power consumption is 58mW typ. at power supply voltage of 5.0V. The MB509 is equipped with the stand by mode which cuts off the power supply current Icc under PLL phase lock condition. (Icc=180µA under current cut condition)


Intermittent operating mode is achieved by using MB509 and MB87076.

- High Speed: fmax=1.1GHz max. (V_{IN}=-4dBm min.)
- Pulse Swallow Function: 64/65, 128/129
- Power Supply Consumption: 58mW typ.
- Stand-by Current: 180µA typ.
- Stable Output Amplitude: Vo=1.6 VP-P typ.
- · Complete PLL synthesizer circuit with the Fujitsu MB87076, PLL frequency synthesizer IC.
- Plastic 8-pin Dual-In-Line Package (Suffix: -P) Plastic 8-pin Mini Flat Package (Suffix: -PF)
- Built-in a Termination Resistor Stable output amplitude is obtained up to output load capacitance of 8pF.

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{cc}	-0.5 to +7.0	V
Input Voltage	V _{IN}	–0.5 to V_{cc}	v
Output Current	ا م	10	mA
Storage Temperature	Т _{этс}	-55 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



ITSU

FUI

PLASTIC PACKAGE

DIP-08P-M01

PLASTIC PACKAGE

FPT-08P-M01

PIN ASSIGNMENT

TOP VIEW

IN C

Vcc C 2

SW F з

OUT [


🗆 PS

ы мс

R

6 5

Copyright@ 1990 by FUJITSU LIMITED



PIN DESCRIPTION

Pin Number	Symbol	Description
1	IN	Input
2	Vcc	Power Supply, +5V
3	sw	Divide Ratio Control Input (See Divide Ratio Table)
4	OUT	Output
5	GND	Ground
6	МС	Modulus Control Input (See Divide Ratio Table)
7	PS	Stand-by Control Input (See Divide Ratio Table)
8	ĪN	Complementary Input

,

RECOMMENDED OPERATING CONDITIONS


Parameter	Symbol		Unit		
Parameter	Symbol	Min	Тур	Max	Onic
Power Supply Voltage	V _{cc}	4.5	5.0	5.5	v
Operating Temperature	TA	-40	-	+85	°C
Load Capacitance	CL	-	_	8	pF


ELECTRICAL CHARACTERISTICS


(Recommended Operating Conditions unless otherwise noted)

D	0	Oradittan		Value		Unit	
Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Baura Suashi Currant	lcc		-	11.6	-	mA	
Power Supply Current	les	Stand-by mode	-	180	-	μ A	
Output Amplitude	Vo	Built-in a Termination Resitor. Load capacitance=8pF	1.0	1.6	-	V _{P-P}	
Input Frequency	f _{in}	With input coupling capacitor 1000pF	10	-	1100	MHz	
Input Signal Amplitude	Vin	-	-4	-	5.5	dBm	
High Level Input Voltage for MC	VIH	-	3.0	-	-	ν	
Low Level Input Voltage for MC	V _{iL}	-	-	-	0.8	ν	
High Level Input Voltage for SW	V _{iHs} *		V _{cc} -0.1	V _{cc}	V _{cc+} 0.1	v	
Low Level Input Voltage for SW	VILS		Open		v		
High Level Input Voltage for PS	VIH	-	2.0	-	-	v	
Low Level Input Voltage for PS	ViL	_	-	-	0.4	v	
High Level Input Current for MC	ĥн	V _{iH} =3.0V	-	-	0.4	mA	
Low Level Input Current for MC	հ	V _{IL} =0.8V	-0.2	-	-	mA	
Modulus Set-up Time MC to Output	t _{ser}	-	-	16	26	ns	

Note: * Design Guarantee









TYPICAL CHARACTERISTICS CURVES


1-71







PACKAGE DIMENSIONS (continued) 8-LEAD PLASTIC FLAT PACKAGE (Case No. : FPT-8P-M01)



April 1990 Edition 3.0

DATA SHEET =

MB510 2.7 GHz TWO MODULUS PRESCALER

2.7 GHz TWO MODULUS PRESCALER

The Fujitsu MB510 is a ultra high speed two modulus prescaler which enables pulse swallow function. The MB510 is used in Phase Locked Loop (PLL) frequency synthesizer and divides the input frequency by the modulus of 128/144 or 256/272, respectively.


The MB510 achieves extremely small stray capacitance of internal element, realized through the use of Fujitsu Advanced Process Technology. As the results, ultra high speed is achieved with low power supply current of 10 mA typ.


- High Frequency Operation: 2.7GHz max.
- Power Dissipation: 50 mW typ.
- Pulse Swallow Function: 128/144, 256/272
- Wide Operation Temperature: -40°C to +85°C
- Stable Output Amplitude: V_{OUT} = 1.6 V_{P-P} typ.
- Built-in a Termination Resistor
- Complete PLL synthesizer circuit with the Fujitsu MB87001A, PLL synthesizer IC
- Package Standard 8-pin Flat Package (Suffix: -PF)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol Value		Unit
Supply Voltage	V _{cc}	-0.5 to +7.0	V
Input Voltage	V _{IN}	V _{IN} -0.5 to V _{CC}	
Output Current	I _o	10	mA
Storage Temperature	Т _{STG}	-55 to +125	°C


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

SU



PIN DESCRIPTION

Pin Number	Symbol	Function	
1	IN	Input	
2	V _{cc}	DC Supply Voltage	
3	sw	Divide Ratio Control Input (See Divide Ratio Table)	
4	OUT	Output	
5	GND	Ground	
6	мс	Modulus Control Input (See Divide Ratio Table)	
7	NC	Non Connection	
8	ĪN	Complementary Input	

1-76


RECOMMENDED OPERATING CONDITIONS


Parameter	Cumbral				
Farameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Output Current	Ι _ο		1.2		mA
Ambient Temperature	T _A	-40		+85	°C
Load Capacitance	CL			8	pF


ELECTRICAL CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted)


D ecomposition	Question	Oradition	Value			
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Supply Current	Icc			10.0	15.0	mA
Output Amplitude	Vo	Built-in a termination resistor. Load capacitance = 8pF	1.0	1.6		V _{P-P}
Input Frequency	fin	With input coupling capacitor 1000pF	10		2700	MHz
Input Signal Amplitude	V _{IN}	f _{IN} ≈ 10 to 2200 MHz	-10		10	10
		f _{IN} = 2200 to 2700 MHz	-4		10	dBm
High Level Input Voltage for MC Input	V _{IHM}		2.0			v
Low Level Input Voltage for MC Input	VILM				0.8	v
High Level Input Voltage for SW Input	V _{IHS} *		V _{cc} -0.1	V _{cc}	V _{cc} +0.1	v
Low Level Input Voltage for SW Input	V _{ILS}			OPEN		v
High Level Input Current for MC Input	I _{інм}	V _{IH} = 2.0V			0.4	mA
Low Level Input Current for MC Input	IILM	V _{IL} = 0.8V	-0.2			mA
Modulus Set-up Time MC to OUT	tset			16	26	ns

Note: *Design Guarantee















ME

PACKAGE DIMENSIONS

(Suffix: -PF)



1-82

MB511 1GHz HIGH SPEED PRESCALER

HIGH SPEED PRESCALER

The Fujitsu MB511 is a 1GHz high speed prescaler designed for use in PLL (Phase Locked Loop) frequency synthesizer application.


The MB511 consumes low power 23mA at 5V up to 1GHz input frequency due to adoption of Fujitsu advanced bipolar process.

The MB511 will divide by 1, 2, or 8, respectively and very sensitivity (-20dBm min.). So, the MB511 is well suited for electronically tuned TV and CATV applications.

- Wide operating frequency range: $f_{in} = 50$ to 1000MHz (V_{in} = -20dBm)
- Maximum operating frequency depends upon a divide ratio 1/1: 250MHz max.
 - (Buffer through)
 - 1/2: 500MHz max.
 - 1/8: 1000MHz max.
- Low supply current: 23mA @5V

- High input sensitivity: -20dBm min
- Stable output amplitude: 800mVp-p ($C_L \leq 5pF$)
- Wide temperature range: $T_A = -40 \text{ to } +85^{\circ}C$
- Plastic 8-pin dual-in-line package (Suffix: -P)
 - Plastic 8-pin flat package (Suffix: -PF)

PLASTIC PACKAGE DIP-08P-M01 PLASTIC PACKAGE FPT-08P-M01




This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maxi-mum rated voltages to this high impedance circuit.

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{cc}	-0.5 to 7.0	v
Input Voltage	V _{IN}	-0.5 to V _{CC} +0.5	v
Outpu⁺ Current	Vo	10	mA
Storage Temperature	Т _{ята}	-55 to 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TSU



FUNCTION TABLE

S1	S2	Divide Ratio	Operating Frequency
L	L	Not use	_
L	н	1	250 MHz
Н	L	2	500 MHz
. Ĥ	Н	8	1000 MHz

H = V_{CC} L = OPEN

Pin No.	Symbol	1/0	Descriptions
1	IN	1	Input. The connection with VCO should be an AC connection.
2	V _{cc}	-	Power supply voltage input.
3	NC	-	No connection.
4	ουτ	о	Output. Termination resistor is necessary due to emitter follower output.
5	GND	-	Ground.
6	S2	I	Divide ratio control input.
7	S1	1	Divide ratio control input.
8	ĪN	I	Complementary input.


PIN DESCRIPTIONS

RECOMMENDED OPERATING CONDITIONS

	0 mbal	Value			Unit	Note
Parameter	Symbol	Min	Тур	Max		Note
Power Supply Voltage	V _{cc}	4.5	5.0	5.5	v	
Operating Temperature	TA	-40		+85	°c	
Load Capacitance	CL			5	pF	Termination resistor 500 Ω

ELECTRICAL CHARACTERISTICS


Parameter		Cumhal		Value		Unit	Nete
		Symbol	Min	Тур	Max	Unit	Note
Power Supply Current		lcc	15	23	32	mA	Except termination output current.
Output Amplitude		vo	0.4	0.8	1.2	V _{p-p}	500Ω termination, $C_{L} = 5pF$ max.
	1/1	f ₁	50		250	MHz	Min value is measured
Input Frequency	1/2	f ₂	50		500	MHz	with coupling capaci- tor of 1000pF.
	1/8	f ₃	50		1000	MHz	
Input Signal Amplitude		V _{in}	-20		+10	dBm	50Ω
High Level Input Voltage	S1, S2	VIH	V _{cc} -0.7	V _{cc}	V _{CC} +0.5	v	
Low Level Input Voltage	J1, J2	VIL		OPEN		V	
High Level Input Current S1, S2		Ін	40		160	μA	V _{CC} = 5V





TYPICAL CHARACTERISTICS CURVES

Fig. 3 – INPUT SENSITIVITY CURVE (1/8 DIVIDE RATIO) POWER SUPPLY VOLTAGE DEPENDENCY








Fig. 5 – INPUT SENSITIVITY CURVE (1/1 DIVIDE RATIO) POWER SUPPLY VOLTAGE DEPENDENCY





Fig. 6 - POWER SUPPLY CURRENT vs. POWER SUPPLY VOLTAGE



TYPICAL CHARACTERISTICS CURVES (continued)

1000

Fig. 7 - INPUT SENSITIVITY CURVE (1/8 DIVIDE RATIO) TEMPERATURE DEPENDENCY +10 5.0 Vcc MINIMUM INPUT SIGNAL AMPLITUDE V_{in} (dBm) Guaranteed Operating Area 50 to 1000MHz -20 to +5dBm -10 -20 40°C TA -30 TA $= 25^{\circ}C$ A = +85°C

100

10

Fig. 8 – INPUT SENSITIVITY CURVE (1/2 DIVIDE RATIO) TEMPERATURE DEPENDENCY








Fig. 9 – INPUT SENSITIVITY CURVE (1/1 DIVIDE RATIO) TEMPERATURE DEPENDENCY

INPUT FREQUENCY fin (MHz)










PACKAGE DIMENSIONS

1

PACKAGE DIMENSIONS (continued)



Section 2

Phase-Locked Loops (PLLs) — At a Glance

Page	Device	Maximum Frequency	Supj I _{CC}	oly V _{CC}	Programmable Counter	Swallow Counter	Reference Counter
23	MB87001A	13 MHz	2.0 mA typ.	4.5 V– 5.5 V	Binary 16–1023	Binary 0–127	Binary 8–2048
2–15	MB87006A	10 MHz	3.5 mA	3.0 V– 6.0 V	Binary 16–1023	Binary 0–127	Binary 8–16383
2–27	MB87014A*	40 MHz	8.0 mA typ.	4.5 V– 5.5 V	Binary 5–1023	Binary 0–63	Binary 5–65535
2–37	MB87076	15 MHz	3.0 mA	2.7 V– 5.5 V	Binary 16–2047	Binary 0–127	Binary 8–16383
2–51	MB87086A	95 MHz	8.0 mA	4.5 V– 5.5 V	Binary 5–1023	None	Binary 5–65535
2–61	MB87087	10 MHz	2.5 mA typ. at 3.0 V 3.5 mA typ. at 5.0 V	3.0 V– 6.0 V	Binary 5–1023	Binary 0–127	Binary 5–16383
2–73	MB87090	15 MHz	4.0 mA typ. at 5.0 V	2.7 V– 5.5 V	Binary 16–1023	Binary 0–127	Binary 8–2048
		13 MHz	3.0 mA typ. at 3.0 V				
NOTES	: All devices are *Also has on-ch	available in 16-pi nip 180 MHz dual	at 3.0 V in plastic DIP	•	-		

Telecommunications Data Book

November 1990 Edition 7.0

= DATA SHEET ==

MB87001A CMOS PLL FREQUENCY SYNTHESIZER

CMOS SERIAL INPUT PHASE-LOCKED-LOOP (PLL) FREQUENCY SYNTHESIZER

The Fujitsu MB87001A, fabricated in CMOS technology, is a serial input PLL frequency synthesizer.

The MB87001A contains an inverter for oscillator, a programmable reference divider, a divide factor of programmable reference divider control circuit, a phase detector, a charge pump, a 17-bit shift register, a 17-bit latch, a programmable divider (a binary 7-bit swallow counter, a binary 10-bit programmable counter), and a control generator for an external dual modulus prescaler.

When supplemented with a loop filter and VCO, the MB87001A contains the necessary circuit to make up PLL frequency synthesizer. Typically, a dual modulus prescaler such as the MB501L can be added, allowing input frequency operation up to 1.1 GHz.

- Single power supply voltage: V_{DD} = 2.7V to 5.5V
- Wide temperature range: T_A = -40 to 85°C
- 13MHz typical input capability @5V (fin input)
- · On-chip inverter for oscillator
- 8 divide factors for programmable reference divider are selected by S₁, S₂ and S₃ input (1/8, 1/16, 1/64,
- 1/128, 1/256, 1/512, 1/1024, 1/2048)
- Programmable 17-bit divider with input amplifier consisting of: Binary 7-bit swallow counter Binary 10-bit programmable counter
- Two types of phase detector output: On-chip charge pump output Output for external charge pump

 $(V_{SS} = 0V)$


 Easy interface to Fujitsu dual modulus prescaler

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Power Supply Voltage	VDD	V _{SS} -0.5 to V _{SS} +7.0	v
Input Voltage	Vin	V _{ss} -0.5 to V _{DD} +0.5	v
Output Voltage	Vout	V_{SS} –0.5 to V_{DD} +0.5	v
Output Current	юл	±10	mA
Open-drain Output	Voop	V _{SS} -0.5 to V _{DD} +3.0	v
Operating Temperature	TA	-40 to +85	°C
Storage Temperature	Тата	-65 to +150	°C
Power Dissipation	Po	300	mW

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.






This device contains circulity to protect the inputs against damage due to high static voltages or electric fields. However, It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright © 1990 by FUJITSU LIMITED

2-3

ΓSU

MB87001A



2

2-4

PIN DESCRIPTION

Pin No.	Symbol	1/0	Description
1	Vdd	-	Power supply voltage input.
2	Clock	I	Clock signal input for 17-bit shift register. Each rising edge of the clock shifts one bit of the data into the shift register.
3	Data	I	Serial data input for 17-bit shift register. The data is used for setting the divide factor of programmable divider.
4	LE	I	Load enable input. When this pin is high level (high active), the data stored in the 17-bit shift register is transferred to 17-bit latch.
5	fin	į	Input for programmable divider from VCO or prescaler output. This input involves bias circuit and amplifier. The connection with external dual modulus prescaler should be an AC connection.
6	м	o	Control output for external dual modulus prescaler. The connection to the prescaler should be DC connection. This output level is synchronized with fall- ing edge of fin input signal (pin #5). Pulse Swallow Function: MB501L M = High: Preset modulus factor 64 or 128 M = Low: Preset modulus factor 65 or 129
7	LD	0	Output of phase detector. It is high level when fr and fp are equal, and then the loop is locked. Otherwise it outputs negative pulse signal.
8	Do	0	Three-state charge pump output of the phase detector. The mode of D ₀ is changed by the combination of programmable reference divider output frequency fr and programmable divider output frequency fp as listed below: fr > fp: Drive mode (D ₀ = High level) fr = fp: High-impedance mode fr < fp: Sink mode (D ₀ = Low level)
9 10	φR φP	00	Phase detector outputs for an external charge pump. The mode of φR and φP is changed by the combination of programmable reference divider output frequency fr and programmable divider output frequency fp as listed below:

MB87001A

PIN DESCRIPTION (Continued)


Pin No.	Symbol	vo				Descri	ption					
11 12 13	5 0 0 3	1	Control input for prog of divide factor for the					nbination	of these	inputs pro	ovides 8	kinds
			Divide Factor Sn	<u>1</u> 8	<u>1</u> 16	<u>1</u> 64	1 128	<u>1</u> 256	1 512	1 1024	1 2048	
			S1	0	1	0	1	0	1	0	1	1
			S2	0	0	1	1	0	0	1	1	
			S3	0	0	0	0	1	1	1	1	
14	OSCour	0	Output pin for crystal Output of the inverting			n should	be open	when an	external	oscillator	is used.	
15	OSCIN	1	Input pin for crystal or Input to the inverting a AC coupled when an For large amplitude s	mplifier ti external	oscillator	is used.		•			lator sign	al as
16	Vss	-	Ground									

FUNCTIONAL DESCRIPTION

DIVIDE FACTOR OF PROGRAMMABLE DIVIDER

Serial data of binary code is input to Data pin. These data are loaded into the 17-bit shift register from MSB. When load enable signal LE is high, the data stored in the 17-bit shift register is transferred to the 17-bit latch.

The data 10 to 7 set a divide factor of the binary 7-bit swallow counter and data 10 to 7 set a divide factor of binary 10-bit programmable counter. In other words, serial data is equivalent to the divide factor of programmable divider.



MB87001A

Binary 7-bit Swallow Counter Data Input

0	6	5	4	3	2	1	Divide Factor A
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	0	2
0	0	0	0	0	1	1	3
0	0	0	0	1	0	0	4
	•	•	•	•	•	•	•
1	1	1	1	1	1	1	127

Note: Divide factor A: 0 to 127

Depending upon the divide factor set input (SW) of external prescaler, the input data should be as follows. Example MB501L

SW = H (64/65): Bit 7 of shift register (7) should be zero.

Binary 10-bit Programmable Counter Data Input

0	16	15	14	13	12	0	10	9	8	Divide Factor N
0	0	0	0	0	0	0	1	0	1	5
0	0	0	0	0	0	0	1	1	0	6
0	o	0	0	o	0	0	1	1	1	7
•		•	•		•	•	•	•		•
1	1	1	1	1	1	1	1	1	1	1023

Note: Divide factor less than 5 is prohibited. Divide factor N: 5 to 1023

PULSE SWALLOW FUNCTION


 $f_{vco} = [(N \times M) + A] \times fr$

fvco : Output frequency of external voltage controlled oscillator (VCO)

N : Preset divide factor of binary 10-bit programmable counter (5 to 1023)

- M : Preset modulus factor of external dual modulus prescaler (e.g. 64 in 64/65 mode, 128 in 128/129 mode of an MB501L prescaler)
- A : Preset divide factor of binary 7-bit swallow counter (0 to 127)
- fr : Output frequency of the programmable reference divider

MB87001A



- Clock : Clock signal input for the 17-bit shift register. Each rising edge of the clock shifts one bit of data into the shift register.
- Data : Serial data input for the 17-bit shift register.
- LE : Load enable input.

When LE is high (high active), the data stored in the 17-bit shift register is transferred to the 17-bit latch. The 17-bit data is used for setting a divide factor of the programmable divider.

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0V)$

	Symbol		Value					
Parameter		Min	Тур	Max	Unit			
Power Supply Voltage	VDD	2.7		5.5	v			
Input Voltage	Vin	Vss		V _{DD}	v			
Operating Temperature	Ta	-40		+85	ç			

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3.0V, V_{SS} = 0V, T_A = -40 \text{ to } 85^{\circ}\text{C})$

					Value		Unit	
Parameter		Symbol	Condition	Min	Тур	Max	Unit	
High-level Input Voltage	Except fin	ViH		2.1				
Low-level Input Voltage	and OSC _{IN}	VIL				0.9	V	
	fin	Vfin	Amplitude in AC	0.8			Vp.p	
Input Sensitivity	OSCIN	Vosc	coupling, sine wave	1.0				
High-level Input Current	Except fin	Ін	V _{IN} = V _{DD}		1.0			
Low-level Input Current	and OSCIN	hr.	V _{IN} = V _{SS}		-1.0		μA	
	fin	lfin	$V_{IN} = V_{SS}$ to V_{DD}		±30			
Input Current	OSCIN	losc	$V_{IN} = V_{SS}$ to V_{DD}		±30		μA	
High-level Output Voltage	Except	Vон	Iон = О µ A	2.95				
Low-level Output Voltage	and OSC _{OUT}	Vol	Iol = OµA			0.05	- v	
Low-level Output Voltage	φP	Volp	I _{OL} = 0.8mÅ			0.8		
High-level Output Voltage		Vонх	іон = ОµА ,	2.50			v	
Low-level Output Voltage	OSCout	Volx	l _{oL} = 0μA			0.50		
High-level Output Current	Except	Іон	V _{он} = 2.0V	-0.5				
Low-level Output Current	and OSCout	lol	V _{OL} = 0.8V	0.5			mA	
N-channel Open Drain Cut Off Current	φP	loff	$V_{\rm O} = V_{\rm DD} + 3.0$		1.0		μА	
Power Supply Current* ¹		loo			2.0		mA	
Max. Operating Frequency of Programmable Reference Divi	fmaxd		13	20		MHz		
Max. Operating Frequency of Programmable Divider		fmaxp		10	20		MHz	

Note: +1: fin = 5.0MHz, 12.8MHz Crystal is connected between OSC_{IN} and OSC_{OUT}. Inputs are connected to ground except for fin and OSC_{IN}. Outputs are open.


ELECTRICAL CHARACTERISTICS (continued) (VDD = 5.0V, VSS = 0V, TA = -40 to 85°C)

Parameter		Symbol	Condition		Value		Unit	
Parameter		Symbol	Condition	Min	Тур	Max	Unit	
High-level Input Voltage	Except fin	Vih		3.5				
Low-level Input Voltage	and OSC _{IN}	ViL				1.5	v	
	fin	Vfin	Amplitude in AC	1.0				
Input Sensitivity	OSCIN	Vosc	coupling, sine wave	1.5			Vp-p	
High-level Input Current	Except fin	Ьн	$V_{\text{IN}} = V_{\text{DD}}$		1.0		μА	
Low-level Input Current	and OSC _{IN}	հւ	V _{IN} = V _{SS}		-1.0		μА	
	fin	lfin	$V_{IN} = V_{SS}$ to V_{DD}		±50		μA	
Input Current	OSCIN	losc	$V_{\text{IN}} = V_{\text{SS}} \ \text{to} \ V_{\text{DD}}$		±50		μΑ	
High-level Output Voltage	Output Voltage Except		Іон = 0μ A	4.95				
Low-level Output Voltage	and OSC _{out}	Vol	Ισι = ΟμΑ			0.05	- v	
Low-level Output Voltage	φP	Volp	I _{OL} = 2mA			1.0		
High-level Output Voltage		V _{онх}	Іон = ОµА	4.50			v	
Low-level Output Voltage	OSCout	lolx	I _{OL} = 0µA			0.50		
High-level Output Current	Except	Іон	V _{OH} = 4.0V	-1.0				
Low-level Output Current	and OSC _{out}	loL	V _{OL} = 0.8V	1.0			mA	
N-channel Open Drain Cut Off Current	φP	loff	V _O = V _{DD} +3.0		1.0		μA	
Power Supply Current*1		loo			3.0		mA	
Max. Operating Frequency of Programmable Reference Divi	fmaxd		15	25		MHz		
Max. Operating Frequency of Programmable Divider	fmaxp		13	25		MHz		


Note: *1: fin = 5.0MHz, 12.8MHz Crystal is connected between OSC_{IN} and OSC_{OUT}.

Inputs are connected to ground except for fin and OSCIN. Outputs are open.


MB87001A



TYPICAL CHARACTERISTICS CURVES









MB87001A

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (Continued)



November 1990 Edition 6.0

DATA SHEET =

MB87006A CMOS PLL FREQUENCY SYNTHESIZER

CMOS SERIAL INPUT PHASE-LOCKED-LOOP (PLL) FREQUENCY SYNTHESIZER

The Fujitsu MB87006A, fabricated in CMOS technology, is a serial input phase locked loop (PLL) frequency synthesizer.

The MB87006A contains an inverter for oscillator, programmable reference divider (binary 14-bit programmable reference counter), 14-bit shift register, 14-bit latch, phase detector, charge pump, 17-bit shift register, 17-bit latch, programmable divider (binary 7-bit swallow counter, binary 10-bit programmable counter) and control generator for dual modulus prescaler.

When supplemented with a loop filter and VCO, the MB87006A contains the necessary circuit to make up a PLL frequency synthesizer. Typically, a dual modulus prescaler such as the MB501L can be added, allowing input frequency operation up to 1.1 GHz.

- Wide range power supply voltage: V_{CC} = 3.0 to 6.0 V
- Wide temperature range: $T_A = -40 \text{ to } 85 \text{ }^\circ\text{C}$
- 17 MHz typical input capability at 5 V (fin input)
- Programmable divider with input amplifier consisting of:

 Binary 7-bit swallow counter
 Binary 10-bit programmable counter
- Programmable reference divider with input amplifier consisting of binary 14-bit programmable reference counter

- On-chip inverter for oscillator
- Divide factor of programmable divider and programmable reference divider are set by serial data input. (The last data bit is control bit.)
- Two types of phase detector output: –On-chip charge pump output –Output for external charge pump
- Easy interface with Fujitsu prescalers
 - 16-pin standard dual-in-line package (Suffix: -P) 16-pin standard flat package (Suffix: -PF)



ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Power Supply Voltage	Voo	Vss0.5 to Vss +7.0	v
Input Voltage	Vin	V _{SS} -0.5 to V _{DD} +0.5	v
Output Voltage	Vout	Vss -0.5 to Vpb +0.5	v
Output Current	Ιουτ	±10	mA
Operating Temperature	T₄	-40 to +85	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Power Dissipation	Po	300	mW

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedence circuit.

TOP VIEW

12 🗖 M

11

10

9

1 F

Data

Clock

 $D_0 \square 5$

ъL

fin


Vss 6

7

8

Copyright @1990 by FUJITSU LIMITED

MB87006A



PIN DESCRIPTION

Pin No.	Symbol	١/O	Description
1	OSCIN	ł	Input pin for crystal oscillator. Input to the inverting amplifier that forms part of the oscillator. This pin receives the oscillator signal as AC coupled when an external oscillator is used. For large amplitude signals (standard CMOS levels) DC coupling may also be used.
2	OSCout	ο	Output pin for crystal oscillator. Output of the inverting amplifier. This pin should be open when an external oscillator is used.
3	fv	0	Monitor output of the phase detector. This pin is tied to the programmable divider output.
4	Vdd	-	Power supply voltage input.
5	Do	ο	$\begin{array}{llllllllllllllllllllllllllllllllllll$
6	Vss	-	Ground.
7	LD	0	Output of phase detector. It is high level when fr and fv are equal, and when the loop is locked. Otherwise it outputs negative pulse signal.
8	fin	I	Clock input for programmable divider. This input contains internal bias circuit and amplifier. The connection with an external dual-modulus prescaler should be an AC connection.
9	Clock	1	Clock signal input for 17-bit shift register and 14-bit shift register. Each rising edge of the clock shifts one bit of the data into the shift registers.
10	Data	ł	Serial data input for programmable divider and programmable reference divider. The last bit of the data is the control bit. Control bit determines which latch is activated. The data stored in the shift register is transferred to the 14-bit latch when the bit is high, and to 17-bit latch when low.
11	LE	I	Load enable input with internal pull up resistor. When this pin is high (active high), the data stored in shift register is transferred to 14-bit latch or 17-bit latch depending on the control bit data.
12	м	0	Control output for an external dual modulus prescaler. The connection to the prescaler should be DC connection. This output level is synchronized with fall- ing edge of fin input signal (pin #8). Pulse swallow function: e.g. MB501L: M = High: Preset modulus factor 64 or 128 M = Low Preset modulus factor 65 to 129


MB87006A

PIN DESCRIPTION (Continued)

Pin No.	Symbol	1/0	Description
13	fr	0	Monitors output of phase detector input. This pin is tied to the programmable reference divider output.
14	REFout	0	Monitor output pin of the reference frequency. This output can be used as system clock for microprocessor, or reference oscillator for another PLL frequency synthesizer.
15 16	φV φR	0 0	$ \begin{array}{llllllllllllllllllllllllllllllllllll$

FUNCTIONAL DESCRIPTION

SERIAL DATA INPUT TIMING



Notes: Data: Serial data input is used for setting divide factor of programmable reference divider and programmable divider. Data is input from MSB, and last bit data is a control bit. Control bit is set high when divide factor of programmable reference divider is set. Control bit is set low level when divide factor of programmable divider is set.

Clock: Data is input to internal shift registers by rising edge of the clock.

LE: Load enable input:

When LE is high, the data stored in shift register is transferred to 14-bit latch, or 17-bit latch depending on the control bit setting.

PULSE SWALLOW FUNCTION


 $f_{VCO} = [(N \times M) + A] \times f_{OSC} + R(N > A)$

- fvco : Output frequency of external voltage controlled oscillator (VCO)
- N : Preset divide factor of binary 10-bit programmable counter (5 to 1023)
- M : Preset modulus factor of external dual modulus prescaler
- (e.g. 64 in 64/65 mode, 128 in 128/129 mode of an MB501L prescaler)
- A : Preset divide factor of binary 7-bit programmable counter (0 to 127, A < N)
- fosc : Output frequency of external oscillator
- R : Preset divide factor of binary 14-bit programmable reference counter (5 to 16383)

DIVIDE FACTOR OF PROGRAMMABLE REFERENCE DIVIDER

Serial data consists of 14-bit data, which is used for setting divide factor of programmable reference counter, and 1-bit control data. In this case, control bit is set high level.

The data format is shown below.



BINARY 14-BIT REFERENCE COUNTER DATA INPUT


13	13	12	1)	10	9	8	0	6	6	4	3	2	1	Divide Factor
0	0	0	0	0	0	0	0	0	0	0	1	0	1	5
0	0	0	0	0	0	0	0	0	0	0	1	1	0	6
0	0	0	0	0	0	0	0	0.	0	0	1	1	1	7
.		•	•	•	•	•			•	•	•		•	•
	•	•	•	•	•	•	•		•	•	•	•	•	•
1	1	1	1	1	1	1	1	1	1	1	1	1	1	16383

Note: Divide factor less than 5 is prohibited. Divide factor : 5 to 16383

DIVIDE FACTOR OF PROGRAMMABLE DIVIDER

Serial data consists of 17-bit data, which is used for setting divide factor of programmable divider, and 1-bit control data. In this case, control bit is set low level. The data (1) to (7) set a divide factor of 7-bit swallow counter and data (8) to (7) set divide factor of 10-bit programmable counter.

The data format is shown below.



BINARY 7-BIT SWALLOW COUNTER DATA INPUT

Ø	6	5	4	3	2	0	Divide Factor A
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	0	2
0	0	0	0	0	1	1	3
0	0	0	0	1	0	0	4
•	•	•	•	•	•	•	•
·	•	•	•	•	•	•	•
1	1	1	1	1	1	1	127

Note: Divide factor A: 0 to 127


Depending upon the divide factor set input (SW) of external prescaler, the input data should be as follows. e.g. MBSO1L (+65/65)prescaler SW = H (64/65): Bit 7 to shift register (7) should be zero.

BINARY 10-BIT PROGRAMMABLE COUNTER DATA INPUT

0	16	15	14	13	13	1	0	9	8	Divide Factor N
0	0	0	0	0	0	0	1	0	1	5
0	0	0	0	0	0	0	1	1	0	6
0	0	0	0	0	0	0	1	1	1	7
	•		•			.	•		•	•
•	•	•	•	•	•	1 •	•	·	•	•
1	1	1	1	1	1	1	1	1	1	1023

Note: Divide factor less than 5 is prohibited. Divide factor N : 5 to 1023

MB87006A



RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0V)$

Parameter	Symbol		Unit		
Farameter	Symbol	Min	Тур	Max	0
Power Supply Voltage	Vad	3.0		6.0	v
Input Voltage	Vin	Vss		V _{DD}	v
Operating Temperature	Ta	-40		+85	°C

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3.0V, V_{SS} = 0V, T_A = -40 \text{ to } 85^{\circ}\text{C})$

_	Parameter				Value		Unit
Parameter		Symbol	Condition	Min	Тур	Max	Unit
High-level Input Voltage	Except fin	ViH		V _{DD} x0.7			
Low-level Input Voltage	and OSC _{IN}	VIL	Vil			V _{DD} x0.3	v
	fin	Vfpp	Amplitude in AC	0.5			
Input Sensitivity	OSCIN	Vsin	coupling, sine wave	0.5			Vp.p
High-level Input Current	Except fin	lи	$V_{IN} = V_{DD}$		1.0		μA
Low-level Input Current	and OSC _{IN}	lu_	Vin = Vss		-1.0		μΑ
	fin	lfin	V _{IN} = V _{SS} to V _{DD}		±30		μΑ
Input Current	OSCIN	losc	$V_{iN} = V_{SS}$ to V_{DD}		±30		μΑ
	LE	ILE	V _{IN} = V _{SS}		-40		μΑ
High-level Output Voltage	Except	Vон	І _{он} = 0μА	2.95			
Low-level Output Voltage	OSCout	Vol	lol = ΟμΑ			0.05	v
High-level Output Current	Except M	Іон	Vон = 2.6V	-0.5			
Low-level Output Current	and OSCout	lol	$V_{OL} = 0.4V$	0.5			mA
High-level Output Current		Іонм	V _{он} = 2.6V	-0.7			
Low-level Output Current	M	Іоци	$V_{OL} = 0.4V$	1.5			mA
Power Supply Current *1	· · ·	loo			2.5		mA
Maximum Operating Frequency of Programmable Reference Divider		fmaxd		10	20		MHz
Maximum Operating Frequenc Programmable Divider	y of	fmaxp		10	20		MHz


Notes: *1: fin = 8.0MHz 11.5MHz Crystal is connected between OSC_{IN} and OSC_{OUT}. Inputs are grounded except for fin and OSC_{IN}. Output are open.

ELECTRICAL CHARACTERISTICS (continued) $(V_{DD} = 5.0V, V_{SS} = 0V, T_A = -40 \text{ to } 85^{\circ}\text{C})$


Parameter		Symbol	Condition		Value		Unit
Falandier		Symbol	Continion	Min	Тур	Мах	Unit
High-level Input Voltage	Except fin	Vін		V _{DD} x0.7			
Low-level Input Voltage	and OSC _{IN}	ViL				V _{DD} x0.3	v
	fin	Vfpp	Amplitude in AC	0.5			
Input Sensitivity	OSCIN	Vsin	coupling, sine wave	0.5			Vp.p
High-level Input Current	Except fin	Ін	$V_{IN} = V_{DD}$		1.0		μA
Low-level Input Current	and OSC _{IN}	h.	Vin = Vss		-1.0		μA
	fin	Ifin	$V_{IN} = V_{SS}$ to V_{DD}		±50		μA
Input Current	OSCIN	losc	osc V _{IN} = V _{SS} to V _{DD}		±50		μΑ
	LE	lie	V _{IN} = V _{SS}		60		μΑ
High-level Output Voltage	Except	V _{он}	Іон = 0μА	4.95			
Low-level Output Voltage	OSCout	Vol	l _{oL} = 0μA			0.05	v
High-level Output Current	Except M	Іон	V _{он} = 4.6V	-1.0			
Low-level Output Current	and OSCout	lor	$V_{OL} = 0.4V$	1.0			mA
High-level Output Current	м	Іонм	V _{он} = 4.6V	-1.5			mA
Low-level Output Current	- 101	lolm	$V_{OL} = 0.4 V$	3.0			mA.
Power Supply Current *1	**************************************	loo			3.5		mA
Maximum Operating Frequence Programmable Reference Divi	fmaxd		10	25		MHz	
Maximum Operating Frequenc Programmable Divider	y of	fmaxp		17	25		MHz

Note: *1. fin = 8.0MHz, 11.5MHz Crystal is connected between OSC_{IN} and OSC_{OUT} . Inputs are ground except for fin and OSC_{IN}. Outputs are open.


TYPICAL CHARACTERISTICS CURVE



PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (Continued)



June 1991

DATA SHEET

MB87014A CMOS PLL Frequency Synthesizer/Prescaler

The Fuiltsu MB87014A, fabricated in advanced CMOS technology, is a serial input phase locked loop (PLL) frequency synthesizer with an on-chip 180 MHz dual modulus prescaler.

The MB87014A contains dual modulus prescaler, inverter for oscillator, programmable reference divider, control circuit, phase detectors, charge pump, programmable divider (binary 6-bit swallow counter and binary 10-bit programmable counter).

The MB87014A contains the necessary circuit to make up a PLL frequency synthesizer that operates at a speed up to 180 MHz.

- Single power supply voltage: V_{DD} = 4.5 V to 5.5 V .
- Wide temperature range: $T_{A} = -30 \text{ to } 60 \,^{\circ}\text{C}$
- 180 MHz input capability at 5 V (fin input) .
- On-chip inverter for oscillator
- Programmable divider with input amplifier consisting of: Binary 6-bit swallow counter Binary 10-bit programmable counter
- Programmable reference divider with input amplifier consisting of binary 16-bit programmable reference counter
- Divide factor of programmable divider and programmable reference divider are set by serial data input. (The last data bit is a control bit.)
- Three types of phase detector outputs:
 - On-chip charge pump output for active LPF
 - On-chip charge pump output for passive LPF
 Output for external charge pump
- 16-pin standard dual-in-line package (Suffix: -P) 16-pin standard flat package (Suffix: -PF)
- Pulse swallow function

 - f_{VCO} = [(N x M) + A] x (F_{QSC} + R) (N > A) Output frequency of external voltage controlled oscillator (VCO) Preset divide factor of binary 10-bit programmable counter (5 to 1023) Preset modulus factor of internal dual modulus prescaler (64/65) f_{vco} N


 - М
 - Α Preset divide factor of binary 6-bit swallow counter (0 to 63)
 - f_{osc} R :Output frequency of the external oscillator Preset divide factor of binary 16-bit programmable reference counter (5 to 65535)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Power Supply Voltage	V _{DD}	$V_{\rm SS}$ –0.3 to $V_{\rm SS}$ +7.0	v
Input Voltage	V _{IN}	V_{SS} –0.3 to V_{DD} +0.5	
Output Voltage	V _{OUT}	V_{SS} –0.3 to V_{DD} +0.3	V
Output Current	lout	±10	mA
Operating Ambient Temperature	TA	-30 to +80	°C
Storage Temperature	T _{STG}	-40 to +125	°C
Power Dissipation	PD	300	mW


Permanent device damage may occur if absolute maximum ratings are ex-ceeded. Functional operation should be restricted to the conditions as de-tailed in the operation sections of this data sheet. Exposure to absolute maxi-mum rating conditions for extended periods may affect device reliability. Note:

C 1991 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB87014A




PIN DESCRIPTION

Pin No.	Symbol	١⁄٥	Description
1	OSCIN	I	Input pin for crystal oscillator. Input to the inverting amplifier that forms part of the oscillator. This pin receives the oscillator signal as AC coupled when an external oscillator is used, but for large amplitude signals (standard CMOS lev- els) DC coupling may also be used.
2	OSCout	0	Output pin for crystal oscillator. Output of the inverting amplifier. This pin should be left open when an external oscillator is used.
3	fv	0	Monitor pin for the phase detector input. This pin is tied to the programmable divider output.
4	VDD	-	Power supply voltage input.
5	Dop	0	$\begin{array}{llllllllllllllllllllllllllllllllllll$
6	Vss	-	Ground.
7	LD	0	Output of phase detector. It is high level when f, and fv are coherent, and when the loop is locked. Otherwise it outputs negative pulse signal.
8	fin	I	Frequency input to an internal prescaler from VCO. The connection with VCO should be AC connection.
9	Clock	I	Clock signal input for shift registers. Each rising edge of the clock makes one bit of the data shift into the shift registers.
10	Data	I	Serial data input for shift registers. The last bit of the data is the control bit. The control data determines which latch is activated.
11	LE	I	Load enable input. When this pin is high, the data from shift register is latched into programmable reference divider or programmable divider depending upon a control bit setting.
12	Doa	0	$\begin{array}{llllllllllllllllllllllllllllllllllll$
13	fr	0	Monitor pin for the phase detector input. This pin is tied to the programmable reference divider output.
14	NC	-	No connection.
15 16	φV φR	00	$ \begin{array}{llllllllllllllllllllllllllllllllllll$


FUNCTIONAL DESCRIPTIONS

DIVIDE FACTOR OF DIVIDER

Binary code serial data is input to data pin. On rising edge of clock, one bit of data shifts into the shift register. Input data consists of 16-bit data and 1-bit control data. The control data determines which latch is activated. When control is high, 16-bit latch is selected; when low, 6-bit latch and 10-bit latch are selected.



The serial data is input to 16-bit shift registers and 1-bit control register. When load enable is high, the data from the shift register is latched into the programmable reference divider (binary 16-bit programmable reference counter) or programmable divider (binary 6-bit swallow counter and binary 10-bit programmable counter) depending upon a control bit setting.



FUNCTIONAL DESCRIPTIONS (Continued)

BINARY 6-BIT SWALLOW COUNTER DATA INPUT

Divide Factor	1	2	3	4	5	6
0	0	0	0	0	0	0
1	1	0	0	0	0	0
2	0	1	0	0	0	0
•	•		•	•	•	•
·	·	•	•	•	•	·
63	1	1	1	1	1	1

BINARY 10-BIT PROGRAMMABLE COUNTER DATA INPUT

Divide Factor	Ø	8	9	10	1	12	13	14	15	16
5	1	0	1	0	0	0	0	0	0	0
6	0	1	1	0	0	0	0	0	0	0
7	1	1	1	0	0	0	0	0	0	0
•	•	•		•	•	•	•	•	•	•
•	·	·	·	•	•	·	•	·	•	·
1023	1	1	1	1	1	1	1	1	1	1

Divide factor A: 0 to 63

Divide factor N: 5 to 1023
Divide factor less than 5 is prohibited.

BINARY 16-BIT PROGRAMMABLE COUNTER DATA INPUT

_																	
	Divide Factor	1	0	3	4	5	6	Ø	8	9	10	1	12	13	14	15	16
	5	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Γ	6	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0
	7	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Γ	·	•	•	•	•	•	•	•	•	·	•	•	•	•	•	•	·
L	·	·	·	·	·	·	·	•	·	·	·	·	·	•	•	·	·
	65535	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


Divide factor R: 5 to 65535

• Divide factor less than 5 is prohibited.

STAND-BY MODE

When zero data of 16-bit serial data is input, the MB87014 goes to stand-by mode. During stand-by mode, an internal circuit stops operation and f_{in} and OSC_{in} are forced to high level. Thus, a low supply current is achieved. Stand-by down mode is released when data other than low is input.

SERIAL DATA INPUT TIMING



Notes: Data: Serial data input is used for setting divide factor of programmable reference divider or programmable divider Data is input from MSB and last bit data is control bit.


Control bit is high level when divide factor of programmable reference divider is set. Control bit is set low level when divide factor of programmable divider is set.

Clock: Clock input for 16-bit shift registers and control register. Data is input into internal shift registers by rising edge of the clock.

LE: Load enable input:

When LE is high, the data from shift register is latched into programmable reference divider or programmable divider depending upon the control bit setting.





RECOMMENDED OPERATING CONDITIONS

(Vss =	= 0V
--------	------

Parameter	0		Unit			
Parameter	Symbol	Min	Тур	Max	olik	
Power Supply Voltage	Vdd	4.5	5.0	5.5	v	
Input Voltage	Vin	Vss		Vdd	v	
Operating Temperature	Ta	-30		+60	°C	

ELECTRICAL CHARACTERISTICS

(Vss = 0V, V_{DD} = 5V, T_A = -30 to 60°C)


D	Parameter		Condition	Value			Unit	
Parameter		Symbol	Condition	Min Typ		Max		
High-level Input Voltage	Except fin	ViH		3.5			- v	
Low-level Input Voltage	and OSC _{IN}	ViL				1.5		
Input Sensitivity	fin	V _{tpp}	Amplitude in AC coupling,	1.0			V _{P-P}	
	OSCIN	Vsin	Sine wave	1.0				
High-level Input Current	Except fin	Ін	V _{IH} = V _{DD}		1.0		- μΑ	
Low-level Input Current	and OSCIN	հւ	VIL = Vss		-1.0			
Input Current	fin	ltin	$V_{IN} = V_{SS}$ to V_{DD}		±50		μΑ	
	OSCIN	losc	$V_{IN} = V_{SS}$ to V_{DD}		±50			
High-level Output Voltage	Except	Vон	Іон = 0μА	4.95				
Low-level Output Voltage	OSCOUT	Vol	l _{oL} = 0μA			0.05	1	
High-level Output Current	Except	Іон	V _{он} = 4.6V	-1.0				
Low-level Output Current	OSCOUT	loL	$V_{OL} = 0.4V$	1.0			- mA	
Power Dissipation* ¹	Power Dissipation* ¹				8.0		mA	
Stand-by Current* ²		I _{DDS}			100		μΑ	
Maximum Operating* ³ Frequency	REF Section	f _{maxd}		40	60		MHz	
	PD Section	fmaxp		180	250		MHz	

Notes: *1: $f_{in} = 180MHz$, 22MHz cystal is connected between OSC_{IN} and OSC_{OUT} pins. Inputs are grounded except f_{in} and OSC_{IN}. Outputs are open.


*2 All serial data is set to zero. Input are grounded except fin and OSCIN. Output are open.

*3 REF Section :Maximum operating frequency of programmable reference divider. PD Section :Maximum operating frequency of programmable divider. 2

TYPICAL CHARACTERISTICS CURVES




PACKAGE DIMENSIONS



MB87014A

PACKAGE DIMENSIONS (Continued)



DATA SHEET

MB87076 CMOS PLL FREQUENCY SYNTHESIZER

CMOS SERIAL INPUT PHASE-LOCKED-LOOP (PLL) FREQUENCY SYNTHESIZER WITH POWER DOWN MODE

The Fujitsu MB87076, fabricated in CMOS technology, is a serial input PLL frequency synthesizer that features a power down mode.

The MB87076 contains an inverter for Oscillator, 14-bit Shift Register, 18-bit Shift Register, 1-bit Control Register, 14-bit Latch, 18-bit Latch, Programmable Divider (Binary 11-bit Programmable Counter and Binary 7-bit Swallow Counter), Programmable Reference Divider (Binary 14-bit Programmable Reference Counter), Phase Detector, Charge Pump, Control Generator for Two Modulus Prescaler, and Power Down Circuit.


The MB87076 selects either operation mode or power down mode, depending on PS input signal level. When device begins operation, phase f_r and f_v are synchronized.


- Single Power Supply Voltage: V_{DD} = 2.7 to 5.5V
- Wide Temperature Range: $T_A = -40$ to 85°C
- Low Power Supply Current: 3mA typ, (100μA in power down mode)
- On-chip Inverter for Oscillator
- Programmable Reference Divider with Input Amplifier Programmable Divider with Input Amplifier
- 2 Types of Phase Detector Output On-chip Charge Pump Output Output for External Charge Pump
- On-chip Power Down Circuit
- 16-pin Standard Dual-in-line Package (Suffix: -P) 16-pin Standard Flat Package (Suffix: -PF)
- Pulse Swallow Function
 - $f_{VCO} = [(N \times M) + A] \times f_{OSC} + R$
 - fvco : VCO (Voltage Controlled Oscillator) Output Frequency
 - N : Preset Divide Factor of Binary 11-bit Programmable Counter (16 to 2047)
 - M : Preset Modulus Factor of External Two Modulus Prescaler (64 in 64/65 mode, 128 in 128/129 mode)
 - A : Preset Divide Factor of Binary 7-bit Swallow Counter (0 to 127)
 - fosc : Output Frequency of an External Oscillator
 - R : Preset Divide Factor of Binary 14-bit Programmable Reference Counter (8 to 16383)


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{DD}	V _{SS} -0.5 to V _{SS} +7.0	V
Input Voltage	Vin	V_{SS} –0.5 to V_{DD} +0.5	V
Output Voltage	Vout	V_{SS} –0.5 to V_{DD} +0.5	V
Output Current	lout	±10	mA
Open Drain Output	VOP	V_{SS} –0.5 to V_{DD} +3.0	V
Operating Temperature	TA	40 to +85	°C
Storage Temperature	T _{STG}	-40 to +125	°C
Power Dissipation	Po	300	mW


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage bigher than maximum rated voltages to this high impedance circuit.



2

2-38

PIN DESCRIPTION

Pin No.	Symbol	I/O	Description
1	OSCIN	ł	Pin for Crystal Oscillator; Input to the inverting amplifier that forms part of the oscillator. This pin receives the oscillator signal as AC coupling when an external oscillator is used. For large amplitude signals (standard CMOS levels) DC coupling may also be used.
2	OSC _{OUT}	0	Pin for Crystal Oscillator; Output of the inverting amplifier. This pin should be connected to ground when an external oscillator is used.
3	LC	0	Output pin for Loop Control Signal; It is at high level, when operation mode is selected. It is at low level, when power down mode is selected.
4	V _{dd}	-	Power Supply Voltage
5	Do	ο	Three-state Charge Pump Output; The mode of D _o is changed by the combination of Programmable Reference Divider output frequency f _r and Programmable Divider output frequency f _P as listed below: f _r > f _P : D _o = H level f _r = f _P : D _o = H leyel f _r < f _P : D _o = L level
6	V _{SS}	-	Ground
7	LD	0	Output of Phase Comparator; It is at Low level when f_r and f_P are coherent, and then the loop is locked. Otherwise it outputs high level.
8	fin	I	Input for Binary 7-bit Swallow Counter and Binary 11-bit Programmable Counter from VCO; This input involves bias circuit and amplifier. The connection with Dual Modulus Prescaler should be AC connection.
9	Clock	I	Clock signal input for 18-bit Shift Register and 14-bit Shift Register; Each rising edge of the clock shifts one bit of the data into the shift registers.
10	Data	I	Serial data input for Shift Registers. This data is the divide ratio of the divider, which is provided from the corresponded shift regis- ter. The last bit of the data is the control bit which specified destination of shift register. The data is transferred to 14-bit Shift Register when the bit is at high level, and to 18-bit Shift Regis- ter when at low level.

2

PIN DESCRIPTION (Continued)

Pin No.	Symbol	I/O	Description				
11	LE	1	Load Enable Input; When this pin is at high level, the data latched from the Shift Register is transferred to Programmable Reference Divider or Programmable Divider depending on the control bit data.				
12	м	Ο	Control output for external Dual Modulus Prescaler. The connection should be DC connection. Pulse Swallow Function: (Example) MB501:M = High: Preset Modules Factor 64 or 128 M = Low: Preset Modules Factor 65 or 129				
13	fr	o	Monitors output of the phase comparator input; as well as monitoring the output of the refer- ence divider.				
14	PS	I	Power down control input; When this pin is at High level, operation mode is selected. When this pin is at Low level, power down mode is selected.				
- 15 16	φV φR	0 0	Output for external charge pump. φR φV f _r > f _P : Low Low f _r = f _P : Low High-impedance f _r < f _P : High High-impedance				


FUNCTIONAL DESCRIPTION

SERIAL DATA INPUT FOR PROGRAMMABLE DIVIDER

Binary serial data is input to Data pin. Each rising edge of clock shifts one bit of the data into the shift registers and control register. Input data consists of 18-bit data and 1-bit of control bit data. In this case, control bit is set at low level. S_1 to S_7 is used for setting the divide ratio of 7-bit swallow counter and S_8 to S_{18} is used for setting the divide ratio of 11 bit programmable counter.

The data format is shown below.

Control bit



7-bit Swallow Counter Data Input

Divide factor A	S7	S ₆	S₅	S₄	S₃	S2	S ₁
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

Note: Divide factor: 0 to 127

11-bit Programmable Divider Data Input

Divide factor N	S ₁₈	S ₁₇	S ₁₆	S ₁₅	S14	S ₁₃	S ₁₂	S ₁₁	S ₁₀	S,	S₅
5	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	1	1	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1


Note: Divide factor less than 5 is prohibited. Divide factor: 5 to 2047

FUNCTIONAL DESCRIPTION (Continued)

SERIAL DATA INPUT FOR PROGRAMMABLE REFERENCE DIVIDER

Binary serial data is input to Data pin. Each rising edge of clock shifts one bit of the data into the shift registers and control register. Input data consists of 14-bit data and 1-bit of control bit data. In this case, control bit is set at high level.


The data format is shown below.




14-bit Programmable Divider Data Input

Divide factor R	S ₁₄	S ₁₃	S ₁₂	S ₁₁	S ₁₀	S₀	S ₈	S ₇	S ₆	S₅	S₄	S3	S₂	S1
8	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: Divide factor less than 8 is prohibited. Divide factor: 8 to 16383



2



2-43


POWER DOWN OPERATION DESCRIPTION

The MB87076 has power down function which selects operation mode or power down mode depending on PS input signal level. When PS is set at low level, power down mode is selected. During power down mode, internal dividers stop operation. Thus, very low power supply consumption is achieved and LC pin is set at Low level.

Then the PS level goes High with the frequency of VCO as almost the same value as that under the condition of phase lock, the following sequence is taken.

- 1) Programmable divider starts operation
- 2) f_P is output with some delay
- 3) Programmable reference divider starts operation when it receives fp.
- f, is output
- 5) LC is forced to set at High level (Normal operation mode is selected)

When the f_r outputs immediately after the f_P outputs, and goes into the phase detector, the phase lock condition is obtained just after the first clock. When PS is set at Low level again, internal dividers stop operation. Then internal condition is reset.



2

2

RECOMMENDED OPERATING CONDITIONS

			Value	Unit		
Parameter	Symbol	Min	Тур	Мах	Unit	
Power Supply Voltage	V _{DD}	2.7	5.0	5.5	v	
Input Voltage	V _{IN}	V _{ss}		V _{DD}	v	
Output Temperature	Ta	40		+85	°C	

ELECTRICAL CHARACTERISTICS

 $(V_{ss} = 0V, V_{DD} = 3.0V, T_A = -40 \text{ to } 85^{\circ}\text{C})$

_			-		Value		Unit	
Parameter		Symbol	Condition	Min	Тур	Max		
High-level Input Voltage	Except fin	V _{IH}		2.1				
Low-level Input Voltage	and OSC _{IN}	V _{IL}				0.9	V	
Input Sensitivity	fin	V _{tpp}	Amplitude in AC coupling,	0.5			V _{P-P}	
	OSCIN	V _{sin}	sine wave	0.5			Sine	
High-level Input Current	Except fin	հա	V _{IN} = V _{DD}		1.0		μА	
Low-level Input Current	and ÓSC _{IN}	١ _{١L}	V _{IN} = V _{SS}		-1.0		ļ, ļ	
Input Current	fin	Inn	$V_{\text{IN}}=V_{\text{SS}}$ to V_{DD}		±30		μA	
	OSCIN	I _{XIN}	$V_{IN} = V_{SS}$ to V_{DD}		±30		<i></i>	
High-level Output Voltage	Except oP	V _{он}	I _{он} = 0µА	2.95				
Low-level Output Voltage	and ÓSC _{out}	Vol	I _{OL} = 0μΑ			0.05	v	

ELECTRICAL CHARACTERISTICS (Continued)

 $(V_{ss} = 0V, V_{DD} = 3.0V, T_A = -40 \text{ to } 85^{\circ}\text{C})$

			Condition		Value		Unit
Parameter		Symbol Condition		Min	Тур	Max	Unit
Low-level Output Voltage	φP	V _{olv}	l _{oL} = 0.8mA			0.80	v
High-level Output Voltage	OSCour	V _{ohx}	I _{он} = 0µА	2.50			V
Low-level Output Voltage		Volx	l _{oL} = 0μΑ			0.50	
High-level Output Current	Except oP	Іон	V _{он} = 2.0V	0.5			mA
Low-level Output Current	and OSC _{out}	loL	V _{OL} = 0.8V	0.5			
N-channel open drain Cut Off C	urrent	IOFF	$V_o = V_{DD} + 3.0V$		1.0		μА
Power Supply Current *1		IDDOP	Operation mode		2.50		mA
		I _{DDPS}	Power down mode			80	μА
Max. Operation Frequency of Programmable Reference Divider		f _{maxd}		10	20		MHz
Max. Operation Frequency of P Divider	rogrammable	f _{maxp}		10	20		

Note: *1 fin = 8.0MHz, 11.5MHz Crystal is conneceted between OSC_{IN} and OSC_{OUT}. PS is set at high level, all other inputs are set at low level. Outputs are open.

2

ELECTRICAL CHARACTERISTICS (Continued)

 $(V_{ss} = 0V, V_{DD} = 5.0V, T_A = -40 \text{ to } 85^{\circ}\text{C})$

_					Value		Unit
Parameter		Symbol	Condition	Min	Тур	Max	Unit
High-level Input Voltage	Except fin and OSC _{IN}	ViH		3.5			
Low-level Input Voltage		V _{IL}				1.5	v
Input Sensitivity	fin	V _{fpp}	Amplitude in AC coupling, sine wave	0.8			V _{₽-₽} Sine
	OSC _{IN}	V _{sin}		1.0			O THE
High-level Input Current	Except fin and OSC _{IN}	ſщ	V _{IN} = V _{DD}		1.0		μA
Low-level Input Current		հւ	V _{IN} = V _{SS}		-1.0		
Input Current	fin	Inn	$V_{IN} = V_{SS}$ to V_{DD}		±50		μА
input conent	OSCIN	I _{XIN}	$V_{\text{IN}} = V_{\text{SS}}$ to V_{DD}		±50		
High-level Output Voltage	Except oP	V _{oH}	I _{он} = 0µА	4.95			
Low-level Output Voltage	and OSC _{out}	V _{oL}	l _{oL} = 0μ Α			0.05	v


ELECTRICAL CHARACTERISTICS (Continued)

 $(V_{ss} = 0V, V_{DD} = 5.0V, T_A = -40 \text{ to } 85^{\circ}\text{C})$


_			·		Value		Unit
Parameter		Symbol Condition		Min	Тур	Max	Unit
Low-level Output Voltage	φP	V _{olv}	I _{OL} = 1mA			0.50	V
High-level Output Voltage	OSCout	V _{онх}	I _{он} = 0µА	4.50			V
Low-level Output Voltage		V _{olx}	l _{oL} = 0μA			0.50	
High-level Output Current	Except oP	Іон	V _{OH} = 4.0V	-1.0			mA
Low-level Output Current	and OSC _{out}	l _{ol}	V _{OL} = 0.8V	1.0			
N-channel open drain Cut Off C	urrent	loff	$V_0 = V_{DD} + 3.0V$		1.0		μΑ
Power Supply Current *1		IDDOP	Operation mode		3.0		mA
		IDDPS	Power down mode			100	μA
Max. Operation Frequency of P Reference Divider	Max. Operation Frequency of Programmable Reference Divider			15	25		MHz
Max. Operation Frequency of P Divider	Max. Operation Frequency of Programmable Divider			10	25		

Note: *1 fin = 8.0MHz, 11.5MHz Crystal is conneceted between OSC_{IN} and OSC_{OUT}. PS is set at high level, all other inputs are set at low level. Outputs are open.

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (Continued)



June 1991

DATA SHEET :

MB87086A CMOS PLL Frequency Synthesizer/Prescaler

The Fujitsu MB87086A, fabricated in advanced CMOS technology, is a serial input phase locked loop (PLL) frequency synthesizer. The MB87086A contains an inverter for oscillator, programmable reference divider (binary 16-bit programmable reference counter), programmable divider (binary 10-bit programmable counter), phase detector, charge pump.

The MB87086A contains the necessary circuit to make up a PLL frequency synthesizer that operates at a speed up to 95 MHz.


- Single power supply voltage: $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$
- $T_{A} = -30$ to 60 °C . Wide temperature range:
- . On-chip inverter for oscillator
- Divide factor of programmable divider and programmable reference divider are set by serial data input. (The last data bit is a control bit).
- Three types of phase detector outputs: -On-chip charge pump output for active LPF -On-chip charge pump output for passive LPF -Output for external charge pump
- 16-pin standard dual-in-line package (Suffix: --P) 16-pin standard flat package (Suffix: -PF)
- 95 MHz input capability at 5 V (fin input)
- fin, Clock, Data input circuits involve schmitt circuit
- The divide factor is selected according to the following equation:
 - fvco = N x fosc + R
 - :Output frequency of external voltage controlled oscillator (VCO) f_{vco}
 - Preset divide factor of programmable divider (5 to 1023) M :Preset modulus factor of internal dual modulus prescaler (64/65)
 - Output frequency of the external oscillator:
 - fosc Preset divide factor of binary programmable reference divider (5 to 65535)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Power Supply Voltage	V _{DD}	V _{SS} 0.3 to V _{SS} +7.0	v
Input Voltage	VIN	V_{SS} –0.3 to V_{DD} +0.3	٧
Output Voltage	Vout	V_{SS} –0.3 to V_{DD} +0.3	V
Output Current	lout	±10	mA
Operating Ambient Temperature	TA	-30 to +80	°C
Storage Temperature	T _{STG}	-40 to +125	°C
Power Dissipation	PD	300	mW


Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

C 1991 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB87086A



2

PIN DESCRIPTION

Pin No.	Symbol	I/O	Description
1	OSCIN	l	Input pin for crystal oscillator. Input to the inverting amplifier that forms part of the oscillator. This pin receives the oscillator signal as AC coupled when an external oscillator is used, but for large amplitude signals (standard CMOS lev- els) DC coupling may also be used.
2	OSCout	0	Output pin for crystal oscillator. Output of the inverting amplifier. This pin should be connected to open when an external oscillator is used.
3	fv	0	Monitor pin for the phase detector input. This pin is tied to the programmable divider output.
4	VDD	-	Power supply voltage input.
5	Dop	0	Output pin for low pass filter (Passive type). The mode of Dop is changed by the combination of programmable reference divider output frequency fr, and programmable divider output frequency fv as listed below: fr > fv: Drive mode (Dop – High level) fr = fv: High-impedance fr < fv:
6	Vss	-	Ground.
7	LD	0	Output of phase detector. It is high level when fr and fv are coherent, and when the loop is locked. Otherwise it outputs low pulse signal.
8	fin	ł	Frequency input to programmable divider from VCO or prescaler output. (This input has an internal feed back resistor.)
9	Clock	I	Clock signal input for shift registers. Each rising edge of the clock makes one bit of the data shift into the shift registers.
10	Data	1	Serial data input for shift registers. The last bit of the data is the control bit. The control data determines which latch is activated.
11	LE	I	Load enable input. When this pin is high level, the data stored in the shift registers is transferred to 16-bit latch, or 10-bit latch depending on the control bit setting.
12	Doa	0	Output pin for low pass filter (Active type). The mode of DoA is changed by the combination of programmable reference divider output frequency fr, and programmable divider output frequency fv as listed below: fr > fv: Drive mode (DoA - Low level) fr < fv:
13	fr	0	Monitor pin for the phase detector input. This pin is tied to the programmable reference divider output.
14	NC	-	No connection.
15 16	φV φR	0	Output pins for low pass filter (differential filter type). Outputs for external charge pump are changed by the combination of programmable reference divider output frequency fr, and programmable divider output frequency fv as listed below. ϕV ϕR fr > fv: High level fr = fv: High level High level High level


FUNCTIONAL DESCRIPTIONS

DIVIDE FACTOR OF PROGRAMMABLE REFERENCE DIVIDER


Binary code serial data is input to data pin. Each rising edge of clock makes one bit of the data shift into the shift registers and control register. Input data consists of 16-bit or 10-bit data and 1-bit of control bit data. The 16-bit data is used for setting the divide factor of programmable reference divider. The 10-bit data is used for setting the divide factor of programmable divider.

The last bit of the data stored in control register is a control bit. Control data determines which latch is activated. When this bit is at high level, 16-bit latch is selected; when this is at low level, 10-bit latch is selected.

The data format is shown below.



When LE is high level and control bit is high level, the data stored in 16-bit shift register is transferred to 16-bit latch. When LE is high level and control bit is at low level, the data stored in 10-bit shift register is transferred to 10-bit latch.



BINARY 10-BIT PROGRAMMABLE DIVIDER DATA INPUT

(10)	(9)	(8)	(7)	(6)	(5)	(4)	(3)	(2)	(1)	Divide Factor
0	0	0	0	0	0	0	1	0	1	5
0	0	0	0	0	0	0	1	1	0	6
		•	•	•	•	•	•	•	•	•
· ·	.	•	•	•	•	•	•	•	•	•
1	1	1	1	1	1	1	1	1	1	1023


Note: Divide factor less than 5 is prohibited. Divide factor N: 5 to 1023

BINARY 16-BIT PROGRAMMABLE REFERENCE DIVIDER DATA INPUT

16	15	14	13	12	1	10	9	8	Ø	6	5	4	3	2	1	Divide Factor
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	5
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	6
.	•		•	•				•			•	•		•		
.	•	•	•	•	•		•	•	•	•	•	•	•	•	•	•
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	65535

Note: Divide factor less than 5 is prohibited. Divide factor R: 5 to 65535

SERIAL DATA INPUT TIMING




Notes: O Data input for programmable reference divider.

- () Data input for programmable divider.
- Data Serial data input is used for setting divide factor of programmable reference divider or programmable divider. Data is input from MSB and last bit data is control bit. Control bit is set at high level when divide factor of programmable reference divider is set. Control bit is set at low level when divide factor of programmable divider is set.
- Clock Clock input for 10-bit shift register, 16-bit shift register and control register. Data is input into internal shift registers by rising edge of the clock.
 - LE Load enable input:

When LE is high level, the data stored in shift registers is transferred to 16-bit latch, or 10-bit latch depending on the control bit setting.

MB87086A



2

2-56

RECOMMENDED OPERATING CONDITIONS

Description	0h.i		Value		Unit
Parameter	Symbol	Min	Тур	Max	Offic
Power Supply Voltage	VDD	4.5	5.0	5.5	v
Input Voltage	Vin	Vss		VDD	v
Operating Temperature	Ta	-30		+60	℃

ELECTRICAL CHARACTERISTICS


(Vss = 0V, V_{DD} = 5V, T_A = -30 to 60°C)

			0		Value		Unit
Parameter		Symbol	Condition	Min	Тур	Max	Unit
High-level Input Voltage	Except fin	ViH		3.5			v
Low-level Input Voltage	and ÓSC _{IN}	ViL				1.5	
lagent Casaciticity	fin	Vfpp	Amplitude in AC coupling,	1.0			
Input Sensitivity	OSCIN	Vsin	Sine wave	1.0			Vp.p
High-level Input Current	Except fin	ίн	VIH = VDD		1.0		μA
Low-level Input Current	and OSC _{IN}	հւ	VIL = Vss		-1.0		, the
h	fin	lfin	$V_{IN} = V_{SS}$ to V_{DD}		±50		μА
Input Current	OSCIN	losc	$V_{IN} = V_{SS}$ to V_{DD}		±50		- m
High-level Output Voltage	Except	Vон	I _{он} = 0 µА	4.95			v
Low-level Output Voltage	OSCout	Vol	Ι _{οι} = 0μ Α			0.05	v
High-level Output Current	Except	Іон	V _{он} = 4.6V	-1.0			
Low-level Output Current	OSCout	loL	$V_{OL} = 0.4V$	1.0			mA
Power Dissipation* ¹		loo			8.0	-	mA
Maximum Operating* ²	REF Section	fmaxd		40	60		MHz
Frequency	PD Section	fmaxp		95	130		MHz


Notes: *1: fin 100MHz, 22MHz cystal is connected between OSC_{IN} and OSC_{OUT} pins. Inputs are grounded except fin and OSC_{IN}. Outputs are open.

> *2 REF Section: Maximum operating frequency of programmable reference divider. PD Section: Maximum operating frequency or programmable divider.

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (Continued)



2

January 1991 Edition 3.0

= DATA SHEET =

MB87087 CMOS PLL FREQUENCY SYNTHESIZER

CMOS SERIAL INPUT PHASE-LOCKED-LOOP (PLL) FREQUENCY SYNTHESIZER

The Fujitsu MB87087, fabricated in CMOS technology, is a serial input phase locked loop (PLL) frequency synthesizer.

The MB87087 contains an inverter for oscillator, programmable reference divider (binary 14-bit programmable reference counter), 14-bit shift register, 14-bit latch, phase detector, charge pump, 17-bit shift register, 17-bit latch, programmable divider (binary 7-bit swallow counter, binary 10-bit programmable counter) and control generator for dual modulus prescaler.


When supplemented with a loop filter and VCO, the MB87087 contains the necessary circuit to make up a PLL frequency synthesizer. Typically, a dual modulus prescaler such as the MB501L can be added, allowing input frequency operation up to 1.1 GHz.

- Wide range power supply voltage: V_{CC} = 3.0 to 6.0 V
- Wide temperature range: $T_A = -40 \text{ to } 85 \text{ }^{\circ}\text{C}$
- 17 MHz typical input capability at 5 V (fin input)
- Programmable divider with input amplifier consisting of:

 Binary 7-bit swallow counter
 Binary 10-bit programmable counter
- Programmable reference divider with input amplifier consisting of binary 14-bit programmable reference counter

- On-chip inverter for oscillator
- Divide factor of programmable divider and programmable reference divider are set by serial data input. (The last data bit is control bit.)
- Two types of phase detector output: -On-chip charge pump output -Output for external charge pump
- Easy interface with Fujitsu prescalers
 - 16-pin standard dual-in-line package (MB87087P) 16-pin standard flat package (MB87087PF)





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vdd	Vss0.5 to Vss +7.0	v
Input Voltage	Vin	V _{SS} -0.5 to V _{DD} +0.5	v
Output Voltage	Vout	Vss -0.5 to V _{DD} +0.5	v
Output Current	Ιουτ	±10	mA
Operating Temperature	Ta	-40 to +85	°C
Storage Temperature	Тята	-55 to +125	°C
Power Dissipation	Po	300	mW


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Copyright © 1991 by FUJITSU LIMITED

2-61

Z

2



2-62

PIN DESCRIPTION


Pin No.	Symbol	١⁄O	Description
1	OSCIN	I	Input pin for crystal oscillator. Input to the inverting amplifier that forms part of the oscillator. This pin receives the oscillator signal as AC coupled when an external oscillator is used. For large amplitude signals (standard CMOS levels) DC coupling may also be used.
2	OSCout	ο	Output pin for crystal oscillator. Output of the inverting amplifier. This pin should be open when an external oscillator is used.
3	fv	ο	Monitor output of the phase detector. This pin is tied to the programmable divider output.
4	V _{DD}	-	Power supply voltage input.
5	Do	ο	Three-state charge pump output of phase detector. The mode of Do is changed by the combination of programmable reference divider output frequency fr, and programmable divider output frequency fv as listed below: fr > fv: Drive mode (Do = High level) fr = fv: High impedance fr < fv: Sink mode (Do = Low level)
6	Vss	-	Ground.
7	LD	0	Output of phase detector. It is high level when fr and fv are equal, and when the loop is locked. Otherwise it outputs negative pulse signal.
8	fin	I	Clock input for programmable divider. This input contains internal bias circuit and amplifier. The connection with an external dual-modulus prescaler should be an AC connection.
9	Clock	1	Clock signal input for 17-bit shift register and 14-bit shift register. Each rising edge of the clock shifts one bit of the data into the shift registers.
10	Data	I	Serial data input for programmable divider and programmable reference divider. The last bit of the data is the control bit. Control bit determines which latch is activated. The data stored in the shift register is transferred to the 14-bit latch when the bit is high, and to 17-bit latch when low.
11	LE	I	Load enable input with internal pull up resistor. When this pin is high (active high), the data stored in shift register is transferred to 14-bit latch or 17-bit latch depending on the control bit data.
12	М	ο	Control output for an external dual modulus prescaler. The connection to the prescaler should be DC connection. This output level is synchronized with fall- ing edge of input signal fin (pin #8). Pulse swallow function: e.g. MB501L: M = High: Preset modulus factor 64 or 128 M = Low: Preset modulus factor 65 to 129

PIN DESCRIPTION (Continued)

Pin No.	Symbol	١⁄٥	Description
13	fr	0	Monitor output of phase detector input. This pin is tied to the programmable divider output.
14	NC	-	No connection.
15 16	φV φR	0 0	Output for external charge pump. The mode of ϕ R and ϕ V is changed by the combination of programmable reference divider output frequency fr and programmable divider output frequency fv as listed below. ϕ R ϕ V fr > fv: Low-level High-level High-level fr < fv:

FUNCTIONAL DESCRIPTION

SERIAL DATA INPUT TIMING



Notes: Data: Serial data input is used for setting divide factor of programmable reference divider and programmable divider. Data is input from MSB, and last bit data is a control bit.

Control bit is set high when divide factor of programmable reference divider is set. Control bit is set low level when divide factor of programmable divider is set.

Clock: Data is input to internal shift registers by rising edge of the clock.

LE: Load enable input:

When LE is high, the data stored in shift register is transferred to 14-bit latch, or 17-bit latch depending on the control bit setting.

PULSE SWALLOW FUNCTION


 $f_{VCO} = [(N \times M) + A] \times f_{OSC} + R(N > A)$

- fvco : Output frequency of external voltage controlled oscillator (VCO)
- N : Preset divide factor of binary 10-bit programmable counter (5 to 1023)
- M : Preset modulus factor of external dual modulus prescaler (e.g. 64 in 64/65 mode, 128 in 128/129 mode of an MB501L prescaler)
- A : Preset divide factor of binary 7-bit programmable counter (0 to 127, A < N)
- fosc : Output frequency of external oscillator
- R : Preset divide factor of binary 14-bit programmable reference counter (5 to 16383)

DIVIDE FACTOR OF PROGRAMMABLE REFERENCE DIVIDER

Serial data consists of 14-bit data, which is used for setting divide factor of programmable reference counter, and 1-bit control data. In this case, control bit is set high level.

The data format is shown below.



BINARY 14-BIT REFERENCE COUNTER DATA INPUT


13	13	12	0	10	9	8	Ø	6	5	4	3	2	1	Divide Factor
0	0	0	0	0	0	0	0	0	0	0	1	0	1	5
0	0	0	0	0	0	0	0	0	0	0	1	1	0	6
0	0	0	0	0	0	0	0	0	0	0	1	1	1	7
.		•	•	•	•	•		•		•	•			
•	•	•	•	•	•		•			•	•			•
1	1	1	1	1	1	1	1	1	1	1	1	1	1	16383

Note: Divide factor less than 5 is prohibited. Divide factor : 5 to 16383 Z

DIVIDE FACTOR OF PROGRAMMABLE DIVIDER

Serial data consists of 17-bit data, which is used for setting divide factor of programmable divider, and 1-bit control data. In this case, control bit is set low level. The data (1) to (7) set a divide factor of 7-bit swallow counter and data (8) to (7) set divide factor of 10-bit programmable counter.

The data format is shown below.



BINARY 7-BIT SWALLOW COUNTER DATA INPUT

Ø	6	6	4	3	2	0	Divide Factor A
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	. 1
0	0	0	0	0	1	0	2
0	0	0	0	0	1 .	1	3
0	0	· · 0	0	1	0	0	4
	• •	•	•	•	•	•	• `
	•	•	•	•	•	•	•
1	1	1	1	1	1	1	127


Note: Divide factor A: 0 to 127

Depending upon the divide factor set input (SW) of external prescaler, the input data should be as follows. e.g. MB501L (+65/65)prescaler SW = H (64/65): Bit 7 to shift register (7) should be zero.

BINARY 10-BIT PROGRAMMABLE COUNTER DATA INPUT

0	9	10	15	14	13	13	1	0	9	8	Divide Factor N
0		0	0	0	0	0	0	1	0	1	5
0		0	0	0	0	0	0	1	1	0	6
0		0	0	0	0	0	0	1	1	1	7
.		•	•	•	•				•	• •	•
.		•	•	•	•	•	•	•	•	•	•
1		1	1	1	1	1	1	1	1	1	1023

Note: Divide factor less than 5 is prohibited. Divide factor N : 5 to 1023



RECOMMENDED OPERATING CONDITIONS

 $(V_{ss} = 0V)$

	a 1.1		Value					
Parameter	Symbol	Min	Тур	Max	Unit			
Power Supply Voltage	VDD	3.0		6.0	v			
Input Voltage	Vin	Vss		V _{DD}	v			
Operating Temperature	Ta	-40		+85	℃			

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3.0V, V_{SS} = 0V, T_A = -40 \text{ to } 85^{\circ}\text{C})$

_					Value		11-14
Parameter		Symbol	Condition	Min	Тур	Max	Unit
High-level Input Voltage	Except fin	ViH		V _{DD} x0.7			
Low-level Input Voltage	and OSCIN	ViL				V _{DD} x0.3	V
	fin	Vfin	Amplitude in AC	0.5			
Input Sensitivity	OSCIN	Vosc	coupling, sine wave	0.5			V _{P-P}
High-level Input Current	Except fin	hя	V _{IN} = V _{DD}		1.0		μА
Low-level Input Current	and OSC _{IN}	lı.	VIN = Vss		-1.0		μΑ
	fin	lfin	$V_{IN} = V_{SS}$ to V_{DD}		±30		μA
Input Current	OSCIN	losc	$V_{IN} = V_{SS}$ to V_{DD}		±30		μА
	LE	ILE	V _{IN} = V _{SS}		-40		μA
High-level Output Voltage	Except	Vон	І _{он} = 0μА	2.95			
Low-level Output Voltage	OSCout	Vol	l _{oL} = 0μ A			0.05	v
High-level Output Current	Except M	Іон	Vон = 2.6V	0.5			
Low-level Output Current	and OSCout	lo∟	Vol. = 0.4V	0.5			mA
High-level Output Current		Іонм	V _{он} = 2.6V	-0.7			
Low-level Output Current	- M	Iolm	Vol. = 0.4V	1.5			mA
Power Supply Current *1	-	IDD			2.5		mA
Maximum Operating Frequence Programmable Reference Div	· .	fmaxd		10	20		MHz
Maximum Operating Frequent Programmable Divider	fmaxp		10	20	-	MHz	


Notes: *1: fin = 8.0MHz 11.5MHz Crystal is connected between OSC_{IN} and OSC_{OUT}. Inputs are grounded except fin and OSC_{IN}. Output are open.

ELECTRICAL CHARACTERISTICS (Continued) (V_{DD} = 5.0V, V_{SS} = 0V, T_A = -40 to 85°C)


	Parameter			Value			
Parameter		Symbol	Condition	Min	Min Typ M		unit x
High-level Input Voltage	Except fin and OSC _{IN}	ViH		V _{DD} x0.7			v
Low-level Input Voltage		ViL				V _{DD} x0.3	
Input Sensitivity	fin	Vfin	Amplitude in AC coupling, sine wave	0.5			V _{P-P}
	OSCIN	Vosc		0.5			
High-level Input Current	Except fin	Ьн	IIH VIN = VDD		1.0		μΑ
Low-level Input Current	and OSC _{IN}	ła,	Vin = Vss		-1.0		
Input Current	fin	lfin	$V_{IN} = V_{SS}$ to V_{DD}		±50		μA
	OSCIN	losc	$V_{IN} = V_{SS}$ to V_{DD}		±50		μA
	LE	ILE	V _{IN} = V _{SS}		-60		μA
High-level Output Voltage	Except OSC _{out}	Vон	Іон = ОµА	4.95			v
Low-level Output Voltage		Vol	I _{OL} = 0µA			0.05	
High-level Output Current	Except M and OSCout	Іон	V _{он} = 4.6V	-1.0			mA
Low-level Output Current		loL	$V_{\text{OL}} = 0.4 V$	1.0			
High-level Output Current	м	Іонм	V _{он} = 4.6V	-1.5			- mA
Low-level Output Current		IOLM	V _{OL} = 0.4V	3.0			
Power Supply Current *1		aal			3.5		mA
Maximum Operating Frequency of Programmable Reference Divider		fmaxd		10	25		MHz
Maximum Operating Frequency of Programmable Divider		fmaxp		17	25		MHz

Note: *1. fin = 8.0MHz, 11.5MHz Crystal is connected between OSC_{IN} and $OSC_{OUT.}$ Inputs are grounded except fin and OSCIN. Outputs are open.


TYPICAL CHARACTERISTICS CURVE



PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (Continued)



2

April 1991 Edition 4.0

= DATA SHEET ==

MB87090 CMOS PLL FREQUENCY SYNTHESIZER

CMOS SERIAL INPUT PHASE-LOCKED-LOOP (PLL) FREQUENCY SYNTHESIZER WITH CONSTANT CURRENT OUTPUT CHARGE PUMP

The Fujitsu MB87090, fabricated in CMOS technology, is a serial input PLL frequency synthesizer with constant current output charge pump.

The MB87090 contains an inverter for oscillator, programmable reference divider, divide factor of programmable reference divider control circuit, phase detector, constant current output charge pump, 17-bit shift register, 17-bit latch, programmable divider (binary 7-bit swallow counter, binary 10-bit programmable counter), and a control generator for an external dual modulus prescaler.

When supplemented with a loop filter and VCO, the MB87090 contains the necessary circuit to make up a PLL frequency synthesizer.

Unique to this device is a constant current output charge pump. This allows improved modulation characteristics, tracking and noise performance compared to earlier devices.

- Constant current output charge pump. Magnitude of current controlled by external resistor: 0 to 4 mA.
- 13MHz input capability @5V (fin input)
- Single power supply voltage: V_{DD} = 2.7V to 5.5V
- Wide temperature range: T_A = -40 to 85°C
- On-chip inverter for oscillator
- Eight divide factors for programmable reference divider are selected by external input S₁, S₂, and S₃ (1/8, 1/16, 1/64, 1/128, 1/256, 1/512, 1/1024, 1/2048)
- Programmable 17-bit divider with input amplifier consisting of: Binary 7-bit swallow counter Binary 10-bit programmable counter
- Entary to be programmable obtained
- Easy interface to Fujitsu dual modulus prescalers.
- 16-pin standard dual-in-line package (Suffix: -P) 16-pin standard flat package (Suffix: -PF)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Power Supply Voltage	VDD	Vss -0.5 to Vss +7.0	v
Input Voltage	Vin	Vss -0.5 to V _{DD} +0.5	v
Output Voltage	Vout	Vss0.5 to V _{DD} +0.5	v
Output Current	Іоит	±10	mA
Operating Temperature	Ta	-40 to +85	°C
Storage Temperature	T _{stg}	65 to +150	°C
Power Dissipation	Po	300	mW

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


PLASTIC PACKAGE DIP-16P-M04

FUITSU



PLASTIC PACKAGE

FPT-16P-M06






Copyright © 1991 by FUJITSU LIMITED

(Vss = 0V)

MB87090



2

2-74

PIN DESCRIPTION

Pin No.	Symbol	I/O	Description
1	Vdd	-	Power supply voltage input.
2	Clock	1	Clock signal input for 17-bit shift register. Each rising edge of the clock shifts one bit of the data into the shift register.
3	Data	I	Serial data input for 17-bit shift register. This data is used for setting the divide factor of programmable divider.
4	LE	1	Load enable input. When this pin is high level (high active), the data stored in the 17-bit shift register is transferred to the 17-bit latch.
5	fin	I	Input for programmable divider from VCO or prescaler output. This input involves bias circuit and amplifier. The connection with external dual modulus prescaler should be an AC connection.
6	м	0	Control output for external dual modulus prescaler. The connection to the prescaler should be DC connection. This output level is synchronized with fall- ing edge of fin input signal (pin #5). Pulse Swallow Function: MB501L M = High: Preset modulus factor 64 or 128 M = Low: Preset modulus factor 65 or 129
7	LD	ο	Output of phase detector. It is high level when f _r and f _p are equal, and then the loop is locked. Otherwise it outputs negative pulse signal.
8	Do	0	$ \begin{array}{llllllllllllllllllllllllllllllllllll$
9	RC	I	The value of external resistor connected to this pin determines the magnitude of the current delivered by the charge pump. See graph on page 10.
10	fr	0	This pin is tied to programmable reference divider output.
11 12 13	S1 S2 S3	1	Control input for programmable reference divider. The combination of these inputs provides divide factor to programmable reference divider. See following page.
14	OSCout	0	Pin for crystal oscillator. Output of the inverting amplifier. This pin should be open when an external oscillator is used.
15	OSCIN	J	Pin for crystal oscillator. Input to the inverting amplifier that forms part of the oscillator. This pin receives the oscillator signal as AC coupled when an external oscillator is used. For large amplitude signals (standard CMOS levels) DC coupling may also be used.
16	Vss	-	Ground

FUNCTIONAL DESCRIPTION

DIVIDE FACTOR OF PROGRAMMABLE REFERENCE DIVIDER


Divide factor of programmable reference divider is set depending on input dignal S1 to S3.

Sn	<u>1</u> 8	<u>1</u> 16	<u>1</u> 64	1 128	<u>1</u> 256	<u>1</u> 512	1 1024	1 2048
S ₁	0	1	0	1	0	1	0	1
S2	0	0	1	1	0	0	1	1
S₃	0	0	0	0	1	1	1	1

DIVIDE FACTOR OF PROGRAMMABLE DIVIDER

Serial data of binary code is input to Data pin. These data are loaded into the 17-bit shift register from MSB. When load enable signal LE is high, the data stored in the 17-bit shift register is transferred to the 17-bit latch.

The data ① to ⑦ set a divide factor of the binary 7-bit swallow counter and data ③ to ⑦ set a divide factor of binary 10-bit programmable counter. In other words, serial data is equivalent to the divide factor of programmable divider.



MB87090

Ø	6	5	4	3	2	1	Divide Factor A
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	0	2
0	0	0	0	0	1	1	3
0	0	0	0	1	0	0	4
	•		•	•	•	•	•
1	1	1	1	1	1	1	127

Binary 7-bit Swallow Counter Data Input

Note: Divide factor A: 0 to 127

Depending upon the divide factor set input (SW) of external prescaler, the input data should be as follows. Example MB501L SW = H (64/65): Bit 7 of shift register (7) should be zero.

Binary 10-bit Programmable Counter Data Input

0	6	15	14	13	12	1	10	9	8	Divide Factor N
0	0	0	0	0	0	0	1	0	1	5
0	0	0	0	0	0	0	1	1	0	6
0	0	0	0	0	0	0	1	1	1	7
·	•	•	•	•		·	•	·	•	•
1	1	1	1	1	1	1	1	1	1	1023

Note: Divide factor less than 5 is prohibited. Divide factor N: 5 to 1023


PULSE SWALLOW FUNCTION


 $f_{VCO} = [(N \times M) + A] \times f_{OSC} + R$ (N > A)

- fvco : Output frequency of external voltage controlled oscillator (VCO)
- N : Preset divide factor of binary 10-bit programmable counter (5 to 1023)
- M : Preset modulus factor of external dual modulus prescaler (e.g. 64 in 64/65 mode, 128 in 128/129 mode of an MB501L prescaler)
- A : Preset divide factor of binary 7-bit swallow counter (0 to 127)
- fosc : Output frequency of the external oscillator
- R : Preset divide factor of programmable reference divider (8, 16, 64, 128, 256, 512, 1024, 2048)

CONSTANT CURRENT OUTPUT CHARGE PUMP

The MB87090 adopts constant current output charge pump. The output current of charge pump is controlled by an external resistor shown in Fig. 3.





Clock : Clock signal input for the 17-bit shift register.


Each rising edge of the clock shifts one bit of data into the shift register.

Data : Serial data for the 17-bit shift register is input.

LE : Load enable input.

When LE is high (high active), the data stored in the 17-bit shift register is transferred to the 17-bit latch. The 17-bit data is used for setting a divide factor of the programmable divider.

MB87090



RECOMMENDED OPERATING CONDITIONS

_			Value		
Parameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	VDD	2.7	-	5.5	v
Input Voltage	Vin	Vss	-	VDD	v
Operating Temperature	Ta	-40	-	+85	°C

MB87090

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3.0V, V_{SS} = 0V, T_A = -40 \text{ to } 85^{\circ}\text{C})$

					Value		11-14
Parameter		Symbol	Condition	Min	Тур	Max	Unit
High-level Input Voltage	Except fin	Ин	_	2.1	-	-	
Low-level Input Voltage	and OSCIN	Vil		-	-	0.9	v
	fin	V _{tpp}	Amplitude in AC	0.8	-	-	
Input Sensitivity	OSCIN	Vsin	coupling, sine wave	1.0	-	-	Vp.p
High-level Input Current	Except fin	lн	V _{IN} = V _{DD}	-	1.0	-	
Low-level Input Current	and OSCIN	hı.	V _{IN} = V _{SS}	-	-1.0	-	μA
Input Current	fin	lfin	$V_{IN} = V_{SS}$ to V_{DD}	-	±30	-	μA
Input Current	OSCIN	losc	$V_{IN} = V_{SS}$ to V_{DD}	-	±30	-	μΑ
High-level Output Voltage	Except	Vон	Iон = 0µА	2.95	-	-	
Low-level Output Voltage	OSCout	Vol	Ιοι = 0μΑ	-	-	0.05	v
High-level Output Voltage		Vонх	I _{он} = 0µА	2.50	-	-	
Low-level Output Voltage	OSCout	Volx	lol = 0μA	-	-	0.50	V
High-level Output Current	Except Do	Іон	V _{он} = 2.0V	0.5	-	-	
Low-level Output Current	and OSCout	lol	V _{OL} = 1.0V	0.5	-		mA
High-level Output Current	Do*1	Іонр	V _{он} = 2.0V	-1.0	-3.0	-	mA
Low-level Output Current		IOLD	V _{OL} = 1.0V	1.0	3.0	-	IIIA
Power Supply Current*2		IDD	_	-	2.0	4.0	mA
Max. Operating Frequency of Programmable Reference Divi	der	fmaxd		13	20	-	MHz
Max. Operating Frequency of Programmable Divider		fmaxp	_	10	20	-	MHz

Notes: *1: RC pin external resistor $R_{RC} = 5k\Omega$.

*2 fin = 5.0MHz, 12.8MHz Crystal is connected between OSC_{IN} and OSC_{OUT}. RC pin external resistor $R_{RC} = 5k\Omega$. Inputs are connected to ground except for fin and OSC_{IN}. Outputs are open.

2

ELECTRICAL CHARACTERISTICS (continued)

Parameter		Symbol	Condition		Value		Unit
Parameter		Symbol	Condition	Min	Тур	Max	Unit
High-level Input Voltage	Except fin	Vін	_	3.5	-	-	
Low-level Input Voltage	and OSCIN	VIL	_	-	-	1.5	V
	fin	V _{tpp}	Amplitude in AC	1.0	_	-	
Input Sensitivity	OSCIN	Vsin	coupling, sine wave	1.5		-	Vp.p
High-level Input Current	Except fin	Ін	$V_{\text{IN}} = V_{\text{DD}}$	-	1.0	-	μA
Low-level Input Current	and OSC _{IN}	hı.	V _{IN} = V _{SS}	-	-1.0	-	μΑ
Input Current	fin	lfin	$V_{\text{IN}} = V_{\text{SS}} \text{ to } V_{\text{DD}}$	-	±50	-	μА
Input Current	OSCIN	losc	$V_{IN} = V_{SS}$ to V_{DD}	-	±50	-	μΑ
High-level Output Voltage	Except	Vон	Іон = 0μА	4.95	-	-	
Low-level Output Voltage	OSCout	Vol	Ιοι = 0μΑ	-	-	0.05	v
High-level Output Voltage		Vонх	l _{он} = 0µА	4.50	-	-	
Low-level Output Voltage	OSCout	Volx	Iol = 0µA	-	-	0.50	V
High-level Output Current	Except Do	Іон	V _{OH} = 4.0V	-1.0	-	-	
Low-level Output Current	and OSC _{OUT}	lol	V _{OL} = 1.0V	1.0		-	mA
High-level Output Current	Do*1	Іонр	V _{OH} = 4.0V	-2.0	-5.0	-	mA
Low-level Output Current		IOLD	V _{OL} = 1.0V	2.0	5.0	-	
Power Supply Current*2	**************************************	IDD	_	-	3.0	6.0	mA
Max. Operating Frequency of Programmable Reference Divi	der	fmaxd	_	15	25	-	MHz
Max. Operating Frequency of Programmable Divider		fmaxp	_	13	25	-	MHz

Note: *1. RC pin external resistor $R_{RC} = 5k\Omega$.


*2. fin = 5.0MHz, 12.8MHz Crystal is connected between OSCIN and OSCOUT.


RC pin external resistor $R_{RC} = 5k\Omega$.

Inputs are connected to ground except for fin and OSCIN. Outputs are open.

TYPICAL CHARACTERISTICS CURVES

Conditions: $V_{DD} = 5.0V/3.0V$, Input amplitude of $f_{in} = 1.0V_{p-p}$, $T_A = 25^{\circ}C$





OUTPUT RESISTANCE Rec (KΩ)







Fig. 7 – INPUT FREQUENCY vs. SUPPLY CURRENT



PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (Continued)



Section 3

_

Single-Chip PLLs/Prescalers — At a Glance

		Maximum	Divide	Supp	v	Program- mable	Swallow	Reference	Package
Page	Device	Frequency	Ratio	lcc	v _{cc}	Counter	Counter	Counter	Options
3-3	MB1501 1501F 1501L	1	64/65 or 128/129	15 mA	2.7 V to 5.5 V	Binary 16 to 2047	Binary 0 to 127	Binary 8 to 16383	16-pin Plastic FPT
3-21	MB1502	1.1 GHz	64/65 or 128/129	8 mA	5.0 V (typ)	Binary 16 to 2047	Binary 0 to 127	Binary 8 to 16383	16-pin Plastic FPT
335	MB1503	1.1 GHz	128/129	8 mA	5.0 V (typ)	Binary 16 to 2047	Binary 0 to 127	Binary 8 to 16383	16-pin Plastic FPT
3-49	MB1504 1504H 1504L	•	32/33 or 64/65	10 m A	2.7 V to 5.5 V	Binary 16 to 2047	Binary 0 to 127	Binary 8 to 16383	16-pin Plastic FPT
367	MB1505	600 MHz	32/33 or 64/65	6 mA	5.0 V (typ.)	Binary 16 to 2047	Binary 0 to 63	Binary 8 to 16383	16-pin Plastic FPT
3–79	MB1507	2.0 GHz	128/129 or 256/257	18 mA	5.0 V (typ)	Binary 16 to 2047	Binary 0 to 255	Binary 8 to 16383	16-pin Plastic FPT
3-91	MB1508	2.5 GHz	256/272 or 512/528	16 mA	5.0 V (typ)	Binary 32 to 4095	Binary 0 to 31	Binary 256, 512, 1024, 2048	20-pin Plastic FPT
3-101	MB1509*	400 MHz	32/33 or 64/65	8 mA	3.0 V (typ)	Binary 16 to 2047	Binary 0 to 127	Binary 512 or 1024	20-pin Plastic FPT
3-115	MB1511	1.1 GHz	64/65 or 128/129	7 mA	2.7 V to 5.5 V	Binary 16 to 2047	Binary 0 to 127	Binary 8 to 16383	20-pin Plastic FPT
3–127	' MB1512	1.1 GHz	64/65 or 128/129	8 mA	5.0 V (typ)	Binary 16 to 2047	Binary 0 to 127	Binary 8 to 16383	20-pin Plastic FPT
3–139	MB1513	1.1 GHz	128/29	8 mA	5.0 V	Binary 16 to 2047	Binary 0 to 127	Binary 8 to 16383	20-pin Plastic FPT
3–153	MB1518	2.5 GHz	512/528	16 mA	5.0 V (typ)	Binary 32 to 511	Binary 0 to 31	512	16-pin Plastic FPT
3–163	MB1519*	600 MHz	64/65	11 mA	2.7 V to 5.5 V	Binary 16 to 2047	Binary 0 to 127	512, 1024	20-pin Plastic FPT

*Dual PLL/Prescaler

Telecommunications Data Book

FUjitsu

= DATA SHEET ===

MB1501/MB1501H/MB1501L SERIAL INPUT PLL FREQUENCY SYNTHESIZER

SERIAL INPUT PLL FREQUENCY SYNTHESIZER WITH 1.1GHz PRESCALER

The Fujitsu MB1501/MB1501H/MB1501L, utilizing BI-CMOS technology, is a single chip serial input PLL frequency synthesizer with pulse-swallow function.

The MB1501 series contain a 1.1GHz two modulus prescaler that can select either 64/65 or 128/129 divide ratio; control signal generator; 16-bit shift register; 15-bit latch; programmable reference divider (binary 14-bit programmable reference counter); 1-bit switch counter; phase comparator with phase inverse function; charge pump; crystal oscillator; 19-bit shift register; 18-bit latch; programmable divider (binary 7-bit swallow counter and binary 11-bit programmable counter).

The MB1501 operates on a low supply voltage (3V typ) and consumes low power (45mW at 1.1GHz).

MB1501 Product Line


	V _P Voltage	V _{oop} Voltage	Lock up time	D _o Output Width		Low-level Output Current
MB1501	8V max	8.5V max	Middle speed	Middle	Middle	Middle
MB1501H	10V max	10.0V max	High speed	Low	High	Low
MB1501L	8V max	8.5V max	Low speed	High	Low	High

- High operating frequency: f_{IN MAX}=1.1GHz (V_{IN MIN}=0.20V_{P-P})
- On-chip prescaler
- Low power supply voltage: 2.7V to 5.5V (3.0V typ)
- Low power supply consumption: 45mW (3.0V, 1.1GHz operation)
- Serial input 18-bit programmable divider consisting of:
 Binary 7-bit swallow counter (Divide ratio: 0 to 127)
 Binary 11-bit programmable counter (Divide ratio: 16 to 2047)
- Serial input 15-bit programmable reference divider consisting of:
- Binary 14-bit programmable reference counter (Divide ratio: 8 to 16383)
 1-bit switch counter (SW) Sets divide ratio of prescaler
- 2types of phase detector output
 On-chip charge pump (Bipolar type)
 - Output for external charge pump
- Wide operating temperature: T_A=-40°C to +85°C

ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating	Symbol	Condition	Value	Unit
	V _{cc}		-0.5 to +7.0	V
Power Supply Voltage	V _{PH}	MB1501H	V _{cc} to 12.0	v
	V_{P}, V_{PL}	MB1501/1501L	V _{cc} to 10.0	v
Output Voltage	Vout		-0.5 to V _{cc} +0.5	V
Open-drain Output	V _{OOPH}	MB1501H	-0.5 to 11.0	v
Open-drain Output	VOOP, VOOPL	MB1501/1501L	-0.5 to 9.0	v
Output Current	lout		±10	mA
Storage Temperature	T _{stg}		-55 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. How ever, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright@ 1990 by FUJITSU LIMITED



3-4

PIN D	ESCR	IP1	ΓIONS
Pin No.	Pin Name	I/O	Descriptions
1 2	OSC _{IN} OSC _{OUT}	1 0	Oscillator input. Oscillator output. A crystal is placed between OSC _{IN} and OSC _{out} .
3	VP	-	Power supply input for charge pump.
4	V _{cc}	-	Power supply voltage input.
5	Do	0	Charge pump output. Phase characteristic can be inversed depending upon FC input.
6	GND	_	Ground.
7	LD	0	Phase comparator output. This pin outputs high when the phase is locked. While the phase difference of f, and f_p exists, the output level goes low.
8	f _{in}	1	Prescaler input. The connection with an external VCO should be an AC connection.
9	Clock	1	Clock input for 19-bit shift register and 16-bit shift register. Each rising edge of the clock shifts one bit of data into the shift registers.
10	Data	1	Serial data of binary code input. The last bit of the data is a control bit. The last data bit specifies which latch is activated. When the last bit is high level and LE is high-level, data is transferred to 15-bit latch. When the last bit is low level and LE is high level, data is transferred to 18-bit latch.
11	LE		Load enable input (with internal pull up resistor). When LE is high level (or open), data stored in the shift register is transferred to latch depend- ing on the control data.
12	FC	0	Phase selecting input of phase comparator (with internal pull up resistor). When FC is low level, charge pump and phase detector characteristics can be inversed.
13	fr	0	Monitor pin of phase comparator input. It is the same as programmable reference divider output.
14	fp	0	Monitor pin of phase comparator input. It is the same as programmable divider output.
15 16	ØP ØR	000	Outputs for external charge pump. Phase characteristics can be inversed depending on FC input. ØP pin is an N-channel open-drain output.

FUNCTIONAL DESCRIPTIONS

SERIAL DATA INPUT

Serial data input is input using Data pin, Clock pin and LE pin, The 15-bit programmable reference divider and 18-bit programmable divider are controlled respectively.


On rising edge of the clock shifts one bit of the data into the internal shift registers.

When load enable (LE) is high level (or open), data stored in shift resisters is transferred to 15-bit latch or 18-bit latch depending upon the control bit level.

Control data "H" : Data is transferred into 15-bit latch. Control data "L" ; Data is transferred into 18-bit latch.

PROGRAMMABLE REFERENCE DIVIDER

Programmable reference divider consists of 16-bit shift register, 15-bit latch and 14-bit reference counter. Serial 16-bit data format is shown below.



SW: Divide ratio of prescaler setting bit.

SW="H" : 64 SW="L" : 128

St to St.: Divide ratio of programmable reference counter setting bits (8 to 16383) C: Control bit (Control bit is set to high.)

٦

FUNCTIONAL DESCRIPTIONS


PROGRAMMABLE DIVIDER

r

Programmable divider consists of 19-bit shift register, 18-bit latch, 7-bit swallow counter and 11-bit programmable counter. Serial 19-bit data format is shown below.

Last dat		n •	- Co - LSI	ntrol t 3	oit											м	Fi SB –	rst da	ta inp	ut
	c	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S S 8 9	S 10	S 11	S 12	S 13	S 14	S 15	S 16	S 17	S 18		
-	-	Div	ide ra	tio of setti	swall ng bit	ow c s	ount	er 🕳	-	_ Divi	de rat	io of j se	orogra		ble c	ounte	r			
7-BIT	SWAI	100		INTE	R DIV		RAT	10 (ର _{11-BIT}	PRO	GRAN	лмағ	IFC	OUN.	TERI	סועוכ	FRA	тю		
) 7-BIT Divide ratio A	SWAL	LOW S 6	S 5	INTE S 4	R DIV S 3	VIDE S 2	RAT S) 11-BIT Divide ratio N	PRO S 18	GRAN S 17	/MAE S 16	LE C S 15	OUN S 14	TER I S 13	S S 12	E RA S 11	TIO S 10	S 9	e E
Divide ratio	s	s	s	s	s	s	—		Divide ratio	s	s	s	s	s	s	s	S	s	_	1
Divide ratio A	S 7	S 6	S 5	S 4	S 3	S 2	S 1		Divide ratio N	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10	9	8
Divide ratio A 0	S 7 0	S 6 0	S 5 0	S 4 0	S 3 0	S 2 0	S 1		Divide ratio N 16	S 18 0	S 17 0	S 16 0	S 15 0	S 14 0	S 13 0	S 12 1	S 11 0	S 10 0	9	٤ ر

 S_8 to S_{18} : Divide ratio of programmable counter setting bits (16 to 2047) S_1 to S_7 : Divide ratio of swallow counter setting bits (0 to 127) C: Control bit (Control bit is set to low.) Dara is input from MSB data.



On the rising edge of the clock shifts one bit of the data into the shift registers. Parenthsis data is used for setting the divide ratio of the programmable reference divider.

PHASE CHARACTERISTICS

FC pin (pin 12) is provided to inverse the phase comparator characteristics. The characteristics of internal charge pump output (D_0), phase detector outputs ($\otimes R$, $\otimes P$) can be inversed depending upon FC input data. Outputs are shown below.

	FC=	₌H (or ol	oen)	FC=L			
	Do	ØR	ØP	Do	øR	øР	
f _r >f _p	н	L	L	L	н	Z	
fr <fp< td=""><td>L</td><td>н</td><td>z</td><td>н</td><td>L</td><td>L</td></fp<>	L	н	z	н	L	L	
f _r =f _p	z	L	Z	z	L	Z	


Note: Z=(High impedance)

Depending upon VCO characteristics, FC pin should be set accordingly:

When VCO characteristics are like (1), FC should be set high or open circuit;

When VCO characteristics are like ②, FC should be set Low.

VCO CHARACTERISTICS




RECOMMENDED OPERATING CONDITIONS


Parameter	Symbol			Value		
	Symbol		Min	Тур	Max	Unit
Power Supply Voltage	Vcc		2.7	3.0	5.5	v
	V _{PH}	MB1501H	V _{cc}		10.0	
	V _P , V _{PL}	MB1501 MB1501L	V _{cc}		8.5	v
	V _{OOPH}	MB1501H	V _{cc}		10.0	
Open-drain Output	V _{OOP} , V _{OOPL}	MB1501 MB1501L	V _{cc}		5.5 10.0 8.5	v
Input Voltage	V _{IN}		GND		Vcc	v
Operating temperature	TA		-40		+85	°C


ELECTRICAL CHARACTERISTICS (Vcc=2.7 to 5.5V, Ta=-40 to +85°C)

Deservation	Pin Name	Symbol	Condition		Value		Unit
Parameter	Pin Name	Symbol	Condition	Min	Тур	Max	Onit
Power Supply Current	V _{cc}	lcc	*1	—	15	-	mA
	f _{in}	f _{in}	*2	10		1100	MHz
Operating Frequency	OSC _{IN}	fosc		—	12	20	MHz
· ·		V _{tin1}	V _{cc} =2.7 ~ 4.0V	-10		6	dBm
Input Sensitivity	f _{in}	V _{fin2}	V _{cc} =4.0 ~ 5.5V	-4		6	dBm
	OSC _{IN}	Vin		0.5	_	—	V _{P·P}
High-level Input Voltage	Except	V _{IH}		0.7xV _{cc}		-	v
Low-level Input Voltage	f _{in} and OSC _{IN}	V _{IL}				0.3xV _{cc}	v
High-level Input Current	Data,	l _{in}		_	1.0	_	μA
Low-level Input Current	Clock	l _{it.}		-	-1.0	-	μA
Input Current	OSCIN	l _{in}		_	±50	_	μA
	LE, FC	ILE		-	-60	_	μA
High-level Output Voltage	Except	V _{oh}		2.4			v
Low-level Output Voltage	Do and OSCout	Vol	V _{cc} =3.0V	_		0.4	v
N-channel Open-drain Cutoff Current	ØP	I _{off}	$V_{cc} \le V_P \le 8V$	-	_	1.1	μA
High-level Output Current	Except	loн		-1.0	_		mA
Low-level Output Current	D _o and OSC _{ουτ}	lol		1.0	—	_	mA
		I _{DOHH}	MB1501H $V_{cc}=3V$ $V_{p=12V}, T_{A}=25^{\circ}C$	-2.2	-4.5		mA
High-level Output Current		I _{DOH}	MB1501 V _{cc=3V}	-0.5	-2.0	_	mA
		I _{dohl}	MB1501L V _P =6V, T _A =25°C	-0.5	-1.1	-2.2	mA
	- D _o	I _{DOLH}	MB1501H V _{cc} =3V V _P =12V, T _A =25°C	2.2	6.0	-	mA
Low-level Output Current		IDOL	MB1501 V _{cc=3V}	1.5	6.0		mA
		IDOLL	MB1501L V _P =6V, T _A =25°C	4.5	12.0	-	mA
Leakage Current	D _o , ØP	D _{oz}	$\begin{array}{c} WB1501H \\ WB1501H \\ T_{a}=25^{\circ}C \\ MB1501 \\ V_{cc}=3V, V_{P}=9V \\ MB1501L \\ T_{a}=25^{\circ}C \end{array}$			1.0	μA


Note: *1 V_{cc}=3.0V, f_{IN}=1.1GHz, f_{osc}=12MHz crystal. Inputs are grounded except f_{IN}, and outputs are open. *2 Input coupling capacitor 1000pF is connected.









3







TEST CIRCUIT Do Pin Output Current (Іон, Іог.) Measurement



Lock up Time Measurement




Phase Characteristics Measurement





3-16

TYPICAL APPLICATION EXAMPLE



3





June 1991

= DATA SHEET 💳

MB1502 Serial Input PLL Frequency Synthesizer

The Fujitsu MB1502 fabricated in Bi-CMOS technology, is a single chip serial input PLL synthesizer with pulse-swallow function.

The MB1502 contains the following: analog switch to speed up lock up time, control signal generator, 16-bit shift register, 15-bit latch, programmable reference divider (binary 14-bit programmable reference counter), 1-bit switch counter, phase comparator with phase conversion function, charge pump, crystal oscillator, 19-bit shift register, 18-bit latch, programmable divider (binary 7-bit swallow counter and binary 11-bit programmable counter) and a 1.1 GHz two modulus prescaler that can select either a 64/65 or 128/129 divide ratio.

It operates supply voltage of 5 V typ. and achieves very low power supply current of 8 mA typ. realized through the use of Fujitsu Advanced Process Technology.

- High operating frequency: f_{IN MAX} = 1.1 GHz (V_{IN MAX} = -10 dBm)
- Pulse swallow function: 64/65 or 128/129
- Low supply current: I_{CC} = 8 mA typ.
- Serial input 18-bit programmable divider consisting of: – Binary 7-bit swallow counter: 0 to 127 – Binary 11-bit programmable counter: 16 to 2047
- Serial input 15-bit programmable reference divider consisting of:

 Binary 14-bit programmable reference counter: 8 to 16383
 1-bit switch counter (SW) sets divide ratio of prescaler
- On-chip analog switch achieves fast lock up time
- Two types of phase detector output:
 On-chip charge pump (Bipolar type)
 Output for external charge pump
- Wide operating temperature: -40 °C to +85 °C
- 16-pin Plastic DIP Package (Suffix: –P) 16-pin Plastic Flat Package (Suffix: –PF)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Power Supply Voltage	V _{cc}	-0.5 to +7.0	v
	VP	V _{cc} to 10.0	V
Output Voltage	Vout	-0.5 to V _{CC} +0.5	v
Open-drain Voltage	VOOP	-0.5 to 0.8	V
Output Current	I _{OUT}	±10	mA
Storage Temperature	T _{STG}	-55 to +125	°C


Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Plastic Package DIP-16P-M04 Plastic Package FPT-16P-M06 **Pin Assignment** 0 OSC_{IN} 16 φR OSCOUT 15 φÞ ٧p 14 four BISW Vcc 13 TOP VIEW Do 12 FC 5 GND LE 6 11 LD 7 10 Data f_{IN} 8 Clock a

^{© 1991} by FUJITSU LIMITED and Fuiltsu Microelectronics. Inc.





3-22

PIN DESCRIPTION

Pin No.	Pin Name	vo	Description
1 2	OSC _{IN} OSC _{OUT}	 0	Oscillator input. Oscillator output. A crystal is placed between OSC _{in} and OSC _{our} .
3	Vp	-	Power supply input for charge pump and analog switch.
4	V _{cc}	-	Power supply voltage input.
5	Do	0	Charge pump output. The characteristics of charge pump are reversed depending upon FC input.
6	GND	-	Ground.
7	LD	0	Phase comparator output. Normally this pin outputs high level. While the phase difference of f, and f _p exists, this pin outputs low level.
8	f _{in}	I	Prescaler input. The connection with an external VCO should be AC connection.
9	Clock	I	Clock input for 19-bit shift register and 16-bit shift register. Each rising edge of the clock shifts one bit of data into the shift register.
10	Data	I	Binary serial data input. The last bit of the data is a control bit which specified destination of shift registers. When this bit is high level and LE is high level, the data stored in shift register is trans- ferred to 15-bit latch. When this bit is low level and LE is high level, the data is trans- ferred to 18-bit latch.
11	LE	1	Load enable input (with internal pull up resistor). When LE is high or open, the data stored in shift register is transferred into latch de- pending upon the control bit. At the time, internal charge pump output to be connected to BISW pin because internal analog switch becomes ON state.
12	FC	1	Phase select input of phase comparator (with internal pull up resistor). When FC is low level, the characteristics of charge pump, phase comparator is re- versed. FC input signal is also used to control f _{out} pin (test pin) output level, f, or f _p .
13	BISW	0	Analog switch output. Usually BISW pin is set high-impedance state. When internal analog switch is ON (LE pin is high level), this pin outputs internal charge pump state.
14	f _{ouт}	0	Monitor pin of phase comparator input. f_{out} pin outputs either programmable reference divider output (f,) or programmable di- vider output (f _p) depending upon FC pin input level. FC=H: It is the same as f, output level. FC=L: It is the same as f _p output level.
15 16	ØP ØR	00	Outputs for external charge pump. The characteristics are reversed according to FC input. ØP pin is N-channel open drain output.

MB1502

FUNCTIONAL DESCRIPTIONS

SERIAL DATA INPUT

Serial data input is achieved by three inputs, such as Data pin, Clock pin and LE pin. Serial data input controls 15-bit programmable reference divider and 18-bit programmable divider, respectively.

Binary serial data is input to Data pin.


On rising edge of clock shifts one bit of serial data into the internal shift registers and when load enable pin is high level or open. stored data is transferred into latch depending upon the control bit.

Control data "H" data is transferred into 15-bit latch.

Control data "L" data is transferred into 18-bit latch.

PROGRAMMABLE REFERENCE DIVIDER

Programmable reference divider consists of 16-bit shift register, 15-bit latch and 14-bit reference counter. Serial 16-bit data format is shown below.



14-BIT PROGRAMMABLE REFERENCE COUNTER DIVIDE RATIO

Divide Ratio R	S 14	S 13	S 12	S 11	S 10	S 9	S 8	S 7	S 6	S 5	S 4	S 3	S 2	S 1
8	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1
•	•	٠	•	•	•	•	٠	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

NOTES: Divide ratio less than 8 is prohibited.

Divide ratio: 8 to 16383

SW: This bit selects divide ratio of prescaler.


SW=L :128 S1 to S14: These bits select divide ratio of programmable reference divider.

C: Control bit (sets as high level).

Data is input from MSB side.

PROGRAMMABLE DIVIDER

Programmable divider consists of 19-bit shift register, 18-bit latch, 7-bit swallow counter and 11-bit programmable counter. Serial 19-bit data format is shown on the following page



7-BIT SWALLOW COUNTER DIVIDE RATIO

Divide Ratio A	S 7	S 6	S 5	S 4	S 3	S 2	S 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	٠	•	•	٠	٠	٠
127	1	1	1	1	1	1	1

NOTE: Divide ratio: 0 to 127

11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO

Divide Ratio N	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10	S 9	S 8
16	0	0	0	0	0	0	1	0	0	0	1
17	0	0	0	0	0	0	1	0	0	0	1
•	•	•	•	٠	٠	٠	•	•	•	٠	•
2047	1	1	1	1	1	1	1	1	1	1	1

NOTES: Divide ratio less than 16 is prohibited. Divide ratio: 16 to 2047

S1 to S7: Swallow counter divide ratio setting bit. (0 to 127) S8 to S18: Programmable counter divide ratio setting bit. (16 to 2047)

C: Control bit (sets as low level).

Data is input from MSB side.

PULSE SWALLOW FUNCTION

 $f_{vco} = [(PxN)+A] x f_{osc}+R$

fvco: Output frequency of external voltage controlled oscillator (VCO)


N: Preset divide ratio of binary 11-bit programmable counter (16 to 2047)

A: Preset divide ratio of binary 7-bit swallow counter (0≤A≤127, A<N)

 f_{osc} : Output frequency of the external reference frequency oscillator

R: Preset divide ratio of binary 14-bit programmable reference counter (8 to16383)

P: Preset modulus of external dual modulus prescaler (64 or 128)




NOTES: Parenthesis data is used for setting divide ratio of programmable reference divider. On rising edge of clock shifts one bit of data in the shift register.

PHASE CHARACTERISTICS

FC pin is provided to change phase characteristics of phase comparator. Characteristics of internal charge pump output level (D_o) , phase comparator output level $({}_{\varnothing}R_{,{}_{\partial}}P)$ are reversed depending upon FC pin input level. Also, monitor pin (f_{oul}) output level of phase comparator is controlled by FC pin input level. The relationship between outputs $(D_{dh}, {}_{\partial}R, {}_{\partial}P)$ and FC input level is shown below.


	F	C=H	or op	en	FC=L				
	D。	₀R	ø٩	f _{out}	Do	₀R	øР	f _{out}	
f,>fp	н	L	L	(f,)	L	н	z	(f _p)	
f, <f<sub>p</f<sub>	L	н	Z	(f,)	н	L	L	(f _p)	
f,=f _p	z	L	Z	(f,)	z	L	z	(f _p)	





Note: Z=(High impedance)

Depending upon VCO characteristics, FC pin should be set accordingly: When VCO characteristics are like (), FC should be set High or open circuit; When VCO characteristics are like (2), FC should be set Low.



NOTES: Phase difference detection range: -2π to $+2\pi$


Spike appearance depends on charge pump characteristics. Also, the spike is output in order to diminish dead band. When f,>f, or f,<f, spike might not appear depending upon charge pump characteristics.

ANALOG SWITCH

ON/OFF of analog switch is controlled by LE input signal. When the analog switch is ON, internal charge pump output (D_o) is connected to BISW pin. When the analog switch is OFF, BISW pin is set to high-impedance state.

LE=H (Changing the divide ratio of internal prescaler) : Analog switch=ON LE=L (Normal operating mode) : Analog switch=OFF

LPF time constant is decreased in order to insert a analog switch between LPF1 and LPF2 when channel of PLL is changing. Thus, lock up time is decreased, that is, fast lock up time is achieved.



RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Parameter	Symbol	Min	Тур	Мах	Unit
Power Supply Voltage	V _{cc}	4.5	5.0	5.5	v
Power Supply Voltage	Vp	V _{cc}	Vp	8.0	v
Input Voltage	V,	GND		V _{cc}	v
Operating Temperature	T,	-40		85	°C


ELECTRICAL CHARACTERISTICS

(Vcc=4.5 to 5.5V, T_A=-40 to +85°C, unless otherwise noticed.)


Parameter		Symbol	Condition		Value		Unit
Parameter		Symbol	Condition	Min	Тур	Max	Unit
Power Supply Current		I _{cc}	Note 1		8.0	12.0	mA
	f _{in}	f _{in}	Note 2	10		1100	MHz
Operating Frequency	OSC _{IN}	f _{osc}			12	20	MHz
Input Sensitivity	f _{in}	Vf _{in}		-10		6	dBm
input Sensitivity	OSC _{IN}	V _{osc}		0.5			V _{pp}
High-level Input Voltage	Except fin	V _{iH}		V _{cc} x0.7	-		v
Low-level Input Voltage	and OSC _{IN}	V _{IL}				V _{cc} x0.3	v
High-level Input Current	Data) _{IH}			1.0		μА
Low-level Input Current	Clock	l _{iL}			-1.0		μA
laget Current	OSC _{IN}	l _{osc}			±50		μA
Input Current	LE, FC	I _{LE}			-60		μA
High-level Output Current	Except D _o	V _{он}	V _{cc} =5V	4.4			v
Low-level Output Current	and OSC _{out}	V _{oL}				0.4	v
N-channel Open Drain Cutoff Current	D _o , ØP	I _{off}	V _P =V _{cc} to 8V V _{COP} =GND to 8V			1.1	μА
Output Current	Except D _o	I _{он}		-1.0			mA
Carbor Onlight	and OSC _{out}	l _{ol}		1.0			mA
Analog Switch On Resisto	r	R _{on}			25		Ω

NOTE 1: f_m =1.1GHz, OSC_w=12MHz, V_{cc}=5V. Inputs are grounded and outputs are open. **NOTE 2:** AC coupling. Minimum operating frequency is measured when a capacitor 1000pF is connected.

TYPICAL CHARACTERISTICS CURVES INPUT SENSITIVITY CHARACTERISTICS




MB1502




TYPICAL APPLICATION EXAMPLE V_{Px}(6V) OUTPUT LPF vco 10k Charge Pump Selection ₩ Q (Internal or 12k external) FROM ₩ CONTROLLER 12k **\$**10k n 777 777 ØR ØP BISW FC LE Data Clock 🗲 47k **≸** 47k four 16 15 14 13 12 11 10 9 π 777 MB1502 1 2 3 4 5 6 7 8 OSC OSCout V, V_{cc} D。 GND LD f. 11 $V_{cc}(5V)$ X'tal 1000p 777 100k 6V 5V Τ ₩ C, C₂ 33k 777 -O LOCK DET 777 0.1 0.01µ **E** 10k 777 \overline{T} 777 $\begin{array}{l} V_{p}, V_{px}: 8V \mbox{ max}. \\ C_{1}, C_{2}: \mbox{ Depends on crystal oscillator} \\ LE,FC: \mbox{ With internal pull up resistor} \\ \ensuremath{\varnothing P} : \mbox{ Open drain output} \end{array}$

3



3



MB1502



= DATA SHEET =

MB1503 Serial Input PLL Frequency Synthesizer

The Fujitsu MB1503 is a serial input phase-locked loop (PLL) frequency synthesizer with a pulse-swallow function. A stand-by mode is provided to limit power consumption during intermittent operation.

The MB1503 is configured with a 1.1 GHz dual-modulus prescaler with a 128/129 divide ratio, control signal generator, 16-bit shift register, 15-bit latch, programmable reference divider (binary 14-bit programmable reference counter), 1-bit switch counter, phase comparator with phase conversion function, charge pump, crystal oscillator, 19-bit shift register, 18-bit latch, programmable divider (binary 7-bit swallow counter and binary 11-bit programmable counter), analog switches, and intermittent operation control circuit that selects the operating or stand-by mode depending on the power-save control input state (PS).

The MB1503 operates from a single +5 V supply. Fujitsu's advanced technology achieves an I_{CC} of 8 mA, typical. The stand-by mode current consumption is just 100 μ A.


- High operating frequency: f_{IN} = 1.1 GHz (V_{IN} = -10 dBm)
- Pulse-swallow function: high-speed dual-modulus prescaler with 128/129 divide ratio
- Low supply current: I_{CC} = 8 mA typ. at 5 V
- Power-saving stand-by mode: 100 µA
- Serial input, 18-bit programmable reference divider consisting of: Binary 7-bit swallow counter: 0 to 127 Binary 11-bit programmable counter: 0 to 2,047
- Serial input, 15-bit programmable reference divider consisting of binary 15-bit programmable reference counter: 8 to 16,383 1-bit switch counter sets prescaler divide ratio
- On-chip analog switch for fast lock-up
- On-chip charge pump
- Wide operating temperature range: -40 to +85 °C
- Plastic 16-pin dual inline package (Suffix: –P) Plastic 16-pin small outline package (Suffix: –PF)

ABSOLUTE MAXIMUM RATINGS


Parameter	Symbol	Value	Unit
	V _{cc}	-0.5 to 7.0	V
Supply Voltage	VP	$V_{CC} \le V_P \le 10.0$	v
Output Voltage	Vout	-0.5 to V _{CC} +0.5	v
Output Current	lout	±10	mA
Storage Temperature	T _{STG}	55 to +125	°C

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

C 1991 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.



BLOCK DIAGRAM



PIN DESCRIPTION

Pin No.	Pin name	I/O	Description
1	OSC _{iN}	I	Programmable reference divider input Oscillator input An external crystal is connected to this pin
2	OSC _{out}	0	Oscillator output An external crystal is connected to this pin
3	V _P	-	Power supply input for charge pump and analog switch
4	V _{cc}	-	Power supply
5	Do	0	Charge pump output Phase of charge pump is reversed depending on FC input
6	GND	-	Ground
7	LD	0	Phase comparator output The output level is high when LD is locked. The output level is low when LD is unlocked
8	f _{in}	I	Prescaler input Connection with an external VCO should be done by AC coupling
9	Clock	1	Clock input for 19-bit and 16-bit shift registers Data is shifted into the shift register on the rising edge of the clock Schmitt trigger circuit is involved
10	Data	I	Serial data input using binary code The last bit of the data is a control bit When the control bit is high, data is transmitted to the 15-bit latch When it is low, data is transmitted to the 18-bit latch Schmitt trigger input is involved
11	LE	I	Load enable signal input When LE is high, the data of the shift register is transferred to a latch, depending on the control bit in the serial data. At the same time, an internal analog switch turns on and the output of the internal charge pump is connected to the BiSW pin Schmitt trigger input is involved
12	FC	1	Phase select input of phase comparator (with internal pull-up resistor) When FC is low, the characteristics of the charge pump and phase comparator are reversed The FC input signal is also used to control the f_{our} pin (test pin) of f_{R} or f_{P}
13	BiSW	0	Analog switch output BiSW is usually in the high-impedance state. When the switch is turned on (LE is high), the state of the internal charge pump is output
14	f _P	0	Programmable counter output monitor pin
15	f _R	0	Reference counter output monitor pin
16	PS	1	Power save signal input Set PS low while the system is powered (Never use pin 16 as it is opened) PS = High : Operation mode PS = Low : Stand-by mode

MB1503

FUNCTION DESCRIPTIONS

Pulse swallow function

The divide ratio can be calculated using the following equation:

 $f_{vco} = [(M \times N) + A] \times f_{osc} + R \quad (A < N)$

- f_{vco}: Output frequency of external voltage controlled oscillator (VCO)
- N : Preset divide ratio of binary 11-bit programmable counter (16 to 2,047)
- A : Preset divide ratio of binary 7-bit swallow counter ($0 \le A \le 127$)
- f_{osc} : Output frequency of the reference frequency oscillator
- R : Preset divide ratio of binary 14-bit programmable reference counter (8 to 16,383)
- M : Preset divide ratio of modulus prescaler (128)

Serial data input

Serial data is input using the Data, Clock, and LE pins. Serial data controls the 15-bit programmable reference divider and 18-bit programmable divider separately.


Binary serial data is input to the Data pin.

One bit of data is shifted into the internal shift registers on the rising edge of the clock. When the load enable pin is high or open, stored data is latched depending on the control data as follows:

Control data	Destination of serial data
н	15 bit latch
L	18 bit latch

(a) Programmable reference divider ratio

The programmable reference divider consists of a 15-bit latch and a 14-bit reference counter. The serial 16-bit data format is shown below:



Divide ratio R	S 14	S 13	S 12	s 11	S 10	S 9	S 8	S 7	S 6	S 5	S 4	S 3	S 2	S 1
8	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1
•	•	•	٠	•	•	•	٠	•	•	٠	•	•	٠	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1


• 14-bit programmable reference counter divide ratio

(Divide ratio = 8 to 16,383)

Notes: 1. Divide ratios less than 8 are prohibited.

- SW: This bit selects the divide ratio of the prescaler SW Low: 128 or 129 (SW must be always be low.)
 - 3. S1 to S14: These bits select the divide ratio of the programmable reference counter (8 to 16,383).
 - 4. C: Control bit: Set high.
 - 5. Input data MSB first.
- (b) Programmable divider divide ratio

The programmable divider consists of a 19-bit shift register, an 18-bit latch, a 7-bit swallow counter, and an 11-bit programmable counter. The serial 19-bit data format is shown below:



MB1503

• 7-bit swallow counter divide ratio

• 11-bit programmable counter divide ratio

Divide ratio A	S 7	S 6	S 5	S 4	S 3	S 2	S 1	
0	0	0	0	0	0	0	0	
1	0	0	0	0	0	0	1	1
•	•	•	•	•	•	•	•	
127	1	1	1	1	1	1	1	

Divide ratio N	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10	S 9	S 8
16	0	0	0	0	0	0	1	0	0	0	0
17	0	0	0	0	0	0	1	0	0	0	1
•	•	•	٠	•	•	•		•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	. 1

(Divide ratio = 0 to 127)

(Divide ratio = 16 to 2,047)

Notes: 1. Divide ratios less than 16 are prohibited for 11-bit programmable counter.


2. S1 to S7: These bits select the divide ratio of swallow counter (0 to 127).

- 3. S8 to S18: These bits select the divide ratio of programmable counter (16 to 2,047).
- 4. C: Control bit: (Set low)
- 5. Input data MSB first.

Serial data input timing

• $t_1 (\ge 1\mu s)$: Data setup time $t_2 (\ge 1\mu s)$: Data hold time $t_4 (\ge 1\mu s)$: LE setup time to the rising edge of last clock

 $t_3 (\ge 1\mu s)$: Clock pulse width $t_5 (\ge 1\mu s)$: LE pulse width



3

Intermittent operation

Intermittent operation limits power consumption by shutting down or starting the internal circuits according to its necessity. If device operation resumes uncontrolled, the error signal output from the phase comparator may exceed the limit due to an undefined phase relationship between the reference frequency (f_{p}) and the comparison frequency (f_{p}) and frequency lock is lost. To prevent this, an intermittent operation control circuit is provided to decrease the variation in the locking frequency by forcibly correcting phase of both frequencies to limit the error signal output. This is done by the PS control circuit. If PS is set high, the circuit enters the operating mode. If PS is set low, operation stops and the device enters the stand-by mode. Each mode is explained below:

- Operating mode (PS = High) All circuits are operating, and PLL operation is normal.
- Stand-by mode (PS = Low level) Circuits that do not affect operation are power-down to limit current consumption. The current in the power save state is typically 100 μA. At this time, the levels of D_o and LD are the same as when the PLL is locked. Since D_o is placed in the high-impedance state and the input voltage of the voltage controlled oscillator (VCO) is set to the voltage in the operating mode (when locked) by the time constant of the low-pass filter, the frequency output from the VCO (f_{vco}) is kept at the locking frequency.

The operating and stand-by modes alternate repeatedly. This intermittent operation limits the error signal by forcibly correcting the phase of the reference and comparison frequencies to limit power consumption. The device must be set in the stand-by mode (PS = low) when it is powered up.


Relationship between the FC input and phase characteristics


The FC pin changes the phase characteristics of the phase comparator. The internal charge pump output level (D_o) is reversed, depending on the FC pin input level. The relationship between the FC input level and D_o is shown below:

	FC = High or open	FC = Low
$f_{R} > f_{P}$	н	L
f _R < f _P	L	Н
$f_{\rm R} = f_{\rm P}$	Z (*1)	Z (*1)

*1: High impedance

When designing a synthesizer, the FC pin setting depends on the VCO characteristics.






Phase comparator output waveform (FC = High)

Analog switch

The LE signal turns the analog switch on or off. When the analog switch is turned on, the charge pump output (D_o) is output through the BiSW pin. When it is turned off, the BiSW pin is in the high-impedance state.

When LE = high (when the divide ratio of the internal divider is changed): Analog switch = on When LE = low (normal operating mode): Analog switch = off

The LPF time constant can be decreased by inserting an analog switch between LPF1 and LPF2. This decreases the lock-up time when the PLL channel is changed.



RECOMMENDED OPERATING CONDITIONS

	<u> </u>		Value		
Parameter	Symbol	Min	Тур	Max	Unit
Curality of the set	V _{cc}	4.5	5.0	5.5	v
Supply voltage	Vp			v	
Input voltage	V,	GND	-	V _{cc}	v
Operating temperature	T,	-40	-	+85	°C

Notes: To protect against damage by electrostatic discharge, note the following handling precautions:


- Store and transport devices in conductive containers.
- Use properly grounded workstations, tools, and equipment.
- Turn off power before inserting or removing this device from a socket
- Protect leads of the device using conductive sheet when handling PC boards on which devices are mounted.

MB1503


ELECTRICAL CHARACTERISTICS

Parameter	•	Symbol	B AT	Value		Unit	Condition
			Min	Тур	Max		
Supply current		Icc	-	8.0	12.0	mA	With $f_{IN} = 1.1 \text{ GHz}$, OSC _{IN} = 12 MHz, $V_{cc} = 5.0 \text{ V}$. Inputs are V_{cc} and outputs are open
Stand-by current		IPS	_	100	_	μA	$ \begin{array}{l} \mbox{With } f_{\rm IN} = 1.1 \mbox{ GHz}, \mbox{OSC}_{\rm IN} = 12 \mbox{ MHz}, \mbox{V}_{\rm Cc} = 5.0 \mbox{ V}. \mbox{ The} \\ \mbox{PS pin is grounded, remaining inputs are at } V_{\rm Cc}, \mbox{ and} \\ \mbox{outputs are open} \end{array} $
Operating frequency	f _{in}	f _{in}	10	-	1100	MHz	AC coupling. The minimum operating frequency is measured with a 100-pF capacitor connected
	OSC _{IN}	f _{osc}	-	12	20	MHz	
Input sensitivity	f _{in}	V _{fIN}	-10	-	6	dBm	
mput sensitivity	OSC _{IN}	V _{osc}	0.5	-	-	Vрр	
High-level input voltage	Except f _{iN} and	V _{iH}	V _{cc} x 0.7	-	-	v	
Low-level input voltage	OSC	V _{IL}	-	-	V _{cc} x 0.3	v	
High-level input current	Data, Clock,	l _{in}	-	1.0	-	μΑ	
Low-level input current	LE	I _{IL}	-	-1.0	-	μΑ	
Low-level input current	FC	I _{FC}	-	-60	-	μΑ	
Input current	OSC _{IN}	l _{osc}	-	±50	-	μA	
High-level output voltage	Except D _o and	V _{oh}	4.4	-	-	v	$V_{cc} = 5 V$
Low-level output voltage	OSC _{out}	V _{ol}	-	-	0.4	v	
High-impedance Cut off current	D _o	IOFF	-	-	1.1	μΑ	$V_{po} = GND \text{ to } 8 \text{ V}$ $V_{cc} \le V_{P} \le 8 \text{ V}$
Output current	Except D _o and	I _{он}	-1.0	-	-	mA	
	OSC _{out}	l _{ol}	1.0	-	-	mA	
Analog switch ON resista	nce	R _{on}	-	25	-	Ω	


TEST CIRCUIT (FOR MEASURING PRESCALER INPUT SENSITIVITY)




APPLICATION EXAMPLE



PACKAGE DIMENSIONS





October 1990 Edition 4.0 FUjitsu

DATA SHEET 💳

MB1504/MB1504H/MB1504L SERIAL INPUT PLL FREQUENCY SYNTHESIZER

SERIAL INPUT PLL FREQUENCY SYNTHESIZER WITH 520MHz PRESCALER

The Fujitsu MB1504/MB1504H/MB1504L, utilizing BI-CMOS technology, is a single chip serial input PLL frequency synthesizer with pulse-swallow function.

The MB1504 series contain a 520MHz two modulus prescaler that can select either 32/33 or 64/65 divide ratio; control signal generator; 16-bit shift register; 15-bit latch; programmable reference divider (binary 14-bit programmable reference counter); 1-bit switch counter; phase comparator with phase inverse function; charge pump; crystal oscillator; 19-bit shift register; 16-bit latch; programmable divider (binary 7-bit swallow counter and binary 11-bit programmable counter).

The MB1504 operates on a low supply voltage (3V typ) and consumes low power (30mW at 520MHz).

MB1504 Product Line

	V _P Voltage	V _{oor} Voltage	Lock up time	D _o Output Width	High-level Output Current	Low-level Output Current
MB1504	8V max	8.5V max	Middle speed	Middle	Middle	Middle
MB1504H	10V max	10.0V max	High speed	Low	High	Low
MB1504L	8V max	8.5V max	Low speed	High	Low	High


- High operating frequency: f_{IN MAX}=520MH_z (V_{IN MIN}=0.20V_{P-P})
- · On-chip prescaler
- Low power supply voltage: 2.7V to 5.5V (3.0V typ)
- Low power supply consumption: 30mW (3.0V, 520MHz operation)
- Serial input 18-bit programmable divider consisting of:
 Binary 7-bit swallow counter (Divide ratio: 0 to 127)
 Binary 11-bit programmable counter (Divide ratio: 16 to 2047)
- o Binary 11-bit programmable counter (Divide ratio: 16 to 2047)
- Serial input 15-bit programmable reference divider consisting of:
 Binary 14-bit programmable reference counter (Divide ratio: 8 to 16383)
 1-bit switch counter (SW) Sets divide ratio of prescaler
- 2types of phase detector output
 - On-chip charge pump (Bipolar type)
 - Output for external charge pump
- Wide operating temperature: T_A=-40°C to +85°C

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Condition	Value	Unit
	V _{cc}		-0.5 to +7.0	V
Power Supply Voltage	V _{PH}	MB1504H	V _{cc} to 12.0	v
	V _P ,V _{PL}	MB1504/1504L	V _{cc} to 10.0	· ·
Output Voltage	Vout		-0.5 to V _{cc} +0.5	V
Open-drain Output	V _{OOPH}	MB1504H	-0.5 to 11.0	V
Open-drain Output	VOOP, VOOPL	MB1504/1504L	-0.5 to 9.0	
Output Current	lout		±10	mA
Storage Temperature	T _{STG}		-55 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Copyright@ 1990 by FUJITSU LIMITED




In B Clock This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

11 LE

10 Data

GND

LD



3

3-50

PIN DESCRIPTIONS

Pin No.	Pin Name	٧O	Descriptions
1 2	OSC _{IN} OSC _{OUT}	1 0	Oscillator input. Oscillator output. A crystal is placed between OSC _{IN} and OSC _{out} .
3	Vp	-	Power supply input for charge pump.
4	Vcc	-	Power supply voltage input.
5	Do	0	Charge pump output. Phase characteristic can be inversed depending upon FC input.
6	GND	-	Ground.
7	LD	0	Phase comparator output. This pin outputs high when the phase is locked. While the phase difference of f_r and f_p exists, the output level goes low.
8	f _{in}	1	Prescaler input. The connection with an external VCO should be an AC connection.
9	Clock	I	Clock input for 19-bit shift register and 16-bit shift register. Each rising edge of the clock shifts one bit of data into the shift registers.
10	Data	I	Serial data of binary code input. The last bit of the data is a control bit. The last data bit specifies which latch is activated. When the last bit is high level and LE is high-level, data is transferred to 15-bit latch. When the last bit is low level and LE is high level, data is transferred to 18-bit latch.
11	LE	1	Load enable input (with internal pull up resistor). When LE is high level (or open), data stored in the shift register is transferred to latch depending on the control data.
12	FC	0	Phase selecting input of phase comparator (with internal pull up resistor). When FC is low level, charge pump and phase detector characteristics can be inversed.
13	fr	0	Monitor pin of phase comparator input. It is the same as programmable reference divider output.
14	fp	0	Monitor pin of phase comparator input. It is the same as programmable divider output.
15 16	øP øR	00	Outputs for external charge pump. Phase characteristics can be inversed depending on FC input. øP pin is an N-channel open-drain output.

FUNCTIONAL DESCRIPTIONS

SERIAL DATA INPUT

Serial data input is input using Data pin, Clock pin and LE pin, The 15-bit programmable reference divider and 18-bit programmable divider are controlled respectively.


On rising edge of the clock shifts one bit of the data into the internal shift registers.

When load enable (LE) is high level (or open), data stored in shift resisters is transferred to 15-bit latch or 18-bit latch depending upon the control bit level.

Control data "H" ; Data is transferred into 15-bit latch. Control data "L" ; Data is transferred into 18-bit latch.

PROGRAMMABLE REFERENCE DIVIDER

Programmable reference divider consists of 16-bit shift register, 15-bit latch and 14-bit reference counter. Serial 16-bit data format is shown below.




SW: Divide ratio of prescaler setting bit. SW="H": 32 SW="L": 64

S₁ to S₁₄: Divide ratio of programmable reference counter setting bits (8 to 16383) C: Control bit (Control bit is set to high.)


FUNCTIONAL DESCRIPTIONS

PROGRAMMABLE DIVIDER

Programmable divider consists of 19-bit shift register, 18-bit latch, 7-bit swallow counter and 11-bit programmable counter. Serial 19-bit data format is shown below.



Divide ratio of programmable counter setting bits (16 to 2047) Divide ratio of swallow counter setting bits (0 to 127)



On the rising edge of the clock shifts one bit of the data into the shift registers. Parenthsis data is used for setting the divide ratio of the programmable reference divider.

PHASE CHARACTERISTICS


FC pin (pin 12) is provided to inverse the phase comparator characteristics. The characteristics of internal charge pump output (D_o), phase detector outputs ($\emptyset R$, $\emptyset P$) can be inversed depending upon FC input data. Outputs are shown below.

	FC:	FC=H (or open)			FC=L		
	Do	øR	øP	Do	øR	øP	
f _r >f _p	н	L	L	L	н	z	
fr <fp< td=""><td>L</td><td>н</td><td>z</td><td>н</td><td>L</td><td>L</td></fp<>	L	н	z	н	L	L	
f _r =fp	Z	L	z	z	L	Z	

Note: Z=(High impedance)

Depending upon VCO characteristics, FC pin should be set accordingly: When VCO characteristics are like (), FC should be set high or open circuit; When VCO characteristics are like (), FC should be set Low.

VCO CHARACTERISTICS



RECOMMENDED OPERATING CONDITIONS

Parameter	Sumbal		Value			Unit	
Parameter	Symbol	Min Typ Max		Max			
	Vcc		2.7	3.0	5.5	v	
Power Supply Voltage	V _{PH}	MB1504H	V _{cc}		10.0	v	
	V _P , V _{PL}	MB1504 MB1504L	V _{cc}		8.5		
	V _{OOPH}	MB1504H	V _{cc}		10.0		
Open-drain Output	V _{OOP} , V _{OOPL}	MB1504 MB1504L	V _{cc}		8.5	v	
Input Voltage	V _{iN}		GND		V _{cc}	v	
Operating temperature	TA		-40		+85	°C	

ELECTRICAL CHARACTERISTICS

(Vcc=2.7 to 5.5V, TA=-40 to +85°C)

Parameter	Pin Name	Symbol	O		Value		
Parameter			Condition	Min	Тур	Max	Unit
Power Supply Current	Vcc	lcc	*1	-	10	-	mA
Operating Frequency	f _{in}	f _{in}	*2	10	-	520	MHz
Operating Frequency	OSCIN	fosc		-	12	20	MHz
		V _{fin1}	V _{cc} =2.7 ~ 4.0V	-10	-	6	dBm
Input Sensitivity	f _{in}	V _{fin2}	V _{cc} =4.0 ~ 5.5V	-4	-	6	dBm
	OSCIN	V _{IN}		0.5	-	-	V _{P-P}
High-level Input Voltage	Except	ViH		0.7xV _{cc}	-		v
Low-level input Voltage	f _{in} and OSC _{IN}	VIL		-	-	0.3xV _{cc}	v
High-level Input Current	Data,	l _{in}		-	1.0		μΑ
Low-level Input Current	Clock	l _{iL}		-	-1.0	_	μΑ
	OSCIN	l _{iN}		-	±50	-	μA
Input Current	LE, FC	ILE		_	60		μA
High-level Output Voltage	Except . Do and	V _{он}		2.4			v
Low-level Output Voltage	OSC _{OUT}	Vol	V _{cc} =3.0V	-		0.4	v
N-channel Open-drain Cutoff Current	øP	Ioff	$V_{cc} \le V_P \le 8V$	-	-	1.1	μΑ
High-level Output Current	Except Do and	I _{он}		-1.0		-	mA
Low-level Output Current	OSCout	lol		1.0	-	-	mA
		I _{DOHH}	MB1504H V _{cc=3} V V _{P=} 12V, T _A =25°C	-2.2	-4.5	_	mA
High-level Output Current		I _{DOH}	MB1504 V _{cc=3V}	-0.5	-2.0	-	mA
			MB1504L V _P =6V, T _A =25°C	-0.5	-1.1	-2.2	mA
	D ₀		MB1504H V _{cc} =3V V _P =12V, T _A =25°C	2.2	6.0	-	mA
Low-level Output Current			MB1504 Vcc=3V	1.5	6.0	_	mA
		IDOLL	MB1504L V _P =6V, T _A =25°C	4.5	12.0	-	mA
Leakage Current	D _o , øP	D _{oz}	V _{cc} =3V V _P =12V, T _A =25°C	-		1.0	μА


Note:

*1 V_{cc}=3.0V, f_{IN}=520MHz, f_{osc}=12MHz crystal. Inputs are grounded except f_{IN}, and outputs are open.
 *2 Input coupling capacitor 1000pF is connected.


TYPICAL CHARACTERISTICS CURVES CHARGE PUMP CHARACTERISTICS MB1504/MB1504H ♦ MB1504L Vթ VP 3.6kΩ 🗲 10kΩ 12kΩ ≶ 10kΩ -MA Mr. **O** D_o $\mathbf{O} D_{0}$ 24.8kΩ 12kΩ m ~~~ **≩** 20kΩ 10kΩ GND GND LOCK UP TIME MEASUREMENT 1 V/div 10ns/div Low unlock condition ---> Lock (533MHz) High unlock condition ---> Lock (518MHz) MB1504H MB1504L DO PIN OUTPUT CURRENT CURVES (TYPICAL) VOH VS. IOH Vol vs. lol 8.0 2.0 High-level Output Voltage VoH (V) Low-level Output Voltage Vol. (V) MB1504 MB1504H MB1504L MB1504L MB1504H MB1504 7.0 1.0 6.0 0.0 0 -1 -2 -3 0 -4 -5 10 20 High-level Output Current IoH (mA) Low-level Output Current IoL (mA)


Do PIN OUTPUT WAVEFORM AT LOCK CONDITION Output Waveform 1 V/div 100ns/div MB1504 MB1504H - -..... -- -_ - --. _ _ -MB1504L -- --_ -- --. . -. -- -.

3




INPUT SENSITIVITY






TEST CIRCUIT Do Pin Output Current (IoH, IoL) Measurement




MB1504 MB1504H MB1504L

Lock up Time Measurement





Phase Characteristics Measurement



3-62

TYPICAL APPLICATION EXAMPLE






3-64

MB1504 MB1504H MB1504L

PACKAGE DIMENSIONS



MB1504 MB1504H MB1504L DATA SHEET

MB1505 SERIAL INPUT PLL FREQUENCY SYNTHESIZER

LOW POWER SERIAL INPUT PLL SYNTHESIZER WITH 600MHz PRESCALER

PRELIMINARY The Fujitsu MB1505, utilizing BI-CMOS technology, is a single chip serial input PLL synthesizer with pulse-swallow function.

The MB1505 contains a 600MH, two modulus prescaler that can select of either 32/33 or 64/65 divide ratio, control signal generator, 16-bit shift register, 15-bit latch, programmable reference divider (binary 14-bit programmable reference counter), 1-bit switch counter, phase comparator with phase conversion function, charge pump, crystal oscillator, 19-bit shift register, 18-bit latch, programmable divider (binary 7-bit swallow counter and binary 11-bit programmable counter) and analog switch to speed up lock up time.

It operates supply voltage of 5V typ. and achieves very low supply current of 6mA typ, realized through the use of Fujitsu Advanced Process Technology.

- High operating frequency: f_{IN MAX}=600MH_z (V_{IN MIN}=-4dBm)
- Pulse swallow function: 32/33 or 64/65
- Low supply current: lcc=6mA typ.
- Serial input 18-bit programmable divider consisting of: Binary 7-bit swallow counter: 0 to 63 Binary 11-bit programmable counter: 16 to 2047
- Serial input 15-bit programmable reference divider consisting of: • Binary 14-bit programmable reference counter: 8 to 16383 • 1-bit switch counter (SW) sets divide ratio of prescaler
- On-chip analog switch achieves fast lock up time
- 2types of phase detector output On-chip charge pump (Bipolar type) • Output for external charge pump
- Wide operating temperature: -40°C to +85°C
- 16-pin Plastic DIP Package (Suffix : -P) 16-pin Plastic Flat Package (Suffix : - PF)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{cc}	-0.5 to +7.0	V
Fower Supply Voltage	Vp	V _{cc} to 10.0	v
Output Voltage	Vout	-0.5 to V _{cc} +0.5	v
Open-drain Voltage	VOOP	-0.5 to 0.8	V
Output Current	Ι _{ουτ}	±10	mA
Storage Temperature	T _{stg}	-55 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN ASSIGNMENT OSCIN 16 ØR OSCOUT 15 ØP v۵ 14 2 four V_{cc} 13 BISW Top View Do 12 FC GND 11 LE

PLASTIC PACKAGE

DIP-16P-M04

PLASTIC PACKAGE

FPT-16P-M02

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. How-ever, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

LD

fin


FUÏTSU

Copyright@ 1990 by FUJITSU LIMITED

Data 10

9 Clock





3

PIN DESCRIPTION

Pin No.	Pin Name	1/0	Description
1 2	OSC _{IN} OSC _{OUT}	 0	Oscillator input. Oscillator output. A crystal is placed between OSC _{IN} and OSC _{ou⊤} .
3	Vp	-	Power supply input for charge pump and analog switch.
4	V _{cc}	-	Power supply voltage input.
5	Do	0	Charge pump output. The characteristics of charge pump is reversed depending upon FC input.
6	GND	-	Ground.
7	LD	0	Phase comparator output. Normally this pin outputs high level. While the phase difference of f, and $f_{\rm p}$ exists, this pin outputs low level.
8	f _{in}	1	Prescaler input. The connection with an external VCO should be AC connection.
9	Clock	1	Clock input for 19-bit shift register and 16-bit shift register. On rising edge of the clock shifts one bit of data into the shift registers.
10	Data	I	Binary serial data input. The last bit of the data is a control bit which specified destination of shift registers. When this bit is high level and LE is high level, the data stored in shift register is trans- ferred to 15-bit latch. When this bit is low level and LE is high level, the data is trans- ferred to 18-bit latch.
11	LE	1	Load enable input (with internal pull up resistor). When LE is high or open, the data stored in shift register is transferred into latch de- pending upon the control bit. At the time, internal charge pump output to be connected to BISW pin because internal analog switch becomes ON state.
12	FC	1	Phse select input of phase comparator (with internal pull up resistor). When FC is low level, the characteristics of charge pump, phase comparator is reversed. FC input signal is also used to control f_{out} pin (test pin) output level, f, or f_p .
13	BISW	0	Analog switch output. Usually BISW pin is set high-impedance state. When internal analog switch is ON (LE pin is high level), this pin outputs internal charge pump state.
14	four	0	Minitor pin of phase comparator input. f_{out} pin outputs either programmable reference divider output (f _r) or programmable di- vider output (f _p) depending upon FC pin input level. FC=H: It is the same as f _r output level. FC=L: It is the same as f _p output level.
15 16	ØP ØR	000	Outputs for external charge pump. The characteristics are reversed according to FC input. ØP pin is N-channel open drain output.

3

FUNCTIONAL DESCRIPTIONS

SERIAL DATA INPUT

Serial data input is achieved by three inputs, such as Data pin, Clock pin and LE pin. Serial data input controls 15-bit programmable reference divider and 18-bit programmable divider, respectively.

Binary serial data is input to Data pin.


On rising edge of clock shifts one bit of serial data into the internal shift registers and when load enable pin is high level or open. stored data is transferred into latch depending upon the control bit.

Control data "H" data is transferred into 15-bit latch.

Control data "L" data is transferred into 18-bit latch.

PROGRAMMABLE REFERENCE DIVIDER

Programmable reference divider consists of 16-bit shift register, 15-bit latch and 14-bit reference counter. Serial 16-bit data format is shown below.



Divide ratio of programmable reference counter setting bit

14-BIT PROGRAMMABLE REFERENCE COUNTER DIVIDE RATIO

Divide Ratio R	S 14	S 13	S 12	S 11	S 10	S 9	S 8	S 7	S 6	S 5	S 4	S 3	S 2	S 1
. 8	0	0	0	0	0	Ö	0	0	0	0	1	0	0	0
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1
•	•	•	٠	•	•	•	•	٠	٠	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

NOTES: Divide ratio less than 8 is prohibited.

Divide ratio: 8 to 16383

SW: This bit selects divide ratio of prescaler.


SW=L :64/65 S1 to S14: These bits select divide ratio of programmable reference divider.

C: Control bit (sets as high level).

Data is input from MSB side.

PROGRAMMABLE DIVIDER

Programmable divider consists of 19-bit shift register, 18-bit latch, 7-bit swallow counter and 11-bit programmable counter. Serial 19-bit data format is shown following page.



7-BIT SWALLOW COUNTER DIVIDE RATIO

Divide Ratio A	S 7	S 6	S 5	S 4	S 3	S 2	S 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
63	0	1	1	1	1	1	1

NOTE: Divide ratio: 0 to 63 S7 should be set to zero

11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO

Divide Ratio N	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10	S 9	S 8
16	0	0	0	0	0	0	1	0	0	0	1
17	0	0	0	0	0	0	1	0	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

NOTES: Divide ratio less than 16 is prohibited. Divide ratio: 16 to 2047 S1 to S7: Swallow counter divide ratio setting bit. (0 to 63) S8 to S18: Programmable counter divide ratio setting bit. (16 to 2047) C: Control bit (sets as low level). Data is input from MSB side.

PULSE SWALLOW FUNCTION

fvco= [(PxN)+A] xfosc+R

fvco: Output frequency of external voltage controlled oscillator (VCO)


N: Preset divide ratio of binary 11-bit programmable counter (16 to 2047)

A: Preset divide ratio of binary 7-bit swallow counter (0≤A≤63, A<N)

fosc: Output frequency of the external reference frequency oscillator

R: Preset divide ratio of binary 14-bit programmable reference counter (8 to16383)

P: Preset modulus of external dual modulus prescaler (32 or 64)




NOTES: Parenthesis data is used for setting divide ratio of programmable reference divider. On rising edge of clock shifts one bit of data in the shift register.

PHASE CHARACTERISTICS

FC pin is provided to change phase characteristics of phase comparator. Characteristics of internal charge pump output level (D_o), phase comparator output level (eR, eP) are reversed depending upon FC pin input level. Also, monitor pin (f_{out}) output level of phase comparator is controlled by FC pin input level. The relation between outputs (D_o , eR, eP) and FC input level are shown below.


	F	C=H	or op	en	FC=L				
	Do	øR	ø₽	f _{out}	Do	øR	øР	f _{out}	
f,>fp	н	L	L	(f,)	L	н	z	(f _p)	
fr <fp< td=""><td>L</td><td>н</td><td>Z</td><td>(f,)</td><td>н</td><td>L</td><td>L</td><td>(f_p)</td></fp<>	L	н	Z	(f,)	н	L	L	(f _p)	
f _r =f _p	z	L	Z	(f,)	Z	L	Z.	(f _p)	





Note: Z=(High impedance)

Depending upon VCO characteristics, FC pin should be set accordingly: When VCO characteristics are like 0, FC should be set High or open circuit; When VCO characteristics are like 0, FC should be set Low.



NOTES: Phase difference detection range: -2π to $+2\pi$


Spike appearance depends on charge pump characteristics. Also, the spike is output in order to diminish dead band. When f,>fp or f,-fp, spike might not appear depending upon charge pump characteristics.

ANALOG SWITCH

ON/OFF of analog switch is controlled by LE input signal. When the analog switch is ON, internal charge pump output (D_o) to be connected to BISW pin. When the analog switch is OFF, BISW pin is set to high-impedance state.

LE=H (Changing the divide ratio of internal prescaler) : Analog switch=ON LE=L (Normal operating mode) : Analog switch=OFF

LPF time constant is decreased in order to insert a analog switch between LPF1 and LPF2 when channel of PLL is changing. Thus, lock up time is decreased, that is, fast lock up time is achieved.



RECOMMENDED OPERATING CONDITIONS


Demonster	Quertal		Unit		
Parameter	Symbol	Min	Тур	Max	Unit
Den en la Mala	V _{cc}	4.5	5.0	5.5	v
Power Supply Voltage	٧p	V _{cc}	Vp	8.0	v
Input Voltage	V,	GND		V _{cc}	v
Operating Temperature	T₄	-40		85	°C


ELECTRICAL CHARACTERISTICS


Devenueleu		0 miles	O		Value		
Parameter		Symbol	Condition	Min	Тур	Max	Unit
Power Supply Current		lcc	Note 1		6.0		mA
	f _{in}	f _{in}	Note 2	10		600	MHz
Operating Frequency	OSC _{IN}	f _{osc}			12	20	MHz
Input Sensitivity	f _{in}	Vf _{in}		-4		6	dBm
Input Sensitivity	OSC _{IN}	V _{osc}		0.5			V _{PP}
High-level Input Voltage	Except fin	V _{IH}		V _{cc} x0.7			v
Low-level Input Voltage	and OSC _{IN}	V _{IL}				V _{cc} x0.3	v
High-level Input Current	Data	l _{iH}			1.0		μΑ
Low-level Input Current	Clock	հւ			-1.0		μА
	OSCIN	l _{osc}			±50		μΑ
Input Current	LE, FC	ILE			-60		μΑ
High-level Output Current	Except D _o	V _{oH}	V _{cc} =5V	4.4			v
Low-level Output Current	and OSC out	Vol				0.4	v
N-channel Open Drain Cutoff Current	D _o , ØP	IOFF	V _P =V _{cc} to 8V V _{OOP} =GND to 8V			1.1	μΑ
Output Current	Except Do	l _{он}		-1.0			mA
Culput Current	and OSC _{out}	l _{o⊾}		1.0			mA
Analog Switch On Resisto	r	Ron	-		25		Ω

NOTE 1: f_{in} =600MHz, OSC_{IN}=12MHz, V_{cc}=5V. Inputs are grounded and outputs are open. **NOTE 2**: AC coupling. Minimum operating frequency is measured when a capacitor 1000pF is connected.


3







3-77



3

3-78

FUĴÎTSU

DATA SHEET 💳

MB1507 SERIAL INPUT PLL FREQUENCY SYNTHESIZER

SERIAL INPUT PLL FREQUENCY SYNTHESIZER WITH 2.0GHz PRESCALER

The Fujitsu MB1507 is a single chip serial input PLL frequency synthesizer designed for BS tuner and cellular telephone applications.

It contains a 2.0 GHz dual modulus prescaler which enables pulse swallow function, and an analog switch to speed up lock up time.

It operates supply voltage of 5.0V typ. and dissipates 18mA typ. of current realized through the use of Fujitsu's unique U-ESBIC Bi-CMOS technology.

- High operating frequency: f_{IN MAX}=2.0GH_z (V_{IN MIN}=-4dBm)
- Pulse swallow function: 128/129 or 256/257
- Low supply current: Icc=18mA typ.
- Serial input 19-bit programmable divider consisting of:
- Binary 8-bit swallow counter: 0 to 255
 Binary 11-bit programmable counter: 16 to 2047
- Binary Theore programmable counter. To to 2047
- Serial input 15-bit programmable reference divider consisting of:
 Binary 14-bit programmable reference counter: 8 to 16383
 1-bit switch counter (SW) sets divide ration of prescaler
- On-chip analog switch achieves fast lock up time
- Two types of phase detector output
 - On-chip charge pump (Bipolar type)
 - Output for external charge pump
- Wide operating temperature: -40°C to +85°C


ABSOLUTE MAXIMUM RATINGS (see NOTE)

• 16-pin Plastic Flat Package (Suffix: -PF)

Rating	Symbol	Value	Unit
Bower Supply Veltage	V _{cc}	-0.5 to +7.0	v
Power Supply Voltage	Vp	V _{cc} to 10.0	v
Output Voltage	Vout	-0.5 to V _{cc} +0.5	v
Open-drain Voltage	V _{OOP}	-0.5 to 8.0	v
Output Current	Іоит	+10	mA
Storage Temperature	Т _{это}	-55 to +125	°C


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



PLASTIC PACKAGE

FPT-16P-M06



PIN DESCRIPTION Pin No. Pin Name ٧O Description OSC. L Oscillator input. 1 2 OSCOUT 0 Oscillator output. A crystal is placed between OSC_{IN} and OSC_{OIT}. 3 VP Power supply input for charge pump and analog switch. _ 4 Power supply voltage input. Vcc _ Charge pump output. ο 5 Do The characteristics of charge pump are reversed depending upon FC input. 6 GND _ Ground. Phase comparator output. ο 7 LD Normally the output level is high level. While the phase difference of f, and fp exists, the output becomes low level. Prescaler input. 8 1 f_{IN} The connection with VCO should be AC connection. Clock input for 20-bit shift register and 16-bit shift register. 9 Clock ı Each rising edge of the clock shifts one bit of data into shift registers Binary serial data input. The last bit of the data is a control bit which specified destination of shift registers. When this bit is I 10 Data high level and LE is high level, the data stored in shift register is transferred to 15-bit latch. When this bit is low level and LE is high level, the data is transferred to 19-bit latch. Load enable input (with pull up resistor). 11 LE I. When LE is high or open, the data stored in shift register is transferred into latch depending upon the control bit. At the time, internal charge pump output to be connected to BISW pin because internal analog switch becomes ON state. Phase select input of phase comparator (with pull up resistor). 12 FC ı When FC is low level, the characteristics of charge pump, phase comparator are reversed. FC pin input signal controls fout pin (test pin) output level, fr or fp. Analog switch output. Usually BISW pin is set at high-impedance state. When internal analog switch in ON (LE pin is set 13 BISW ο at high level), this pin outputs internal charge pump output. Monitor pin of phase comparator input. fout pin outputs programmable reference divider output (fr) or programmable divider output (fp) de-14 ο pending upon FC pin input level. four FC=H: It is the same as fr output level. FC=L: It is the same as fo output level. 15 øP ο Outputs for external charge pump. õ øR 16 The characteristics are reversed according to FC input. øP pin is N-channel open drain output.

FUNCTIONAL DESCRIPTIONS

SERIAL DATA INPUT

Serial data input is achieved by three inputs, such as Data pin, Clock pin and LE pin. Serial data input controls 15-bit programmable reference divider and 19-bit programmable divider, respectively.

Binary serial data is input to Data pin.

Each rising edge of the clock shifts one bit of serial data into the internal shift registers and when load enable pin is high level or

open, stored data is transferred into latch depending upon the control bit.

Control data "H" data is transferred into 15-bit latch.

Control data "L" data is transferred into 19-bit latch.

THE DIVIDE RATIO SETTING

fvco=[(MxN)+A]xfosc+R

fvco: Output frequency of external voltage controlled oscillator (VCO)

- M: Preset modulus of external dual modulus prescaler (128 or 256)
- N: Preset divide ratio of binary 11-bit programmable counter (16 to 2047)
- A: Preset divide ratio of binary 8-bit swallow counter (0≤A≤255, A<N)
- fosc: Output frequency of the external reference frequency oscillator
- R: Preset divide ratio of binary 14-bit programmable reference counter (8 to 16383)

PROGRAMMABLE REFERENCE DIVIDER

Programmable reference divider consists of 16-bit shift register, 15-bit latch and 14-bit reference counter. Serial 16-bit data format is shown below.

		F		ontrol SB	bit			Divide ratio of prescaler setting bitMSB								
	С	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8	S 9	S 10	S 11	S 12	S 13	S 14	s w
											L					

Divide ratio of programmable reference counter setting bit .

14-BIT PROGRAMMABLE REFERENCE COUNTER DIVIDE RATIO


Divide Ratio R	S 14	S 13	S 12	S 11	S 10	S 9	S 8	S 7	S 6	S 5	S 4	S 3	S 2	S 1
8	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1
٠	•	٠	٠	٠	•	•	•	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

NOTES: Divide ratio less than 8 is prohibited.

Divide ratio less than 8 is prohibited. Divide ratio: 8 to 16383 SW: This bit selects divide ratio of prescaler. SW=L: 128/129 SW=L: 1256/257 S1 to S14: These bits select divide ratio of programmable reference divider. C: Control bit (sets as high level). Data is input from MSB side.

PROGRAMMABLE DIVIDER

Programmable divider consists of 20-bit shift register, 19-bit latch, 8-bit swallow counter and 11-bit programmable counter. Serial 20-bit data format is shown below.



8-BIT SWALLOW COUNTER DIVIDE RATIO


Divide Ratio A	S 8	S 7	S 6	S 5	S 4	S 3	S 2	S 1
0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•	•
255	1	1	1	1	1	1	1	1

NOTE: Divide ratio: 0 to 255

11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO

Divide Ratio N	S 19	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10	S 9
16	0	0	0	0	0	0	1	0	0	0	0
17	0	0	0	0	0	0	1	0	0	0	1
•	•	•	•	٠	•	•	•	٠	•	•	٠
2047	1	1	1	1	1	1	1	1	1	1	1

NOTES: Divide ratio less than 16 is prohibited. Divide ratio: 16 to 2047 S1 to S8: Swallow counter divide ratio setting bit. (0 to 255) S9 to S19: Programmable counter divide ratio setting bit. (16 to 2047) C: Control bit (sets to low level). Data is input from MSB side.



NOTES: The data noted in parenthesis is used for setting divide ratio of programmable reference divider. On rising edge of clock, one bit of data shifts into the shift register.

PHASE CHARACTERISTICS


FC pin is provided to change phase polarity of phase comparator. Characteristics of internal charge pump output level (D_o), phase comparator output level (@R, @P) are reversed depending upon FC pin input level. Also, monitor pin (f_{out}) output level of phase comparator is controlled by FC pin input level.

		FC=H	or op	∋n	FC=L			
	Do	øR	øP	f _{out}	Do	øR	øP	f _{out}
f _r >f _p	н	L	L	(f,)	L	н	z	(f _p)
fr=fp	z	L	z	(f,)	z	L	z	(f _p)
fr <fp< td=""><td>L</td><td>н</td><td>z</td><td>(fr)</td><td>н</td><td>L</td><td>L</td><td>(f_P)</td></fp<>	L	н	z	(fr)	н	L	L	(f _P)

Note: Z=(High impedance)


Depending upon VCO polarity, FC pin should be set accordingly: When VCO polarity are like \bigodot , FC should be set High or open circuit; When VCO polarity are like \bigodot , FC should be set Low.





PHASE DETECTOR OUTPUT WAVEFORM (FC=High)

-




NOTES: Phase difference detection range: -2π to +2π Spike appearance depends on charge pump characteristics. Also, the spike is output in order to diminish dead band. When t₂-t₃ or t₂-t₃, spike might not appear depending upon charge pump characteristics.

ANALOG SWITCH

ON/OFF of analog switch is controlled by LE input signal. When the analog switch is ON, internal charge pump output (D_o) is connected to BISW pin. When the analog switch is OFF, BI-SW pin is set to high-impedance state.

LE	Analog Switch
H(Changing the divide ratio of internal prescaler)	ON
L(Normal operating mode)	OFF

When an analog switch is inserted between LP1 and LP2, faster lock up time is achieved to reduce LPF time constant during PLL channel switching.



RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Parameter	Зутьо	Min	Тур	Max	Onit
Power Supply Voltage	V _{cc}	4.5	5.0	5.5	v
Power Supply Voltage	Vp	Vcc	_	8.0	v
Input Voltage	V,	GND	-	Vcc	v
Operating Temperature	TA	-40	-	85	°C


HANDLING PRECAUTIONS

- This device should be transported and stored in anti-static containers.
- This is a static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover workbenches with grounded conductive mats.
- Always turn the power supply off before inserting or removing the device from its socket.
- · Protect leads with a conductive sheet when handling or transporting PC boards with devices.


ELECTRICAL CHARACTERISTICS


Parameter		Symbol	Condition		Value				
r ai ainitititi		Symbol Condition		Min	Тур	Max	Unit		
Power Supply Current		Icc	Note 1	-	18.0	25.0	mA		
	f _{in}	f _{in}	Note 2	10	-	2000	MHz		
Operating Frequency	OSCIN	fosc		_	12	20	MHz		
Input Sensitivity	f _{in}	V _{fin}	50Ω	-4		6	dBm		
input Sensitivity	OSCIN	Vosc	-	0.5	_		V _{PP}		
High-level Input Voltage	Except fin	ViH		V _{cc} x0.7	-	-	v		
Low-level Input Voltage	and OSC _{IN}	Vil	_	-	_	V _{cc} x0.3	v		
High-level Input Current	Data	I _{IH}	_	-	1.0		μA		
Low-level Input Current	Clock	I _{IL}			-1.0	_	μА		
	OSCIN	losc	_	_	+50	-	μА		
Input Current	LE, FC	l _{LE}	_	_	-60	-	μА		
High-level Output Current	Except Do	V _{oh}		4.4	_		v		
Low-level Output Current	and OSC _{out}	Vol	V _{cc} =5V			0.4	v		
High Impedance Cutoff Current	D _o , øP	IOFF	V _P =V _{CC} to 8V V _{OOP} =GND to 8V	_		1.1	μА		
Output Current	Except Do	I _{он}	_	-1.0	_	_	mA		
Colput Collent	and OSC _{OUT}	loL	_	1.0		-	mA		
Analog Switch On Resistance		Ron			25		Ω		

NOTE 1: f_{in} =2.0GHz, f_{OSC} =12MHz X'tal V_{CC}=5V. Inputs are grounded and outputs are open. **NOTE 2**: AC coupling. Minimum operating frequency is measured with a capacitor 1000_PF.



TYPICAL APPLICATION EXAMPLE





April 1991 Edition 2.0

DATA SHEET 💳

MB1508 SERIAL INPUT PLL FREQUENCY SYNTHESIZER

SERIAL INPUT PLL FREQUENCY SYNTHESIZER ON CHIP 2.5GHz PRESCALER

The Fujitsu MB1508 on chip 2.5 GHz dual modulus prescaler is a serial input PLL (Phase Locked Loop) frequency synthesizer with pulse swallow function. It is well suited for BS tuner, CATV system, and TV tuner applications.

It operates supply voltage of 5.0V typ. and dissipates 16mA typ. of current realized through the use of Fujitsu's unique U-ESBIC Bi-CMOS technology.

- Power supply voltage: Vcc = 4.5 to 5.5V
- High operating frequency: fin = 2.5GHz (Vin = -4dBm)
- 2.5GHz dual modulus prescaler: P = 256/272, 512/528
- Low power supply current: Icc = 16mA typ.
- Programmable reference divider consisting of: Binary 2-bit programmable reference counter (R = 256, 512, 1024, 2048)
- Programmable divider consisting of: Binary 5-bit swallow counter (A = 0 to 31) Binary 12-bit programmable counter (N = 32 to 4095)
- Wide operating temperature: T_A = -40 to +85°C
- Plastic 20-pin flat package (Suffix: –PF)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	–0.5 to 7.0	v
Output Voltage	Vo	0.5 to Vcc +0.5	v
Output Current	lo	±10	mA
Storage Temperature	Tstg	-55 to +125	°C


ABSOLUTE MAXIMUM RATINGS (see NOTE)


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of a ny voltage higher than maximum rated voltages to this high impedance circuit.

Copyright © 1991 by I	UJITSU LIMITED
-----------------------	----------------



FUĬĬTSU





3-92

PIN DESCRIPTIONS

-

Pin No.	Pin Name	1/0	Descriptions				
1	FC	I	Phase select input pin of the phase detector. This pin involves an internal pull up resistor. When this pin is low, characteristics of the charge pump and phase detector can be reversed. This input also selects f _{OUT} pin output level, either fr or fp. See Functional Description section, Phase Detector Characteristics.				
2	LE	-	Load enable input pin. This pin involves a schmitt trigger circuit. When this pin is high, the data stored in the shift register is transferred into the latch.				
3	Data	1	Serial data of binary code input pin. This pin involves a schmitt trigger circuit.				
4	Clock	Ι	Clock input pin of the 24–bit shift register. This pin involves a schmitt trigger circuit. Each rising edge of the clock shifts one bit of data into the shift register.				
5	Vcc1	-	PLL power supply voltage input pin.				
6 7	OSCIN OSCOUT	-0	Oscillator input pin. Oscillator output pin. A crystal is connected between OSC₀n pin and OSC₀u⊤ pin.				
8	GND1	-	PLL ground pin.				
9 10	Do1 Do2	00	Charge pump output pins. Phase characteristics can be reversed depending upon FC pin input level.				
11 12 13 14	BC4 BC3 BC2 BC1	000	Band switching output pins. (Open-collector output) Output is controlled by a band bit data, individually. BCX-bit=H : BCX output transistor is ON. BCX-bit=L : BCX output transistor is OFF. (X=1 to 4)				
15	fin	I	Complementary input pin of fn. Please connect to GND through a capacitor.				
16	GND2	-	Prescaler ground pin.				
17	fin	-	Prescaler input pin, This signal is AC coupled.				
18	Vcc2	-	Prescaler power supply voltage input pin.				
19	fouт	0	Monitor pin of the phase detector input. four pin outputs either of the programmable reference divider output frequency fr or programmable divider output frequency fp depending upon the FC pin input level. FC pin fout output signal H fr L fp				
20	LD	0	Phase detector output pin. Normally this pin outputs high. While the phase difference between fr and fp exists, this pin outputs low.				

FUNCTIONAL DESCRIPTIONS DIVIDE RATIO SETTING

Divide ratio can be set using the following equation:

 $f_{vco} = \{(P \times N) + (16 \times A)\} \times f_{osc} + R$

fvco: Output frequency of an external voltage controlled oscillator (VCO)

- P: Preset divide ratio of an internal dual modulus prescaler (256 or 512)
- N: Preset divide ratio of binary 12-bit programmable counter (32 to 4095)
- A: Preset divide ratio of binary 5-bit swallow counter (0 to 31)

fosc: Reference oscillator frequency


R: Preset divide ratio of reference counter (256,512,1024,2048)

SERIAL DATA I NPUT

Each rising edge of the clock shifts one bit of data into the shift register.

When the load enable is high, the data stored in the shift register is transferred to the latch.

The data format of 24 bits is shown below.



5-bit swallow counter divide ratio (A1 to A5)

Divide ratio A	A 5	A 4	А З	A 2	A 1
0	0	0	0	0	0
1	0	0	0	0	1
2	0	0	0	1	0
:		•••	:	:	:
31	1	1	1	1	1

12-bit programmable counter divide ratio (N1 to N12)

Divide ratio	N 12	N 11	N 10	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
32	0	0	0	0	0	0	1	0	0	0	0	0
33	0	0	0	0	0	0	1	0	0	0	0	1
34	0	0	0	0	0	0	1	0	0	0	1	0
:	:	:	:	:	:	:	:	:	:	:	:	:
4095	1	1	1	1	1	1	1	1	1	1	1	1

3

FUNCTIONAL DESCRIPTIONS

Reference counter divide ratio (R1 to R2)

Divide ratio	R	R
R	2	1
256	0	0
512	0	1
1024	1	0
2048	1	1


Prescaler divide ratio (SW)

When divide ratio of prescaler setting bit is high, divide ratio of 256/272 is selected. When divide ratio of prescaler setting bit is low, divide ratio of 512/528 is selected.

Band Switch Setting (BC1 to BC4)

When band switch setting bit is high, output is ON. When band switch setting bit is low, output is OFF.

SERIAL DATA INPUT TIMING



Note: Each rising edge of the clock shifts one bit of data into the shift register.

When LE is high, the data stored in the shift register is transferred into the latch.

PHASE DETECTOR CHARACTERISTICS

FC pin selects the phase of the phase detector. Phase characteristics (charge pump output) can be reversed depending upon the FC pin. input level. Monitor pin (fout) output level is selected by the FC pin input level as well.


		FC = H (or open)		FC = L			
	Do1 , Do2	fout	D01 , D02	fout			
fr > fp	н	Outputs programmable	L	Outputs programmable			
fr = fp	Z	reference divider output	Z	divider output			
fr < fp	L	frequency fr.	н	frequency fp.			


3

Note: Z: High-impedance

Depending upon the VCO polarity, FC pin should be set accordingly.


When VCO polarity is like 1, FC should be set high or open. When VCO polarity is like 2, FC should be set low.





Note: Phase difference detection range : -2π to $+2\pi$

Spike shape depends on the charge pump characteristics. The spike is output to diminish the dead band.



RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit
		Min	Тур	Max	
Power Supply Voltage	Vcc	4.5	5.0	5.5	v
Input Voltage	Vi	GND	-	Vcc	v
Operating Temperature	T₄	-40		+85	°C

HANDLING PRECAUTIONS


- This device should be transported and stored in anti-static containers.
- This is a static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover workbenches with grounded conductive mats.
- Always turn the power supply off before inserting or removing the device from its socket.
- Protect leads with a conductive sheet when handling or transporting PC boards with devices.

ELECTRICAL CHARACTERISTICS


December 1		0b.i	Condition	Value			Unit
Parameter		Symbol	Condition	Min	Тур	Max	Unit
Power Supply Current		lcc	Note1	-	16.0	-	mA
	fin	fin	Note2	10	-	2500	
Operating Frequency	OSCIN	fosc	-	-	Typ 16.0 - 4 - - - - - - -	10	MHz
			2300 to 2500MHz	-4		6	
Input Sensitivity	fin	Vfin	1900 to 2300MHz	7	-	6	dBm
input Sensitivity			10 to 1900MHz	-10	-	6	
	OSCIN	Vosc	-	0.5	-	-	Vpp
High-level Input Voltage	Except fin	Vін	-	Vccx0.7+0.4	-	-	
Low-level Input Voltage	and OSC _{IN}	VıL	-	-	-	Vccx0.3-0.4	v
High-level Input Current	Data,	Цн	-	-	1:0	-	
Low-level Input Current	Clock, LE	h.	-	-	-1.0	-	
Low-level input Current	FC	lilfo	-	-	60	-	μA
Input Current	OSCIN	liosc	-	-	±50	-	
High-level Output Voltage	F 10	Vон	V _{cc} = 5.0V	4.4	-	-	
Low-level Output Voltage	Except Do	Vol	-	-	-	0.4	v
High-impedance Cutoff Current	Do1,Do2 BC1 to BC4	IOFF	-	-	-	1.1	μА
High-level Output Current		Іон	-	-1.0	-	-	
Low-level Output Current	Except Do	lo∟	-	1.0	-	-	mA
Withstand Output Voltage	BC1 to BC4	Vв	-	-	-	12	v

 $\label{eq:Note1: fm=2.5GHz, OSC_N=4.0MHz, V_{cc}=5.0V. Input pins are grounded and output pins are open. \\ \textbf{Note2: AC coupling. Minimum operating frequency is measured with a capacitor 1000pF. }$

MB1508 APPLICATION CIRCUIT



PACKAGE DIMENSIONS



April 1991 Edition 2.0

DATA SHEET

MB1509 DUAL SERIAL INPUT PLL FREQUENCY SYNTHESIZER

DUAL SERIAL INPUT PLL FREQUENCY SYNTHESIZER WITH 400MHz PRESCALER

The Fujitsu MB1509 is a 400 MHz dual serial input PLL (Phase Locked Loop) frequencysizer synthesizer designed for cordless telephone application.

The MB1509 has two PLL circuits on a single chip: one for transmit and the other for reception. Separate power supply pins are provided for the transmit and reception PLL circuits. Transmit PLL contains a low sensitivity charge pump for ease of modulation and reception PLL contains a high sensitivity charge pump for faster lock up time.

The MB1509 incorporates two 400 MHz dual modulus prescalers to enable implemention of a pulse swallow function.

It operates supply voltage of 3.0V typ. and dissipates 8mA typ. of current realized through the use of Fujitsu's unique U-ESBIC Bi-CMOS technology.


- High operating frequency: fin = 400MHz
- Low power supply voltage: V_{cc} = 2.7 to 5.5V
- Low power supply current: Icc = 8mA typ, @3V.
- Wide operating temperature: T_A = -40 to 85°C
- ٠ Two charge pumps Low sensitivity charge pump for transmit High sensitivity charge pump for reception
- Plastic 20-pin dual in line package (Suffix: -P) Plastic 20-pin flat package (Suffix: -PF)


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Dawar Suzahu Valtana	Vcc	-0.5 to 7.0	v
Power Supply Voltage	٧Þ	V _{cc} to 10.0	v
Output Voltage	Vout	-0.5 to V _{cc} +0.5	v
Output Current	Іоит	±10	mA
Storage Temperature	Тѕтс	-55 to +125	°C

NOTE: are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Permanent device damage may occur if the above Absolute Maximum Ratings






This device contains circultry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

TSU

Copyright @1991 by FUJITSU LIMITED



3

3-102

3

BLOCK DESCRIPTIONS

TRANSMIT/RECEPTION BLOCK

- 20-bit latch
- Programmable divider consisting of: Binary 7-bit swallow counter (Divide ratio: 0 to 127) Binary 11-bit programmable counter (Divide ratio: 16 to 2047)
- · Phase detector with phase polarity change function
- 400MHz dual modulus prescaler (Divide ratio: 32/33, 64/65)
- Charge pump

COMMON BLOCK

- 23-bit shift register
- Programmable divider consisting of: Reference counter (Divide ratio: 512, 1024) (Divide frequency = 25kHz, 12.5kHz (Crystal oscillator frequency = 12.8MHz)
- Crystal oscillator
- · fp monitor output selector
- · Latch selector
- Schmitt circuits
- · Analog switches

PIN DESCRIPTIONS

Pin No.	Pin Name	I/O	Descriptions					
1	GND	_	Ground.					
23	OSCIN OSCOUT	0	Oscillator input pin. Oscillator output pin. A crystal is connected between OSCı⊪ pin and OSC₀ur pin.					
4	fin₁	1	Prescaler input pin of transmit section. The connection with VCO should be AC connection.					
5	Vcc1	-	Power supply voltage input pin of transmit section. When power is OFF, latched data of transmit section is cancelled.					
6	fr	0	Monitor pin for programmable reference divider output.					
7	LD1	0	Lock detect signal output pin of transmit section. Condition LD pin output level Lock H Unlock L					
8	V _{P1}	-	Power supply voltage input for charge pump and analog switch of transmit section.					
9	Do1	0	Charge pump output pin of transmit section. Phase characteristics of the phase detector can be reversed depending upon FC-bit setting.					
10	BS1	0	Analog switch output pin of transmit section. Usually this pin is high-impedance state. During SW is ON (LE = high), charge pump output is con- nected to this pin.					
11	BS2	0	Analog switch output pin of reception section. Usually this pin is high-impedance state. During SW is ON (LE = high), charge pump output is con- nected to this pin.					
12	Do2	0	Charge pump output pin of reception section. Phase characteristics of the phase detector can be reversed depending upon FC-bit setting.					
13	V _{P2}	-	Power supply voltage input for charge pump and analog switch of reception section.					
14	LD2	0	Lock detect signal output pin of reception section. Condition LD pin output level Lock H Unlock L					
15	fp	0	Monitor pin for programmable divider output. This pin outputs divided frequency of transmit section or reception section depending upon FP bit setting. FP bit Output H Transmit section (fp1) L Reception section (fp2)					

PIN DESCRIPTIONS (Continued)

Pin No.	Pin Name	VO		Descriptions					
16	Vcc2	-	and crystal oscillator.	Power supply voltage input pin for reception section, programmable reference divider, shift register, and crystal oscillator. When power is OFF, latched data of reception section and reference counter is cancelled.					
17	fin2	ļ		Prescaler input pin of reception section. The connection with VCO should be AC connection.					
18	LE	I	When this pin is high, th control data.	At this moment, charge pump output signal is output from BS pin since internal analog swith be-					
19	Data	I	The stored data in the s	Serial data input pin of 23-bit shift register. This pin involves a schmitt trigger circuit. The stored data in the shift register is transferred to either transmit section or reception section de- pending upon a control data.					
			Control bit data	The destination of data]				
			н	Latch of transmit section	1				
			L Latch of reception section						
20	Clock			t shift register. This pin involves clock shifts one bit of data into					

FUNCTIONAL DESCRIPTIONS

The divide ratio can be calculated using the following equation:

 $f_{vco} \approx \{(M \times N) + A\} \times f_{osc} + R (A < N)$

- fvco: Output frequency of external voltage controlled oscillator (VCO)
- M: Preset divide ratio of dual modulus prescaler (32 or 64)
- N: Preset divide ratio of binary 11-bit programmable counter (16 to 2047)
- A: Preset divide ratio of binary 7-bit swallow counter ($0 \le A \le 127$)
- fosc: Reference oscillator frequency
- R: Preset divide ratio of reference counter (512 or 1024)

FUNCTIONAL DESCRIPTIONS

SERIAL DATA INPUT

Serial data is input using three pins: Data pin, Clock pin, and LE pin. Programmable divider of transmit section and programmable divider of reception section are controlled individually. Serial data of binary data is input into Data pin.

Each rising edge of the clock shifts one bit of serial data into the shift register. When load enable signal is high, the data stored in thegister is shift register is transferred to either the latch of the transmit section or the latch of the reception section, depending upon the control bit data setting.

Control data	Destination of serial data
н	Latch of transmit section
L	Latch of reception section

SHIFT REGISTER CONFIGURATION

Control bit LSB Data Flow ----> MSB 2 3 5 6 7 8 9 10 12 13 14 15 16 17 18 19 20 21 22 23 1 4 11 С R F Ρ F Α Α A A Α Α Α Ν Ν Ν Ν Ν Ν Ν Ν Ν Ν Ν Ν Е Р R С 2 3 5 6 7 2 з 5 6 7 8 9 10 1 4 1 4 11 F Е Т

N1 to N11 : Divide ratio of the programmable counter setting bit (16 to 2047)

A1 to A7 : Divide ratio of the swallow counter setting bit (0 to 127)


FC : Phase control bit of the phase detector

PRE : Divide ratio of the prescaler setting bit (32/33 or 64/65)

FP : Output of the programmable divider control bit (fp1 or fp2)

- REF : Divide ratio of the reference counter setting bit (512 to 1024)
- CNT : Control bit

SERIAL DATA INPUT TIMING



Each rising edge of the clock shifts one bit of data into the shift register.

BINARY 11-BIT PROGRAMMABLE COUNTER DATA SETTING

Divide Ratio (N)	N 11	N 10	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
16	0	0	0	0	0	0	1	0	0	0	0
17	0	0	0	0	0	0	1	0	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio less than 16 is prohibited. Divide ratio (N) range = 16 to 2047

- --

BINARY 7-BIT SWALLOW COUNTER DATA SETTING

Divide Ratio (A)	A 7	A 6	A 5	A 4	А З	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1


Note: Divide ratio (A) range = 0 to 127

- PRE : DIVIDE RATIO (P) OF THE PRESCALER SETTING BIT H = 32/33 L = 64/65
- REF : DIVIDE RATIO (R) OF THE REFERENCE COUNTER SETTING BIT H = 512 (fr = 25.0 kHz) L = 1024 (fr = 12.5 kHz)
- FP : OUTPUT OF THE PROGRAMMABLE DIVIDER SETTING BIT H = fp pin (15 pin) outputs programmable divider output frequency (fp1) of transmit section. L = fp pin (15 pin) outputs programmable divider output frequency (fp2) of reception section.
- FC : PHASE CONTROL BIT OF THE PHASE DETECTOR Output of charge pump is selected by FC pin.


	FC = H	FC = L
fr > fp	н	L
fr = fp	Z	Z
fr < fp	L	н
VCO Polarity	1	2

Note: Z = High-impedance

Depending upon the VCO polarity, FC bit should be set.



PHASE DETECTOR OUTPUT WAVEFORM



second rings his -

Note: • Phase difference detection range = -2π to $+2\pi$

- LD output becomes low when phase difference is tw or more.
 LD output becomes high when phase difference less than tw is reperated 3 times or more.
 (e. g. tw = 625 to 1250 ns, foscin = 12.8 MHz)
- Spike apperance depends on the charge pump characteristics. The spike is output to diminish the dead band.
- When fr > fp or fr < fp, spike might not generate depending upon the VCO characteristics.


ANALOG SWITCH

ON/OFF of the analog switch is controlled by the combination of the control data and LE signal. When the analog switch is ON, BS1, BS2 pin output the charge pump output (D_{01} , D_{02}). When analog switch is OFF, BS pin is set to high impedance.

	Control data = H Divide ratio of transmit section is set		Control data = L Divide ratio of rece	ption section is set		
	LE = H	LE = L	LE = H LE = L			
Analog switch of transmit section	ON	OFF	OFF	OFF		
Analog switch of reception section	OFF	OFF	ON	OFF		

3

When an analog switch is inserted between LP1 and LP2, faster lock up time is achieved to reduce LPF time constant during PLL channel switching.



RECOMMENDED OPERATING CONDITIONS

Parameter	0		Value		Unit	Note
Parameter	Symbol	Min	Тур	Max	onn	Hote
	Vcc	2.7	3.0	5.5	v	V _{CC1} = V _{CC2}
Power Supply Voltage	Vp	Vcc	-	8.0	v v	
Input Voltage	Vin	GND	-	Vcc	v	
Operating Temperature	T₄	-40	-	+85	°C	

HANDLING PRECAUTIONS


- This device should be transported and stored in anti-static containers.
- This is a static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover workbenches with grounded conductive mats.
- Always turn the power supply off before inserting or removing the device from its socket.
- Protect leads with a conductive sheet when handling or transporting PC boards with devices.

ELECTRICAL CHARACTERISTICS


Parameter		Symbol	Condition		Value		Unit
Fatanielei		Symbol	Condition	Min	Тур	Max	dint
Power Supply Currents		lccı	Reception section is active.	-	4.0	-	
Power Supply Current*		lcc2	Transmit/reception section are active.	-	8.0	12.0	mA
	6	fin 1	P = 64/65	10	-	400	
Operating Frequency**	fin	fin2	P = 32/33	10	-	200	MHz
	OSCIN	fosc		-	12.8	20	
	<i>c</i> .		$V_{cc} = 2.7$ to 4.0V, 50 Ω	-10	-	0	5
Input Sensitivity	fin	Vfin	$V_{cc} = 4.0$ to 5.5V, 50 Ω	-4	-	2	dBm
	OSC _{IN}	Vosc		0.5	-	_	Vpp
High-level Input Voltage	Except fin	Vін		Vccx0.7+0.4	-	-	v
Low-level Input Voltage	and OSC _{IN}	Vı∟		-	-	Vccx0.3-0.4	v
High-level Input Current	Data,	Ін		-	1.0	-	
Low-level Input Current	Clock LE	lı.		_	-1.0	-	μA
Input Current	OSCIN	losc		-	±50	-	
High-level Output Voltage	Except Do	Vон	Vcc = 3.0V	2.2	-	-	v
Low-level Output Voltage	and OSCout	Vo⊾		-	-	0.4	• •
High-impedance Cutoff Current	Do	loff	$V_{P} = V_{CC}$ to 8.0V	-	-	1.1	μА
	Except Do	Іон		-1.0	-	-	
	and OSCout	lol		1.0	-	-	
		Іон	V _P = 6V	-	1	-	
Output Current	Do1	lol	V _{cc} = 3V	-	12	-	mA
	_	Іон	V _P = 6V	-	-3	-	
	Doz	lo∟	Vcc = 3V	-	6	-	
Analog Switch ON Resistance	•	Ron		-	50	-	Ω

Notes: *: fin = 400MHz, OSC_{IN} = 12.8MHz, V_{Cc1} = V_{Cc2} = 3.0V. The remaining input pins are grounded and output pins are open. **: AC coupling. Minimum operating frequency is measured with capacitor 1000pF.

3



APPLICATION EXAMPLE



Note: VP1, VP2 C1, C2 Clock, Data, LE


: depends on the crystal oscillator.

: involve the schmitt circuit.


When input pins are open, please insert the pull down/up resistor individually to prevent the oscillation. :12.8MHz

X'tal

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (Continued)



April 1991 Edition 3.0

DATA SHEET =

MB1511 SERIAL INPUT PLL FREQUENCY SYNTHESIZER

SERIAL INPUT PLL FREQUENCY SYNTHESIZER WITH 1.1GHz PRESCALER

The Fujitsu MB1511 is a single chip serial input PLL frequency synthesizer designed for VHF tuner and cellular telephone applications. It contains a 1.1 GH_z dual modulus prescaler which enables pulse swallow function, and an analog switch to speed up lock up time. It operates supply voltage of 3.0V typ. and dissipates 7mA typ. of current realized through the use of Fujitsu's unique U-ESBIC Bi-CMOS technology. The MB1511 is housed in SSOP package, this enables high integration.

- Low power supply voltage: V_{cc}=2.7 to 5.5V
- High operating frequency: f_{IN MAX}=1.1GH_z (V_{IN MIN}=-10dBm)
- Pulse swallow function: 64/65 or 128/129
- Low supply current: Icc=7mA typ.
- Serial input 18-bit programmable divider consisting of:
 Binary 7-bit swallow counter: 0 to 127
 Binary 11-bit programmable counter: 16 to 2047
 - Binary 11-bit programmable counter. To to 2047
- Serial input 15-bit programmable reference divider consisting of:
 Binary 14-bit programmable reference counter: 8 to 16383
 1-bit switch counter (SW) sets divide ratio of prescaler
- On-chip analog switch achieves fast lock up time
- 2types of phase detector output
 - On-chip charge pump (Bipolar type)
 - Output for external charge pump
- Wide operating temperature: -40°C to +85°C
- 20-pin Plastic Shrink Small Outline Package (Suffix: PFV)


Rating	Symbol	Value	Unit
Power Supply Voltage	V _{cc}	-0.5 to +7.0	v
	Vp	V _{cc} to 10.0	v
Output Voltage	Vout	–0.5 to V_{cc} +0.5	v
Open-drain Voltage	V _{OOP}	-0.5 to 0.8	v
Output Current	Ι _{ουτ}	±10	mA
Storage Temperature	T _{stg}	-55 to +125	°C

ABSOLUTE MAXIMUM RATINGS (See NOTE)


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Copyright@ 1991 by FUJITSU LIMITED





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. How ever, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



PIN DESCRIPTION

Pin No.	Pin Name	٧o	Description
1 3	OSC _{IN} OSC _{OUT}	 0	Oscillator input. Oscillator output. A crystal is placed between OSC _{IN} and OSC _{оит} .
4	Vp	-	Power supply input for charge pump and analog switch.
5	V _{cc}	-	Power supply voltage input.
6	Do	0	Charge pump output. The characteristics of charge pump is reversed depending upon FC input.
7	GND	-	Ground.
8	LD	0	Phase comparator output. Normally this pin outputs high level. While the phase difference of f_r and $f_{\rm p}$ exists, this pin outputs low level.
10	f _{in}	1	Prescaler input. The connection with an external VCO should be AC connection.
11	Clock	I	Clock input for 19-bit shift register and 16-bit shift register. On rising edge of the clock shifts one bit of data into the shift registers.
13	Data	I	Binary serial data input. The last bit of the data is a control bit which specified destination of shift registers. When this bit is high level and LE is high level, the data stored in shift register is trans- ferred to 15-bit latch. When this bit is low level and LE is high level, the data is trans- ferred to 18-bit latch.
14	LE	1	Load enable input (with internal pull up resistor). When LE is high or open, the data stored in shift register is transferred into latch de- pending upon the control bit. At the time, internal charge pump output is connected to BISW pin because internal analog switch becomes ON state.
15	FC	1	Phase select input of phase comparator (with internal pull up resistor). When FC is low level, the characteristics of charge pump, phase comparator is reversed. FC input signal controls f_{out} pin (test pin) output level, f, or f_p .
16	BISW	0	Analog switch output. Usually BISW pin is set high-impedance state. When internal analog switch is ON (LE pin is high level), this pin outputs internal charge pump output.
17	f _{оит}	0	Minitor pin of phase comparator input. f_{out} pin outputs either programmable reference divider output (f,) or programmable di- vider output (f _e) depending upon FC pin input level. FC=H: It is the same as f, output level. FC=L: It is the same as f _p output level.
18 20	ØP ØR	0 0	Outputs for external charge pump. The characteristics are reversed according to FC input. ØP pin is N-channel open drain output.
2,9 12,19	NC	-	No connection.

FUNCTIONAL DESCRIPTIONS

SERIAL DATA INPUT

Serial data input is achieved by three inputs, such as Data pin, Clock pin and LE pin. Serial data input controls 15-bit programmable reference divider and 18-bit programmable divider, respectively.

Binary serial data is input to Data pin.


On rising edge of clock shifts one bit of serial data into the internal shift registers and when load enable pin is high level or open, stored data is transferred into latch depending upon the control bit.

Control data "H" data is transferred into 15-bit latch.

Control data "L" data is transferred into 18-bit latch.

PROGRAMMABLE REFERENCE DIVIDER

Programmable reference divider consists of 16-bit shift register, 15-bit latch and 14-bit reference counter. Serial 16-bit data format is shown below.



14-BIT PROGRAMMABLE REFERENCE COUNTER DIVIDE RATIO

Divide Ratio R	S 14	S 13	S 12	S 11	S 10	S 9	S 8	S 7	S 6	S 5	S 4	S 3	S 2	S 1
8	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9	0	0	0	0	0	0	0	Ó	0	0	1	0	0	1
•	٠	•	•	•	•	٠	٠	٠	•	•	٠	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

NOTES: Divide ratio less than 8 is prohibited.

Divide ratio: 8 to 16383

SW: This bit selects divide ratio of prescaler.


SW: This bit selects divide ratio of prescaler. SW=H : 64/65 SW=L : 128/129 S1 to S14: These bits select divide ratio of programmable reference divider.

C: Control bit (sets as high level).

Data is input from MSB side.

PROGRAMMABLE DIVIDER

Programmable divider consists of 19-bit shift register, 18-bit latch, 7-bit swallow counter and 11-bit programmable counter. Serial 19-bit data format is shown following page.



7-BIT SWALLOW COUNTER DIVIDE RATIO

Divide Ratio A	S 7	S 6	S 5	S 4	S 3	S 2	S 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	٠	•	•	•	٠	•
127	1	1	1	1	1	1	1

NOTE: Divide ratio: 0 to 127

11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO

Divide Ratio N	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10	S 9	S 8
16	0	0	0	0	0	0	1	0	0	0	1
17	0	0	0	0	0	0	1	0	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

NOTES: Divide ratio less than 16 is prohibited.

Divide ratio: 16 to 2047

St to S7: Swallow counter divide ratio setting bit. (0 to 127) S8 to S18: Programmable counter divide ratio setting bit. (16 to 2047) C: Control bit (sets as low level). Data is input from MSB side.

PULSE SWALLOW FUNCTION

The divide ratio is set using the following equation.


fvco= [MxN)+A] xfosc+R

fvco: Output frequency of external voltage controlled oscillator (VCO)

- M: Preset modulus of external dual modulus prescaler (64 or 128)
- N: Preset divide ratio of binary 11-bit programmable counter (16 to 2047)
- A: Preset divide ratio of binary 7-bit swallow counter (0≤A≤127, A<N)

fosc: Output frequency of the external reference frequency oscillator

R: Preset divide ratio of binary 14-bit programmable reference counter (8 to16383)




NOTES: Parenthesis data is used for setting divide ratio of programmable reference divider. On rising edge of clock shifts one bit of data in the shift register.

PHASE CHARACTERISTICS


FC pin is provided to change phase characteristics of phase comparator. Characteristics of internal charge pump output level (D_o), phase comparator output level (eR, eP) are reversed depending upon FC pin input level. Also, monitor pin (f_{out}) output level of phase comparator is controlled by FC pin input level. The relation between outputs (D_o , eR, eP) and FC input level are shown below.

	F	€C=H	or op	en	FC=L				
	Do	øR	øP	f _{out}	D。	øR	øР	f _{out}	
f _r >f _p	н	L	L	(f,)	L	н	z	(f _p)	
fr <fp< td=""><td>L</td><td>н</td><td>z</td><td>(f,)</td><td>н</td><td>L</td><td>L</td><td>(f_P)</td></fp<>	L	н	z	(f,)	н	L	L	(f _P)	
fr=fp	z	L	z	(f,)	z	L	z	(f _p)	



Note: Z=(High impedance)

Depending upon VCO characteristics, FC pin should be set accordingly: When VCO characteristics are like (1), FC should be set High or open circuit; When VCO characteristics are like (2), FC should be set Low.




NOTES: Phase difference detection range: −2π to +2π Spike appearance depends on charge pump characteristics. Also, the spike is output in order to diminish dead band. When f,>f_p or f,<f_p, spike might not appear depending upon charge pump characteristics.

ANALOG SWITCH

ON/OFF of analog switch is controlled by LE input signal. When the analog switch is ON, internal charge pump output (Do) is connected to BISW pin. When the analog switch is OFF, BISW pin is set to high-impedance state.

LE	Analog Switch
H (Changing the divide ratio of intermal prescaler)	ON
L (Normal operating mode)	OFF

When an analog switch is inserted between LP1 and LP2, faster lock up times is achieved to reduce LPF time constant during PLL channal switching.



RECOMMENDED OPERATING CONDITIONS

Demonster	Ormehad		11-14		
Parameter	Symbol	Min	Тур	Max	Unit
Bower Sweeks Veltere	V _{cc}	2.7	3.0	5.5	v
Power Supply Voltage	Vp	Vcc	_	8.0	v
Input Voltage	Vı	GND	_	Vcc	v
Operating Temperature	T,	40		85	°C

HANDLING PRECAUTIONS


- This device should be transported and stored in anti-static containers.
- This is static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover workbenches with grounded conductive mats.
- Always turn the power supply off befer inserting or removing the device from its socket.
- Protect leads with a conductive sheet when handing or transporting PC boards with devices.

ELECTRICAL CHARACTERISTICS

Bassantas		Question	O	ļ	Value		
Parameter		Symbol	Condition	Min	Тур	Max	Unit
Power Supply Current		I _{cc}	Note 1		7.0		mA
	f _{in}	f _{in}	Note 2	10		1100	MHz
Operating Frequency	OSCIN	f _{osc}			12	20	MHz
Input Sensitivity	f _{in1} f _{in2}	Vf _{in1} Vf _{in2}	V _{cc} =4.0 to 5.5V V _{cc} =2.7 to 4.0V	4 10		6 6	dBm
OSC _{IN}		Vosc		0.5			V _{PP}
High-level Input Voltage	Except fin	V _{ін}		V _{cc} x0.7			v
Low-level Input Voltage	and ÓSC _{iN}	VIL				V _{cc} x0.3	v
High-level Input Current	Data	l _{in}			1.0		μА
Low-level Input Current	Clock	կլ			-1.0		μΑ
	OSC _{IN}	l _{osc}			±50		μA
Input Current	LE, FC	ILE			-60		μА
High-level Output Current	Except Do	V _{он}	V _{cc} =3V	2.2			v
Low-level Output Current	and OSC out	Vol				0.4	v
N-channel Open Drain Cutoff Current	D _o , ØP	Ioff	V _{cc} ≤V _P ≤8V			1.1	μА
Output Current Excep		I _{он}		-1.0			mA
Culput Current	and OSC _{out}	I _{ol}		1.0			mA
Analog Switch On Resista	nce	Ron			50		Ω

NOTE 1: f_{in} =1.1GHz, OSC_N=12MHz, V_{cc}=3V. Inputs are grounded and outputs are open. **NOTE 2**: AC coupling. Minimum operating frequency is measured when a capacitor 1000pF.






TYPICAL APPLICATION EXAMPLE V_{PX}(6V) OUTPUT δ LPF vco E10k Charge Pump Selection (Internal or ₩ Q 12k external) FROM CONTROLLER ₩ 12k -0 **1**0k 777 777 BISW FC LE Data ØR ØΡ four Clock 🖥 47k ¥ 47k 20 19 18 17 16 15 14 13 12 11 777 777 MB1511 1 2 3 4 5 6 7 8 9 10 OSCour OSCIN V. V_{cc} Do GND LD łł $V_{cc}(5V)$ X'tal 1000p 777 **≩**100k 6V з٧ ₩ C, C2 33k $\overline{}$ 777 - LOCK DET 0.1µ **₹**10k 777 0.01µ 777 777 $\begin{array}{l} V_{P}, \, V_{PX}: \, 8V \, \text{max}. \\ C_1, \, C_2 \, : \, \text{Depends on crystal oscillator} \\ \text{LE,FC}: \, \text{With internal pull up resistor} \end{array}$ ØΡ : Open drain output

3

PACKAGE DIMENSIONS



Julv 1990 Edition 1.0

DATA SHEET

MB1512 SERIAL INPUT PLL FREQUENCY SYNTHESIZER

LOW POWER SERIAL INPUT PLL SYNTHESIZER WITH 1.1GHz PRESCALER

The Fujitsu MB1512, utilizing BI-CMOS technology, is a single chip serial input PLL synthesizer with pulse-swallow function.

The MB1512 contains a 1.1 GHz two modulus prescaler that can select of either 64/65 or 128/129 divide ratio, control signal generator, 16-bit shift register, 15-bit latch, programmable reference divider (binary 14-bit programmable reference counter), 1-bit switch counter, phase comparator with phase conversion function, charge pump, crystal oscillator, 19-bit shift register, 18-bit latch, programmable divider (binary 7-bit swallow counter and binary 11-bit programmable counter) and analog switch to speed up lock up time.


It operates supply voltage of 5V typ. and achieves very low supply current of 8mA typ. realized through the use of Fujitsu Advanced Process Technology.

- High operating frequency: f_{IN MAX}=1.1GH_z (V_{IN MIN}=-10dBm) Pulse swallow function: 64/65 or 128/129
- Power supply voltage: Vcc=4.5 to 5.5V
- Low supply current: I_{cc}=8mA typ.
- Serial input 18-bit programmable divider consisting of: Binary 7-bit swallow counter: 0 to 127 Binary 11-bit programmable counter: 16 to 2047
- Serial input 15-bit programmable reference divider consisting of: Binary 14-bit programmable reference counter: 8 to 16383
- 1-bit switch counter (SW) sets divide ratio of prescaler
- · On-chip analog switch achieves fast lock up time
- 2types of phase detector output
- On-chip charge pump (Bipolar type)
- Output for external charge pump
- Wide operating temperature: -40°C to +85°C
- 20-pin Plastic Shrink Small Outline Package


Rating	Symbol	Value	Unit
Bower Supply Veltere	V _{cc}	-0.5 to +7.0	٧
Power Supply Voltage	V _P	V _{cc} to 10.0	٧
Output Voltage	V _{out}	–0.5 to V _{cc} +0.5	v
Open-drain Voltage	V _{OOP}	-0.5 to 0.8	v
Output Current	Ι _{ουτ}	±10	mA
Storage Temperature	T _{stg}	-55 to +125	°C

ADCOLUTE MAYING IN DATINGO (Con NOTE)

NOTE: Permanent device damage may occur if the above Absolute Maxi-mum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




FUĬĬTSU



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. How-ever, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright@ 1990 by FUJITSU LIMITED





3

PIN DESCRIPTION

Pin No.	Pin Name	vo	Description
1 3	OSC _{IN} OSC _{OUT}	 0	Oscillator input. Oscillator output. A crystal is placed between OSC _{IN} and OSC _{our} .
4	Vp	-	Power supply input for charge pump and analog switch.
5	V _{cc}	-	Power supply voltage input.
6	Do	0	Charge pump output. The characteristics of charge pump is reversed depending upon FC input.
7	GND	-	Ground.
8	LD	0	Phase comparator output. Normally this pin outputs high level. While the phase difference of f, and f_p exists, this pin outputs low level.
9	NC	-	No connection.
10	f _{in}	I	Prescaler input. The connection with an external VCO should be AC connection.
11	Clock	1	Clock input for 19-bit shift register and 16-bit shift register. On rising edge of the clock shifts one bit of data into the shift registers.
12	NC	-	No connection.
13	Data	I	Binary serial data input. The last bit of the data is a control bit which specified destination of shift registers. When this bit is high level and LE is high level, the data stored in shift register is trans- ferred to 15-bit latch. When this bit is low level and LE is high level, the data is trans- ferred to 18-bit latch.
14	LE	1	Load enable input (with internal pull up resistor). When LE is high or open, the data stored in shift register is transferred into latch de- pending upon the control bit. At the time, internal charge pump output to be connected to BISW pin because internal analog switch becomes ON state.
15	FC	I	Phse select input of phase comparator (with internal pull up resistor). When FC is low level, the characteristics of charge pump, phase comparator is reversed. FC input signal is also used to control f_{out} pin (test pin) output level, f, or f_p .
16	BISW	0	Analog switch output. Usually BISW pin is set high-impedance state. When internal analog switch is ON (LE pin is high level), this pin outputs internal charge pump state.
17	f _{out}	0	Minitor pin of phase comparator input. f_{oit} pin outputs either programmable reference divider output (f,) or programmable di- vider output (f _p) depending upon FC pin input level. FC=H: It is the same as f, output level. FC=L: It is the same as f _p output level.
18 20	ØP ØR	0 0	Outputs for external charge pump. The characteristics are reversed according to FC input. ØP pin is N-channel open drain output.
2 19	NC	-	No connection.

FUNCTIONAL DESCRIPTIONS

SERIAL DATA INPUT

Serial data input is achieved by three inputs, such as Data pin, Clock pin and LE pin. Serial data input controls 15-bit programmable reference divider and 18-bit programmable divider, respectively.

Binary serial data is input to Data pin.


On rising edge of clock shifts one bit of serial data into the internal shift registers and when load enable pin is high level or open, stored data is transferred into latch depending upon the control bit.

Control data "H" data is transferred into 15-bit latch.

Control data "L" data is transferred into 18-bit latch.

PROGRAMMABLE REFERENCE DIVIDER

Programmable reference divider consists of 16-bit shift register, 15-bit latch and 14-bit reference counter. Serial 16-bit data format is shown below.



Divide ratio of programmable reference counter setting bit

14-BIT PROGRAMMABLE REFERENCE COUNTER DIVIDE RATIO

Divide Ratio R	S 14	S 13	S 12	S 11	S 10	S 9	S 8	S 7	S 6	S 5	S 4	S 3	S 2	S 1
8	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

NOTES: Divide ratio less than 8 is prohibited.

Divide ratio: 8 to 16383

SW: This bit selects divide ratio of prescaler.


SW=L :128/129 S1 to S14: These bits select divide ratio of programmable reference divider.

C: Control bit (sets as high level).

Data is input from MSB side.

PROGRAMMABLE DIVIDER

Programmable divider consists of 19-bit shift register, 18-bit latch, 7-bit swallow counter and 11-bit programmable counter. Serial 19-bit data format is shown following page.



7-BIT SWALLOW COUNTER DIVIDE RATIO

Divide Ratio A	S 7	S 6	S 5	S 4	S 3	S 2	S 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

NOTE: Divide ratio: 0 to 127

_ _

11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO

Divide Ratio N	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10	S 9	S 8
16	0	0	0	0	0	0	1	0	0	0	1
17	0	0	0	0	0	0	1	0	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

NOTES: Divide ratio less than 16 is prohibited. Divide ratio: 16 to 2047 S1 to S7: Swallow counter divide ratio setting bit. (0 to 127) S8 to S18: Programmable counter divide ratio setting bit. (16 to 2047)

C: Control bit (sets as low level). Data is input from MSB side.

PULSE SWALLOW FUNCTION

 $f_{vco} = [(PxN)+A] x f_{osc}+R$

fvco: Output frequency of external voltage controlled oscillator (VCO)


N: Preset divide ratio of binary 11-bit programmable counter (16 to 2047)

A: Preset divide ratio of binary 7-bit swallow counter (0≤A≤127, A<N)

fosc: Output frequency of the external reference frequency oscillator

R: Preset divide ratio of binary 14-bit programmable reference counter (8 to16383)

P: Preset modulus of external dual modulus prescaler (64 or 128)





NOTES: Parenthesis data is used for setting divide ratio of programmable reference divider. On rising edge of clock shifts one bit of data in the shift register.

PHASE CHARACTERISTICS

FC pin is provided to change phase characteristics of phase comparator. Characteristics of internal charge pump output level (Do), phase comparator output level (@R, @P) are reversed depending upon FC pin input level. Also, monitor pin (foul) output level of phase comparator is controlled by FC pin input level. The relation between outputs (Do, R, P) and FC input level are shown below.

	FC=H or open				FC=L			
	D。	_ø R	₀P	f _{out}	D_{o}	_ø R	ø٩	f _{out}
f,>f _p	н	L	L	(f,)	L	н	Z	(f _p)
f, <f<sub>₽</f<sub>	L	Н	z	(f,)	н	L	L	(f _p)
f,=fp	z	L	z	(f,)	z	L	z	(f _p)






Note: Z=(High impedance)

Depending upon VCO characteristics, FC pin should be set accordingly: When VCO characteristics are like (), FC should be set High or open circuit; When VCO characteristics are like 2, FC should be set Low.





NOTES: Phase difference detection range: -2π to $+2\pi$


Spike appearance depends on charge pump characteristics. Also, the spike is output in order to diminish dead band. When f,>f, or f,<f,, spike might not appear depending upon charge pump characteristics.

ANALOG SWITCH

ON/OFF of analog switch is controlled by LE input signal. When the analog switch is ON, internal charge pump output (D_o) to be connected to BISW pin. When the analog switch is OFF, BISW pin is set to high-impedance state.

LE=H (Changing the divide ratio of internal prescaler) : Analog switch=ON LE=L (Normal operating mode) : Analog switch=OFF

LPF time constant is decreased in order to insert a analog switch between LPF1 and LPF2 when channel of PLL is changing. Thus, lock up time is decreased, that is, fast lock up time is achieved.



RECOMMENDED OPERATING CONDITIONS


Parameter	Symbol		Unit		
Farameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	V _{cc}	4.5	5.0	5.5	v
Power Supply Voltage	V _P	V _{cc}	V _P	8.0	v
Input Voltage	V,	GND		V _{cc}	v
Operating Temperature	T _A	-40		85	°C

ELECTRICAL CHARACTERISTICS


Parameter		Cumber	0		Value		Unit	
Falanielei		Symbol	Condition	Min	Тур	Max	Onit	
Power Supply Current		Icc	Note 1		8.0		mA	
0	f _{in}	f _{in}	Note 2	10		1100	MHz	
Operating Frequency	OSC _{IN}	f _{osc}			12	20	MHz	
Input Sensitivity	f _{in}	Vf _{in}		-10		6	dBm	
input Sensitivity	OSC _{IN}	V _{osc}		0.5			V _{PP}	
High-level Input Voltage	Except fin	V _{iH}		V _{cc} x0.7			v	
Low-level Input Voltage	and OSC _{IN}	V _{IL}			Υ.	V _{cc} x0.3	v	
High-level Input Current	Data	I _{IH}			1.0		μΑ	
Low-level Input Current	Clock	l _{iL}			-1.0		μΑ	
1	OSCIN	l _{osc}			±50		μΑ	
Input Current	LE, FC	l _{LE}			-60		μΑ	
High-level Output Current	Except D _o	V _{он}	V _{cc} =5V	4.4			v	
Low-level Output Current	and OSC _{out}	V _{ol}				0.4	v	
N-channel Open Drain Cutoff Current	D _o , ØP	I _{off}	V _{cc} ≤V _P ≤8V			1.1	μA	
Output Current	Except D _o and OSC _{out}	I _{он}		-1.0			mA	
		I _{ol}		1.0			mA	
Analog Switch On Resistor		R _{on}			25		Ω	

NOTE 1: f_n =1.1GHz, OSC_N=12MHz, V_{cc}=5V. Inputs are grounded and outputs are open. **NOTE 2**: AC coupling. Minimum operating frequency is measured when a capacitor 1000pF is connected.

3




- --



3

3



.....

3-137

September 1991

DATA SHEET :

MB1513 Serial Input PLL Frequency Synthesizer

The Fujitsu MB1513 is a serial input phase-locked loop (PLL) frequency synthesizer with a pulse-swallow function. A stand-by mode is provided to limit power consumption during intermittent operation.

The MB1513 is configured with a 1.1 GHz dual-modulus prescaler with a 128/129 divide ratio, control signal generator, 16-bit shift register, 15-bit latch, programmable reference divider (binary 14-bit programmable reference counter), 1-bit switch counter, phase comparator with phase conversion function, charge pump, crystal oscillator, 19-bit shift register, 18-bit latch, programmable divider (binary 7-bit swallow counter and binary 11-bit programmable counter), analog switches, and intermittent operation control circuit that selects the operating or stand-by mode depending on the power-save control input state (PS).


The MB1513 operates from a single +5 V supply. Fujitsu's advanced technology achieves an I_{CC} of 8 mA, typical. The stand-by mode current consumption is just 100 μ A.

- High operating frequency: f_{IN} = 1.1 GHz (V_{IN} = -10 dBm)
- Pulse-swallow function: high-speed dual-modulus prescaler with 128/129 divide ratio
- Low supply current: I_{CC} = 8 mA typ. at 5 V
- Power-saving stand-by mode: 100 μA typ.
- Serial input, 18-bit programmable divider consisting of: Binary 7-bit swallow counter: 0 to 127 Binary 11-bit programmable counter: 16 to 2,047
- Serial input, 15-bit programmable reference divider consisting of binary 14-bit programmable reference counter: 8 to 16,383 1-bit switch counter sets prescaler divide ratio
- · On-chip analog switch for fast lock-up
- On-chip charge pump minimizes system component count
- Wide operating temperature range: -40 to +85 °C
- Plastic 20-pin shrink small outline package (Suffix: PFV)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
	V _{cc}	-0.5 to +7.0	V
Supply Voltage	Vp	$V_{CC} \le V_P \le 10.0$	v
Output Voltage	Vout	-0.5 to V _{CC} +0.5	v
Output Current	lout	±10	mA
Storage Temperature	T _{STG}	-55 to +125	°C


Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



TSU

C 1991 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.

BLOCK DIAGRAM



PIN DESCRIPTION

-

Pin No.	Pin name	٧o	Description
1	OSC	1	Programmable reference divider input Oscillator input
			An external crystal is connected to this pin
2	NC	-	No connection
3	OSC _{out}	0	Oscillator output An external crystal is connected to this pin
4	V _P	-	Power supply input for charge pump and analog switch
5	V _{cc}	-	Power supply
6	D _o	0	Charge pump output The phase of charge pump is reversed depending on FC input
7	GND	-	Ground
8	LD	0	Phase comparator output The output level is high when LD is locked. The output level is low when LD is unlocked
9	NC	-	No connection
10	f _{in}	1	Prescaler input An external VCO should be AC-coupled to this pin
11	Clock	I	Clock input for 19-bit and 16-bit shift registers One bit of data is shifted into the registers on the rising edge of the clock Schmitt trigger circuit is involved
12	NC	-	No connection
13	Data	-	Binary serial data input The last bit of the data is a control bit When the control bit is high, data is transmitted to the 15-bit latch When the control bit is low, data is transmitted to the 18-bit latch Schmitt trigger circuit is involved
14	LE	I	Load enable signal input When LE is high, the contents of the shift register are transferred to a latch, depending on the control bit in the serial data. At the same time, an internal analog switch turns on and the output of the internal charge pump is connected to the BiSW pin Schmitt trigger circuit is involved
15	FC		Phase select input of phase comparator (with internal pull-up resistor) When FC is low, the characteristics of charge pump and phase comparator are reversed FC input signal is also used to control the f_{out} pin (test pin) of f_R or f_P
16	BiSW	0	Analog switch output Usually, BiSW is in the high-impedance state. When the switch is on (LE is high), the charge pump is connected to the BiSW pin
17	f _P	0	Programmable counter output monitor pin
18	f _R	0	Reference counter output monitor pin
19	NC	-	No connection
20	PS	I	Power save signal input Set low when the system is operating (Never use pin 20 as it is opened) PS = High : Operation mode PS = Low : Stand-by mode

FUNCTION DESCRIPTIONS

Pulse swallow function

The divide ratio can be calculated using the following equation:

 $f_{vco} = [(M \times N) + A] \times f_{osc} + R \quad (A < N)$

- f_{vco} : Output frequency of external voltage controlled oscillator (VCO)
- N : Preset divide ratio of binary 11-bit programmable counter (16 to 2,047)
- A : Preset divide ratio of binary 7-bit swallow counter ($0 \le A \le 127$)
- \mathbf{f}_{osc} : Output frequency of the reference frequency oscillator
- R : Preset divide ratio of binary 14-bit programmable reference counter (8 to 16,383)
- M : Preset divide ratio of prescaler (128)

Serial data input

Serial data is input using the Data, Clock, and LE pins. Serial data controls the 15-bit programmable reference divider and 18-bit programmable divider separately.


Binary serial data is input to the Data pin.

One bit of data is shifted into the internal shift registers on the rising edge of the clock. When the load enable pin is high or open, stored data is latched, depending on the control as follows:

Control data	Destination of serial data
Н	15 bit latch
L	18 bit latch

(a) Programmable reference divider ratio

The programmable reference divider consists of a 15-bit latch and a 14-bit reference counter. The 16-bit serial data format is shown below:



S 14	S 13	S 12	S 11	S 10	S 9	S 8	S 7	S 6	S 5	S 4	S 3	S 2	S 1
0	0	0	0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	0	0	0	0	1	0	0	1
•	•	•	•	•	•	•	٠	٠	•	•	•	•	•
1	1	1	1	1	1	1	1	1	1	1	1	1	1
	14 0	14 13 0 0	14 13 12 0 0 0	14 13 12 11 0 0 0 0 0 0 0 0	14 13 12 11 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	14 13 12 11 10 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	14 13 12 11 10 9 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	14 13 12 11 10 9 8 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	14 13 12 11 10 9 8 7 6 0 <td>14 13 12 11 10 9 8 7 6 5 0<td>14 13 12 11 10 9 8 7 6 5 4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1</td><td>14 13 12 11 10 9 8 7 6 5 4 3 0 0 0 0 0 0 0 0 11 0 0 0 0 0 0 0 0 0 11 0 0 0 0 0 0 0 0 0 11 0 0 0 0 0 0 0 0 11 0</td><td>14 13 12 11 10 9 8 7 6 5 4 3 2 0</td></td>	14 13 12 11 10 9 8 7 6 5 0 <td>14 13 12 11 10 9 8 7 6 5 4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1</td> <td>14 13 12 11 10 9 8 7 6 5 4 3 0 0 0 0 0 0 0 0 11 0 0 0 0 0 0 0 0 0 11 0 0 0 0 0 0 0 0 0 11 0 0 0 0 0 0 0 0 11 0</td> <td>14 13 12 11 10 9 8 7 6 5 4 3 2 0</td>	14 13 12 11 10 9 8 7 6 5 4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1	14 13 12 11 10 9 8 7 6 5 4 3 0 0 0 0 0 0 0 0 11 0 0 0 0 0 0 0 0 0 11 0 0 0 0 0 0 0 0 0 11 0 0 0 0 0 0 0 0 11 0	14 13 12 11 10 9 8 7 6 5 4 3 2 0

14-bit programmable reference counter divide ratio


(Divide ratio = 8 to 16,383)

Notes: 1. Divide ratios less than 8 are prohibited.

- SW: This bit selects the divide ratio of the prescaler SW Low: 128 or 129 (SW must be always be low.)
- 3. S1 to S14: These bits select the divide ratio of the programmable reference counter (8 to 16,383).
- 4. C: Control bit: Set high.
- 5. Input data MSB first.

(b) Programmable divider divide ratio

The programmable divider consists of a 19-bit shift register, an 18-bit latch, a 7-bit swallow counter, and an 11-bit programmable counter. The 19-bit serial data format is shown below:



7-bit swallow counter divide ratio

Divide ratio A	S 7	S 6	S 5	S 4	S 3	S 2	S 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
٠	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1
			([)ivide	ratio	= 0 to	127

• 11-bit programmable counter divide ratio


Divide ratio N	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10	S 9	S 8
16	0	0	0	0	0	0	1	0	0	0	0
17	0	0	0	0	0	0	1	0	0	0	1
•	•	•	•	٠	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1
						(Divid	e ratio	o = 16	5 to 2,	047)

Notes: 1. Divide ratios less than 16 are prohibited for 11-bit programmable counter.

- 2. S1 to S7: These bits select the divide ratio of swallow counter (0 to 127).
- 3. S8 to S18: These bits select the divide ratio of programmable counter (16 to 2,047).
- 4. C: Control bit: (Set low)
- 5. Input data MSB first.

Serial data input timing

- $t_1 \ (\ge 1\mu s)$: Data setup time $t_2 \ (\ge 1\mu s)$: Data hold time $t_4 \ (\ge 1\mu s)$: LE setup time to the rising edge of last clock
- $t_3 (\ge 1\mu s)$: Clock pulse width $t_5 (\ge 1\mu s)$: LE pulse width



Intermittent operation

Intermittent operation limits power consumption by shutting down or starting the internal circuits according to its necessity. If device operation resumes uncontrolled, the error signal output from the phase comparator may exceed the limit due to an undefined phase relationship between the reference frequency (f_p) and the comparison frequency (f_p) and frequency lock is lost. To prevent this, an intermittent operation control circuit is provided to decrease the variation in the locking frequency by forcibly correcting phase of both frequencies to limit the error signal output. This is done by the PS control circuit. If PS is set high, the circuit enters the operating mode. If PS is set low, operation stops and the device enters the stand-by mode. Each mode is explained below:

 Operating mode (PS = High) All circuits are operating, and PLL operation is normal.

is kept at the locking frequency.

Stand-by mode (PS = Low)
 Circuits that do not affect operation are powered-down to save power.
 The current in the power save state is typically 100 μA.
 At this time, the levels of D_o and LD are the same as when the PLL is locked.
 Since D_o is placed in the high-impedance state and the input voltage of the voltage-controlled oscillator (VCO) is set to the voltage in the operating mode (when locked) by the time constant of the low-pass filter, the frequency output from the VCO (f_{vco})

The operating and stand-by modes alternate repeatedly. This intermittent operation limits the error signal by forcibly correcting the phase of the reference and comparison frequencies to limit power consumption. The device must be set in the stand-by mode (PS = low) when it is powered up.


Relationship between FC input and phase characteristics


The FC pin controls the phase characteristics of the phase comparator. The internal charge pump output level (D_o) is reversed depending on the FC pin input level. The relationship between the FC input level and D_o is shown below:

	FC = High or open	FC = Low
f _R > f _P	Н	L
f _R < f _P	L	н
$f_R = f_P$	Z (*1)	Z (*1)

*1: High impedance

When designing a synthesizer, the FC pin setting depends on the VCO characteristics.






Phase comparator output waveform (FC = High)

Analog switch

The LE signal turns the analog switch on or off. When the analog switch is turned on, the charge pump output (D_o) is output through the BiSW pin. When it is turned off, the BiSW pin is in the high-impedance state.

When LE = high (when the divide ratio of the internal divider is changed): Analog switch = on When LE = low (normal operating mode): Analog switch = off

The LPF time constant can be decreased by inserting an analog switch between LPF1 and LPF2. This decreases the lock-up time when the PLL channel is changed.



RECOMMENDED OPERATING CONDITIONS

Parameter	<u>Carbai</u>		Unit		
Parameter	Symbol	Min	Тур	Max	Unii
0	V _{cc}	4.5	5.0	5.5	v
Supply voltage	٧ _P		v		
Input voltage	V,	GND	-	V _{cc}	v
Operating temperature	T	-40	-	+85	°C


Notes: To protect against damage by electrostatic discharge, note the following handling precautions:

- Store and transport devices in conductive containers.
- Use properly grounded workstations, tools, and equipment.
- Turn off power before inserting or removing this device from a socket.
- When handling PC boards on which devices are mounted, protect leads of the device using conductive sheet.


ELECTRICAL CHARACTERISTICS

Parameter	•	Symbol	Min	Value Typ	Max	Unit	Conditions
Supply current		I _{cc}	-	8.0		mA	With $f_{\rm IN}$ = 1.1 GHz, ${\rm OSC}_{\rm IN}$ = 12 MHz, V_{cc} = 5.0 V. Inputs are at V_{cc} and outputs are open
Stand-by current		IPS	-	100	-	μΑ	With $f_{\rm IN} = 1.1$ GHz, OSC _{IN} = 12 MHz, V _{cc} = 5.0 V. The PS pin is grounded, remaining inputs are at V _{cc} , and outputs are open
Operating frequency	f _{in}	f _{in}	10		1100	MHz	AC coupling. The minimum operating frequency is measured with a 100-pF capacitor connected
	OSCIN	f _{osc}	-	12	20	MHz	
Input sensitivity	f _{in}	V _{fIN}	-10	-	6	dBm	
input sensitivity	OSCIN	V _{osc}	0.5	-	-	Vрр	
High-level input voltage	Except f _{in} and	V _{iH}	V _{cc} x 0.7	-	-	v	
Low-level input voltage	OSC	V _{IL}	-	-	V _{cc} x 0.3	v	
High-level input current	Data Clock LE	l _{in}	-	1.0	-	μА	
Low-level input current	Dala Olock LL	l _{il.}	-	1.0	-	μΑ	
Low-level input current	FC	I _{FC}	-	60	-	μA	
Input current	OSC _{IN}	l _{osc}	-	±50	-	μA	
High-level output voltage	Except Do and	V _{oh}	4.4	-	-	v	$V_{cc} = 5 V$
Low-level output voltage	OSC _{out}	V _{ol}	-	-	0.4	۷	
High-impedance Cut off current	D _o	I _{off}	-	-	1.1	μΑ	$V_{po} = GND \text{ to } 8 \text{ V}$ $V_{cc} \le V_p \le 8 \text{ V}$
Output current	Except D _o and	I _{он}	-1.0	_	-	mA	
Super content	OSC _{out}	l _{ol}	1.0	-	-	mA	
Analog switch ON resista	ince	R _{on}	-	25	-	Ω	


TEST CIRCUIT (FOR MEASURING PRESCALER INPUT SENSITIVITY)



APPLICATION EXAMPLE



PACKAGE DIMENSIONS



10000

May 1991 Edition 1.0

DATA SHEET

MB1518 SERIAL INPUT PLL FREQUENCY SYNTHESIZER

SERIAL INPUT PLL FREQUENCY SYNTHESIZER ON CHIP 2.5GHz PRESCALER

The Fujitsu MB1518 on chip 2.5 GHz dual modulus prescaler is a serial input PLL (Phase Locked Loop) frequency synthesizer with pulse swallow function. It is well suited for BS tuner, CATV system applications.

It operates supply voltage of 5.0V typ. and dissipates 16mA typ. of current realized through the use of Fujitsu's unique U-ESBIC Bi-CMOS technology.

- Power supply voltage: Vcc = 4.5 to 5.5V
- High operating frequency: fin = 2.5GHz (Vin = -4dBm)
- 2.5GHz dual modulus prescaler: P = 512/528
- Low power supply current: Icc = 16mA typ.
- Programmable reference divider : R = 512
- Programmable divider consisting of: Binary 5-bit swallow counter (A = 0 to 31) Binary 9-bit programmable counter (N = 32 to 511)
- Wide operating temperature: T_A = -40 to +85°C

ABSOLUTE MAXIMUM RATINGS (see NOTE)

• Plastic 16-pin flat package (Suffix: -PF)


Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to 7.0	v
Output Voltage	Vo	0.5 to Vcc +0.5	v
Output Current	lo	±10	mA
Storage Temperature	Тѕтс	-55 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circultry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


PLASTIC PACKAGE FPT-16P-M06

FUir

ΓSU







3-154

PIN DESCRIPTIONS

Pin No.	Pin Name	I/O	Descriptions				
1	LE	Ι	Load enable input pin. This pin involves a schmitt trigger circuit. When this pin is high, the data stored in the shift register is transferred into the latch.				
2	Data	-	Serial data of binary code input pin. This pin involves a schmitt trigger circuit.				
3	Clock	ł	Clock input pin of the 14-bit shift register. This pin involves a schmitt trigger circuit. On rising edge of the clock shifts one bit of the data into the shift register.				
4	Vcc1	-	PLL power supply voltage input pin.				
5 6	OSCIN OSCOUT	0	Oscillator input pin. Oscillator output pin. A crystal is connected between OSCıм pin and OSCour pin.				
7	GND1	-	PLL ground pin.				
8 9	Do1 Do2	00	Charge pump output pins. Phase characteristics can be reversed depending upon FC pin input level.				
10	FC	ł	Phase select input pin of the phase detector. This pin involves an internal pull up resistor. When this pin is low, characteristics of the charge pump and phase detector can be reversed. This input also selects four pin output level, either fr or fp. Please see on page 6.				
11	T in	I	Complementary input pin of fm. Please connect to GND through a capacitor.				
12	GND2	-	Prescaler ground pin.				
13	fin	I	Prescaler input pin, This signal is input with AC coupled.				
14	Vcc2	-	Prescaler power supply voltage input pin.				
15	боит	0	Monitor pin of the phase detector input. four pin outputs either of the programmable reference divider output frequency fr or programmable divider output frequency fp depending upon the FC pin input level. FC pin fout output signal H fr L fp				
16	LD	0	Phase detector output pin. Normally this pin outputs high. While the phase difference between fr and fp exists, this pin outputs low.				

FUNCTIONAL DESCRIPTIONS

DIVIDE RATIO SETTING

Divide ratio can be set using the following equation:

 $f_{vco} = \{(P \times N) + (16 \times A)\} \times f_{osc} + R$

fvco: Output frequency of an external voltage controlled oscillator (VCO)

- P: Preset divide ratio of an internal dual modulus prescaler (512)
- N: Preset divide ratio of binary 9-bit programmable counter (32 to 511)
- A: Preset divide ratio of binary 5-bit swallow counter (0 to 31)


fosc: Reference oscillator frequency

R: Preset divide ratio of reference counter (512)

SERIAL DATA I NPUT

On rising edge of the clock shifts one bit of the data into the shift register. When the load enable is high, the data stored in the shift register is transferred to the latch.

14 bit of serial data formit is shown below.




5-bit swallow counter divide ratio (A1 to A5)

Divide ratio A	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0
1	0	0	0	0	1
2	0	0	0	1	0
:		:	:	:	:
31	1	1	1	1	1

9-bit programmable counter divide ratio (N1 to N9)

Divide ratio	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
32	0	0	0	1	0	0	0	0	0
33	0	0	0	1	0	0	0	0	1
34	0	0	0	1	0	0	0	1	0
:	:	:	:	:	:	:	:	:	:
511	1	1	1	1	1	1	1	1	1

SERIAL DATA INPUT TIMING



Note: On rising edge of the clock shifts one bit of the data into the shift register. When LE is high, the data stored the shift register is transferred into the latch.

PHASE DETECTOR CHARACTERISTICS


FC pin selects the phase of the phase detector. Phase characteristics (chage pump output) can be reversed depending upon the FC pin input level. Monitor pin (fout) output level is selected by the FC pin input level as well.


		FC = H (or open)	FC = L				
	Do1 , Do2	fout	D01 , D02	fout			
fr > fp	н	Outputs programmable	L	Outputs programmable			
fr = fp	Z	reference divider output	Z	divider output			
fr < fp	L	frequency fr.	н	frequency fp.			

Note: Z: High-impedance

Depending upon the VCO polarity, FC pin should be set accordingly.


When VCO polarity is like 1, FC should be set high or open. When VCO polarity is like 2, FC should be set low.





Note: Phase difference detection range : -2π to $+2\pi$

Spike shape depends on the charge pump characteristics. The spike is output to diminish the dead band.



RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Faialleten	Symbol	Min	Тур	Max	0
Power Supply Voltage	Vcc	4.5	5.0	5.5	v
Input Voltage	Vı	GND	-	Vcc	v
Operating Temperature	TA	-40	-	+85	°C

HANDLING PRECAUTIONS

• This device should be transported and stored in anti-static containers.

• This is a static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover workbenches with grounded conductive mats.


- · Always turn the power supply off before inserting or removing the device from its socket.
- Protect leads with a conductive sheet when handling or transporting PC boards with devices.

ELECTRICAL CHARACTERISTICS


Parameter			Condition		Value		Unit	
Parameter		Symbol	Condition	Min	Тур	Max	Unit	
Power Supply Current		lcc	Note1	-	16.0	-	mA	
	fin	fin	Note2	10	-	2500		
Operating Frequency	OSCIN	fosc	-	-	4	10	MHz	
			2300 to 2500MHz	-4	-	6		
Input Sensitivity	fin	Vfin	1900 to 2300MHz	-7	-	6	dBm	
input Sensitivity			10 to 1900MHz	-10	-	6		
	OSCIN	Vosc	-	0.5	-	-	Vpp	
High-level Input Voltage	Except fin	Viн	-	Vccx0.7+0.4	-	-	v	
Low-level Input Voltage	and OSC _{IN}	ViL	-	-	-	Vccx0.3-0.4	v	
High-level Input Current	Data,	lın	-	-	1.0	-		
Low-level Input Current	Clock, LE	lı.	-	-	-1.0	-		
Low-level input Current	FC	lilfo	_ ·	-	-60	-	μΑ	
Input Current	OSCIN	liosc	-	-	±50	-		
High-level Output Voltage		Vон	V _{cc} = 5.0V	4.4	-	-		
Low-level Output Voltage	Except Do	Vol	-	-	-	0.4	V	
High–impedance Cutoff Current	D01,D02	loff	-	_	_	1.1	μΑ	
High-level Output Current		Іон	-	-1.0	-	-		
Low-level Output Current	Except Do	lo∟	-	1.0	-	-	mA	

Note1: f_{in} =2.5GHz, OSC_{IN}=4.0MHz, V_{cc}=5.0V. Input pins are grounded and output pins are open. Note2: AC coupling. Minimum operating frequency is measured with a capacitor 1000pF.

MB1518 APPLICATION CIRCUIT



PACKAGE DIMENSIONS



Januarv 1991 Edition 1.0

DATA SHEET :

MB1519 DUAL SERIAL INPUT PLL EREQUENCY SYNTHESIZER

DUAL SERIAL INPUT PLL FREQUENCY SYNTHESIZER WITH 600MHz PRESCALER

The Fujitsu MB1519 is a 600MHz dual serial input PLL (Phase Locked) frequency synthesizer designed for cellular telephone and cordless telephone applications.

The MB1519 has two PLL circuits on a single chip: one for transmit and the other for reception. Separate power supply pins are provided for the transmit and reception PLL circuits. Transmit PLL contains a low sensitivity charge pump for ease of modulation and reception PLL contains a high sensitivity charge pump for faster lock up time.

600 MHz dual modulus prescalers are on chip and enables a pulse swallow function.

It operates supply voltage of 3.0V typ. and dissipates 11mA typ. of current realized through the use of Fujitsu's unique U-ESBIC Bi-CMOS technology.


- High operating frequency: fin = 600MHz
- Low power supply voltage: Vcc = 2.7 to 5.5V
- Low power supply current: lcc = 11mA typ, @3V.
- Wide operating temperature: T_A = -40 to 85°C
- Two charge pumps Low sensitivity charge pump for transmit High sensitivity charge pump for reception
- Plastic 20-pin dual in line package (Suffix: -P) Plastic 20-pin flat package (Suffix: -PF)


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit		
Power Supply Voltage	Vcc	0.5 to 7.0	v		
Power Supply Voltage	Vp	Vcc to 10.0	·		
Output Voltage	Vout	-0.5 to V _{cc} +0.5	v		
Output Current	lout	±10	mA		
Storage Temperature	T _{STG}	-55 to +125	°C		

NOTE: maximum rating conditions for extended periods may affect device reliability.


Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute





This device contains circultry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright © 1991 by FUJITSU LIMITED



3

BLOCK DESCRIPTIONS

TRANSMIT/RECEPTION BLOCK

· 20-bit latch

- Programmable divider consisting of: Binary 7-bit swallow counter (Divide ratio: 0 to 127) Binary 11-bit programmable counter (Divide ratio: 16 to 2047)
- Phase detector with phase polarity change function
- 600MHz dual modulus prescaler (Divide ratio: 64/65)
- Charge pump

COMMON BLOCK

- 23-bit shift register
- Programmable divider consisting of: Reference counter (Divide ratio: 512, 1024) (Divide frequency = 25kHz, 12.5kHz (Crystal oscillator frequency = 12.8MHz)
- · Crystal oscillator
- fp monitor output selector
- · Latch selector
- Schmitt circuits
- · Analog switches

PIN DESCRIPTIONS

Pin No.	Pin Name	VO	Descriptions								
1	GND	-	Ground.								
23	OSCIN OSCOUT	0	Oscillator input pin. Oscillator output pin. A crystal is connected between OSC _{IN} pin and OSC _{OUT} pin.								
4	fin₁	I	Prescaler input pin of transmit section. The connection with VCO should be AC connection.								
5	V _{CC1}	-	Power supply voltage input pin of transmit section. When power is OFF, latched data of transmit section is cancelled.								
6	fr	0	Monitor pin for programmable reference divider output.								
7	LD1	ο	Lock detect signal output pin of transmit section. Condition LD pin output level Lock H Unlock L								
8	V _{P1}	-	Power supply voltage input for charge pump and analog switch of transmit section.								
9	Do1	0	Charge pump output pin of transmit section. Phase characteristics of the phase detector can be reversed depending upon FC-bit setting.								
10	BS1	0	Analog switch output pin of transmit section. Usually this pin is high-impedance state. During SW is ON (LE = high), charge pump output is con- nected to this pin.								
11	BS2	0	Analog switch output pin of reception section. Usually this pin is high-impedance state. During SW is ON (LE = high), charge pump output is con- nected to this pin.								
12	Do2	0	Charge pump output pin of reception section. Phase characteristics of the phase detector can be reversed depending upon FC-bit setting.								
13	V _{P2}	-	Power supply voltage input for charge pump and analog switch of reception section.								
14	LD2	0	Lock detect signal output pin of reception section.								
		-	Condition LD pin output level Lock H Unlock L								
15	fp	ο	Monitor pin for programmable divider output. This pin outputs divided frequency of transmit section or reception section depending upon FP bit setting. FP bit Output H Transmit section (fp1) L Reception section (fp2)								

PIN DESCRIPTIONS (Continued)

Pin No.	Pin Name	VO		Descriptions	•								
16	Vcc2	-	and crystal oscillator.	Power supply voltage input pin for reception section, programmable reference divider, shift register, and crystal oscillator. When power is OFF, latched data of reception section and reference counter is cancelled.									
17	fin2	I		Prescaler input pin of reception section. The connection with VCO should be AC conneciton.									
18	LE	I	When this pin is high, th control data.	At this moment, charge pump output signal is output from BS pin since internal analog swith be-									
19	Data	1			volves a schmitt trigger circuit. her transmit section or reception section de-								
			Control bit data	The destination of data									
			н	Latch of transmit section	1								
			L	Latch of reception section									
20	Clock	1	Clock input pin of 23-bit shift register. This pin involves a schmitt trigger circuit. On rising edge of the clock shifts one bit of data into the shift register.										

FUNCTIONAL DESCRIPTIONS

The divide ratio can be calculated using the following equation:

 $f_{vco} = \{(M \times N) + A\} \times f_{osc} + R \quad (A < N)$

- fvco: Output frequency of external voltage controlled ocillator (VCO)
- M: Preset divide ratio of dual modulus prescaler (64)
- N: Preset divide ratio of binary 11-bit programmable counter (16 to 2047)
- A: Preset divide ratio of binary 7-bit swallow counter ($0 \le A \le 127$)
- fosc: Reference oscillator frequency
- R: Preset divide ratio of reference counter (512 or 1024)

FUNCTIONAL DESCRIPTIONS

SERIAL DATA INPUT

Serial data is input using three pins, Data pin, Clock pin, and LE pin. Programmable divider of transmit section and programmable divider of reception section are controlled individually.

Serial data of binary data is input into Data pin.

On rising edge of clock shifts one bit of serial data into the shift register. When load enable signal is high, the data stored in the shift register is transferred to either the latch of transmit section or the latch of reception section depending upon the control bit data setting.

Control data	Destination of serial data
н	Latch of transmit section
L	Latch of reception section

SHIFT REGISTER CONFIGURATION

Control I	bit
-----------	-----

	LSB ↓		Data Flow ──►												MSB							
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
C N T	R E F	F	D M Y	F C	A 1	A 2	А З	A 4	А 5	A 6	A 7	N 1	N 2	N 3	N 4	N 5	N 6	N 7	N 8	N 9	N 10	N 11

N1 to N11 : Divide ratio of the programmable counter setting bit (16 to 2047)

A1 to A7 : Divide ratio of the swallow counter setting bit (0 to 127)

FC : Phase control bit of the phase detector


DMY : Dummy bit (sets to low)

FP : Output of the programmable divider control bit (fp1 or fp2)

REF : Divide ratio of the reference counter setting bit (512 to 1024)

CNT : Control bit

SERIAL DATA INPUT TIMING



On rising edge of the clock shifts one bit of the data into the shift register.

BINARY 11-BIT PROGRAMMABLE COUNTER DATA SETTING

Divide Ratio (N)	N 11	N 10	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
16	0	0	0	0	0	0	1	0	0	0	0
17	0	0	0	0	0	0	1	0	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio less than 16 is prohibited. Divide ratio (N) range = 16 to 2047

BINARY 7-BIT SWALLOW COUNTER DATA SETTING

Divide Ratio (A)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	·	•	•	•	•	•	•
127	1	1	1	1	1	1	1

Note: Divide ratio (A) range = 0 to 127


DMY : DUMMY BIT INPUT This bit is set to low in operation.

- REF : DIVIDE RATIO (R) OF THE REFERENCE COUNTER SETTING BIT H = 512 (fr = 25.0 kHz) L = 1024 (fr = 12.5 kHz)
- FP : OUTPUT OF THE PROGRAMMABLE DIVIDER SETTING BIT H = fp pin (15 pin) outputs programmable divider output frequency (fp1) of transmit section. L = fp pin (15 pin) outputs programmable divider output frequency (fp2) of reception section.
- FC : PHASE CONTROL BIT OF THE PHASE DETECTOR Output of charge pump is selected by FC pin.

	FC = H	FC = L
fr > fp	н	L
fr = fp	Z	Z
fr < fp	L	н
VCO Polarity	1	2


Note: Z = High-impedance

Depending upon the VCO poratity, FC bit should be set.



MB1519

PHASE DETECTOR OUTPUT WAVEFORM



Note: • Phase difference detection range = -2π to $+2\pi$

- LD output becomes low when phase difference is tw or more.
 LD output becomes high when phase difference less than tw is reperated 3 times or more.
 (e. g. tw = 625 to 1250 ns, foscin = 12.8 MHz)
- Spike apperance depends on the charge pump characteristics. The spike is output to diminish the dead band.
- When fr > fp or fr < fp, spike might not generate depending up the VCO characteristics.

ANALOG SWITCH

Analog switch of transmit section

Analog switch of reception section

CHARGE PUMP

(CONTROL SIGNALE)

ON/OFF of the analog switch is controlled by the combination of the control data and LE signal. When the analog switch is ON, BS1, BS2 pin output the charge pump output (D_{01} , D_{02}). When analog switch is OFF, BS pin is set to high impedance.

Divide ratio of transmit section is set

Control data = H

When a analog switch is inserted between LP1 and LP2, faster lock up time is achieved to reduce LPF time constant during PLL channel switching.

BISW

RECOMMENDED OPERATING CONDITIONS

Do

LPF-1

ANALOG SW

Describer	0		Value		Unit	Note
Parameter	Symbol	Min	Тур	Max	Unit	Hole
Denne Oneski Vislans	Vcc	2.7	3.0	5.5	v	V _{CC1} = V _{CC2}
Power Supply Voltage	VP	Vcc	-	8.0	v	
Input Voltage	Vin	GND	-	Vcc	v	
Operating Temperature	TA	40	-	+85	°C	

HANDLING PRECAUTIONS

- This device should be transported and stored in anti-static containers.
- This is a static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover workbenches with grounded conductive mats.
- Always turn the power supply off before inserting or removing the device from its socket.
- Protect leads with a conductive sheet when handling or transporting PC boards with devices.

LE = H	LE = L	LE = H	LE = L	_
ON	OFF	OFF	OFF	
OFF	OFF	ON	OFF	

LPF-2

Control data = L

Divide ratio of reception section is set

Vco


MB1519

ELECTRICAL CHARACTERISTICS


Parameter		Symbol	Condition		Value		Unit
Falanieldi		Symbol	Continion	Min	Тур	Max	
Power Supply Current*		lcc1	Reception section is active.	-	5.5	-	
		lcc2	Transmit/reception section are active.	-	11.0	-	mA
	fin	fin		10	-	600	
Operating Frequency**	OSCIN	fosc		-	12.8	20	MHz
	<i>6</i> -	Vfin	$V_{cc} = 2.7$ to 4.0V, 50 Ω	-8	-	0	dBm
Input Sensitivity	fin	VIIII	$V_{cc} = 4.0$ to 5.5V, 50 Ω	-4	-	2	abm
	OSCIN	Vosc		0.5	-	-	Vpp
High-level Input Voltage	Except fin	ViH		Vccx0.7+0.4	-	-	
Low-level Input Voltage	and OSC _{IN}	Vı∟		-	-	Vccx0.3-0.4	v
High-level Input Current	Data, Clock LE	Ін		-	1.0	-	
Low-level Input Current		lı⊾		-	-1.0	-	μΑ
	FC	IFC		-	60	-	
Input Current	OSCIN	losc		-	±50	-	
High-level Output Voltage	Except Do	Vон	Vcc = 3.0V	2.2	-	-	.,
Low-level Output Voltage	and OSC _{OUT}	Vol		-	-	0.4	v
High-impedance Cutoff Current	Dо, фР	loff	V _P = V _{cc} to 8.0V V _{OOP} = GND to 8.0V	-	-	1.1	μΑ
	Except Do	Іон		-1.0	-	-	
	and OSCOUT	lol		1.0	-	-	
Output Current	_	Іон	V _P = 6V		-1	-	
	Do1	lol	Vcc = 3V	-	12	-	- mA
	_	Іон	V _P = 6V	-	-3	-	
	Do2	loL	Vcc = 3V	-	6	-	
Analog Switch ON Resistance)	Ron		-	25	. –	Ω

Notes: *: fin = 600MHz, OSCIN = 12.8MHz, V_{CC1} = V_{CC2} = 3.0V. The remaining input pins are grounded and output pins are open. *: AC coupling. Minimum operating frequency is measured when a capacitor 1000pF is connected.

TEST CIRCUIT (PRESCALER INPUT SENSITIVITY TEST)



APPLICATION EXAMPLE



Note: V_{P1}, V_{P2} C1, C2 :8 V max.

: depends on the crystal oscillator.


Clock, Data, LE : involve the schmitt circuit.

X'tal


When input pins are open, please insert the pull down/up resistor individually to prevent the oscillation. :12.8MHz

MB1519

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (Continued)



- Section 4

Single-Chip VCOs/Prescalers — At a Glance

		Maximum	Divide	Supply				
Page	Device	Frequency	Ratio	lcc	Vcc			
4–3	MB551	1 GHz	128 or 129	16 mA (typ)	5 V (typ)			
NOTE:	The MB551 is available in an 8-pin Plastic FPT package.							

Telecommunications Data Book

June 1991

FUĴĨTSU

DATA SHEET

MB551 1 GHz Dual Modulus Prescaler

The Fujitsu MB551 is a dual modulus prescaler with low supply current and a VCO (voltage controlled oscillator). It is used in a frequency synthesizer in the 1 GHz region.

The MB551 contains a Colpitts oscillator with a grounded base capacitor, an open-collector output buffer amplifier, a prescaler interface circuit, and a dual modulus prescaler that can select divide ratios of 128 or 129.

The VCO oscillator section can be constructed with external components such as a capacitor, dieletric oscillator (resonator), and variable capacitor.

The on-chip VCO and prescaler are connected on internal control circuit. Thus, the influence caused by carrier to noise by deviation of prescaler input load is suppressed.

The MB551 operates on a supply voltage of 5 V typical and has a 16 mA supply current typical.

- Oscillator frequency: 1 GHz max.
- Low supply current: I_{CC} = 16 mA typ.
- Oscillator output voltage: 0 dBm typ.
- Carrier to noise ratio: 70 dB typ. (Δf = 50 kHz, BW = 15 kHz 65 dB typ. (Δf = 25 kHz, BW = 15 kHz
- Pulse swallow method: Divide ratio of 128 or 129
- Prescaler output contains termination circuit: V1 = 1.6 Vp-p typ.


- Signal to noise ratio: 45 dB typ. (BW = 0.3 to 3 kHz, 3 kHz Dev, 1 kHz tone)
- Stable oscillator output
- Supply voltage dependence: ±200 kHz/V typ.
- Frequency stability: 35 ppm/°C (Referenced to 25°C)
- Load regulation: ±2 MHz VSWR = 2 typ.
- Plastic 8-pin flat package: Suffix –PF

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit	
Supply Voltage	V _{cc}	-0.5 to +7.0	v	
Oscillator Transistor Base, Emitter Input Voltage	V _B V _E	DC voltage is not input from outside.		
Input Voltage for MC and OUT (3, 4 pins)	V _{P1}	0.5 to V _{CC} +0.5	v	
Input Voltage for f_{VCO} and C (1, 6 pins)	V _{P2}	$V_{CC} \le V_{P2} < +7.0$	v	
Input Current	l _P	±10	mA	
Storage Temperature	T _{STG}	-55 to +125	°C	

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

© 1991 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.



Pin assignment to be determined

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, I, is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.




Figure 1. MB551 Equivalent Circuit

PIN DESCRIPTIONS

Pin No.	Symbol	1/0	Description			
1 -	fvco	0	Voltage controlled oscillator output			
2	V _{cc}	-	Supply voltage input, +5V			
3	MC	1	Modulus control input			
4	OUT	0	Prescaler output			
5	В	-	Oscillator transistor base pin			
6	с	-	Oscillator transistor collector pin			
7	E	-	Oscillator transistor emitter pin			
8	GND	-	Ground			

RECOMMENDED OPERATING CONDITIONS

		Value			
Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	v
External Variable Capacitor Control Voltage	ντ	1.5		4.5	v
Operating Temperature	T _A	-40		+85	°C
Prescaler Output Load	CL			8	pF

VCO ELECTRICAL CHARACTERISTICS^{1,2}

				Value		
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Oscillator Frequency	fosc		-TBD-		900	MHz
Oscillator output	Pout	-To be supplied-		0		dBm
Carrier to Noise Ratio	C/N	∆f=25kHz, BW=15kHz		65		dB
Signal to Noise Ratio	S/N	BW = 0.3 – 3kHz, 3kHz Dev. Tone 1kHz		45		dB
Fundamental to 1st Harmonic Ratio	SP-1			-10		dB
Frequency Stability	Δf _t	T _A = -40 - 85°C Referenced to 25°C		35		ppm/°C
Supply Deviation	Δf _v	V _{CC} = 5V ±10%		±100		kHz/V
Conversion Gain	Δf _{osc}	Control range: 1.5 – 4.5V		4.3		MHz/V
Load Regulation	∆f _{swn}	V_{SWR} = 2.0 All phase Referenced to 50 Ω		±2		MHz


Notes: ¹These values depend on external components. ²These values are measured under the test circuit shown in Figure 2.

MB551

PRESCALER ELECTRICAL CHARACTERISTICS

				Value	· · · · · · ·	
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Supply Current	lcc	· · ·		16.0		mA
Output Amplitude	Vout	Internal termination resistor is used. Load capacitor is less than 8 pF.	1.0	1.6		∨р–р
Input Frequency	fin	Minimum value is measured with input coupling capacitor 1000 pF.	10		900	MHz
Input Signal Amplitude	Vin		-4		6	dBm
High-level Input Voltage for MC	ViH		2.0			v
Low-level Input Voltage for MC					0.8	V.
High-level Input Current for MC	Iн				0.4	mA
Low-level Input Current for MC	۱ _{IL}		0.2			mA
Modulus Setup Time	t _{SE} T			16	26	ns

DUAL MODULUS FUNCTION



Notes:

¹When MC is high, divide ratio of 128 is selected.
 ²When MC is low, divide ratio of 129 is selected.
 (V_H = 2.0 V min., V_{IL} = 0.8 V max.)
 ³When divide ratio of 129 is selected, positive pulse is added by 1 to 65.
 ⁴The typical setup time is 16 ns from the MC signal input to the timing of change of prescaler divide ratio.




Figure 2. Test Circuit Example-I

Notes: Variable capacitor ISV164 (NEC) Chip condenser UMK316C, UMK212C, UCN103C Series (Taiyo Yuden) Chip coil LCN2A Series (Murata) Dielectric Oscillator DRR060UE (Murata)





Figure 3. Test Circuit Example-II

Variable capacitor Chip condenser Chip coil Dielectric Oscillator

Δ

MB551



TYPICAL CHARACTERISTICS CURVES

Fig. 5 – Supply Current vs. Supply Voltage





Fig. 6 – Oscillator Waveform (Span = 50kHz)



(TEST CIRCUIT - I, RECOMMENDED PRINTED CIRCUIT BOARD USED)

Fig. 7 - Conversion Gain

~~

•·· ---





Fig. 8 – Supply Voltage Dependence





(TEST CIRCUIT - I, RECOMMENDED PRINTED CIRCUIT BOARD USED)








Fig. 10 – Supply Voltage Dependence




4

4-12



~



(TEST CIRCUIT - II)







Fig. 14 – C/N, S/N vs. Variable Capacitor Control Voltage







Figure 15. Application Example

Note: C1 and C2 depend on crystal oscillator.

MB551

PACKAGE DIMENSIONS



Section 5

_

Page	Device	Description	Frequency Range	Packag Option	e
53	F5CB Series	SAW-Bandpass Filter	700-1000 MHz	8-pin	LCC
5-17	M2 Series	VCO (D100)	430 MHz	14-pin	DIP
5-25	M2 Series	VCO (D300)	4-30 MHz	16-pin	SIP
5-35	M3 Series	VCO (D001)	50300 MHz	16-pin	DIP
5-39	M3 Series	VCO (D101)	50300 MHz	14-pin	DIP

Piezoelectric Devices — At a Glance

October 1991

DATA SHEET

F5CB Series Piezoelectric Filters

SAW-BPF, 700 MHz to 1000 MHz

The F5 series are wide bandpass filters for use in the 700 MHz to 1000 MHz range. The F5 series uses a single lithium tantalate piezoelectric crystal (LiTaO₃) that has a high electromechanical coupling coefficient. The LiTaO₃ also provides wide bandwidths and exceptional stability. Fujitsu's exclusive mounting technique makes the F5 series very compact and surface mountable. The F5 is suitable for use in handheld phones.


- Considerably smaller and lighter than the ceramic filter (volume and weight are reduced by 1/30)
- Surface mount package (SMT)
- Wide variety of bandwidths
- Low insertion loss
- High power rating: 0.2 W guaranteed
- 8-pad ceramic package (LCC)

ABSOLUTE MAXIMUM RATINGS

Parameter	Parameter Symbol		Unit
Operating Temperature	Ta	-30 to 70	°C
Storage Temperature	T _{STG}	-40 to 100	°C
Maximum Input Level	P _{IN}	200	mW
Frequency Range		700 to 1000	MHz

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Ratings	Unit
Operating Temperature	Ta	30 to 70	°C



Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric lields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

rsu


C 1991 by FUJITSU LIMITED

Number	Model	System	Use*	Center Frequency (MHz)	Bandwidth (MHz)
1	F5CB-836M50-G201	AMPS/EAMPS	Tx	836.5	25
2	F5CB-881M50-G201	AMPS/EAMPS	Rx	881.5	25
3	F5CB-888M50-G201	ETACS	Tx	888.5	33
4	F5CB-933M50-G202	ETACS	Rx	933.5	33
5	F5CB-902M50-G201	NMT	Tx	902.5	25
6	F5CB-947M50-G201	NMT	Rx	947.5	25
7	F5CB-911M50-G201	NTACS	Tx	911.5	27
8	F5CB-856M50-G201	NTACS	Rx	856.5	27

STANDARD FREQUENCIES

*Tx = Transmitter; Rx = Receiver

TEST CIRCUIT



ELECTRICAL CHARACTERISTICS – EXAMPLES

Example 1. AMPS Specification (Tx) Part Number F5CB-836M50-G201

_ _ _ _ _ _ _

~ •

		T			Ta	$= -30 \text{ to } 70^{\circ}$
				Rating		
Item	Symbol	Condition	Minimum	Typical	Maximum	Unit
Insertion Loss	և	824 to 849 MHz	—	3.5	4.2	dB
In-band Ripple		824 to 849 MHz	_	1.0	1.5	dB
Absolute		DC to 800 MHz	20	25		dB
Out-of-band Attenuation		869 to 894 MHz	20	25	—	dB
Allendation		894 to 3000 MHz	15	20	_	dB
In-band VSWR		824 to 849 MHz	_	1.7	2.0	
	C ₁			7		pF
Matching Constants	L ₁			9	—	nH
	C ₂			6		pF
	L ₂			11		nF

Example 2. AMPS Specification (Rx) Part Number F5CB-881M50-G201

					Ta	= -30 to 70°0
				Rating		
Item	Symbol	Condition	Minimum	Typical	Maximum	Unit
Insertion Loss	և	869 to 894 MHz	—		4.5	dB
In-band Ripple		824 to 849 MHz	—	—	1.5	dB
		DC to 824 MHz	20			dB
		824 to 849 MHz	20	_		dB
Absolute Out-of-band		917 to 939 MHz	18			dB
Attenuation		947 to 1049 MHz	30	-	-	dB
		1049 to 3000 MHz	15		—	dB
In-band VSWR		869 to 894 MHz	_	1.8	2.0	
	C ₁			6		pF
Matching Constants	L ₁			7		nH
matering constants	C ₂			7		pF
	L ₂			9		nF

ELECTRICAL CHARACTERISTICS - EXAMPLES (Continued)

				Rating		
ltem	Symbol	Condition	Minimum	Typical	Maximum	Unit
Insertion Loss	l <u>i</u>	872 to 900 MHz		4.5	5.0	dB
		900 to 905 MHz	—	5.5	6.5	dB
In-band Ripple		872 to 905 MHz	—	—	2.5	dB
		DC to 847 MHz	20	25	_	dB
•		847 to 860 MHz	8	12	-	dB
Absolute Out-of-band		917 to 920 MHz	10	13	—	dB
Attenuation		920 to 922 MHz	13	15	_	dB
		922 to 950 MHz	20	23		dB
		962 to 995 MHz	30	33	-	dB
		995 to 3000 MHz	15	20	_	dB
In-band VSWR		872 to 905 MHz		2.0	2.5	
	C ₁			7	-	pF
	L ₁			7	_	nH
Matching Constants	C ₂			6	. 	pF
	L ₂			9		nF

Example 3. ETACS Specification (Tx) Part Number F5CB-888M50-G201

ELECTRICAL CHARACTERISTICS - EXAMPLES (Continued)

Example 4. ETACS Specification (Rx) Part Number F5CB-933M50-G201

		Τ		Rating	<u></u>	=30 to 70°C
item	Symbol	Condition	Minimum	Typical	Maximum	Unit
Insertion Loss	ار	917 to 947 MHz		4.5	5.0	dB
insenion Loss		947 to 950 MHz		5.5	6.5	dB
In-band Ripple		917 to 950 MHz		1.0	2.5	dB
		DC to 872 MHz	20	25	_	dB
		872 to 900 MHz	15	18	_	dB
		900 to 902 MHz	13	15		dB
Absolute		902 to 905 MHz	8	13	_	dB
Out-of-band Attenuation		962 to 965 MHz	10	15		dB
		965 to 970 MHz	15	18		dB
		970 to 995 MHz	20	25	-	dB
		1005 to 1040 MHz	30	33	—	
		1040 to 3000 MHz	15	20		
In-band VSWR		917 to 950 MHz		20	2.5	
	C ₁			6		pF
Matching Constants	L1			6		nH
matching constants	C ₂			7	_	pF
	L ₂			8	_	nF

Example 5. NMT Specification (Tx) Part Number F5CB-902M50-G201

					Ta	, =30 to 70°0	
				Rating			
ltem	Symbol	Condition	Minimum	Typical	Maximum	Unit	
Insertion Loss	ار	890 to 915 MHz		4.0	4.5	dB	
In-band Ripple		890 to 915 MHz		1.3	2.0	dB	
		DC to 850 MHz	20	25		dB	
		850 to 870 MHz	15	22		dB	
Absolute Out-of-band		935 to 960 MHz	20	28	_	dB	
Attenuation		1012 to 1058 MHz	30	33		dB	
		1058 to 3000 MHz	15	20	_	dB	
In-band VSWR		890 to 915 MHz	_	1.5	2.0		
	C ₁			5		pF	
Matching Constants	L ₁			6	_	nH	
Matching Constants	C ₂			6		pF	
	L2			9		nF	

--30 to 70°C

5

ELECTRICAL CHARACTERISTICS - EXAMPLES (Continued)

Example 6. N	IMT Specification (Rx)
Part Number	F5CB-947M50-G201

				Rating		
Item	Symbol	Condition	Minimum	Typical	Maximum	Unit
Insertion Loss	և	935 to 960 MHz	-	4.0	4.5	dB
In-band Ripple		935 to 960 MHz		1.3	2.0	dB
		DC to 890 MHz	20	25	_	dB
		890 to 915 MHz	18	22	—	dB
Absolute		980 to 1005 MHz	18	30		dB
Out-of-band Attenuation		1012 to 1058 MHz	28	32	_	dB
		1089 to 1115 MHz	30	32		dB
		1115 to 3000 MHz	15	20	_	dB
In-band VSWR		935 to 960 MHz		1.5	2.0	
	C ₁	-		6		pF
Matching Constants	L1	_	-	6		nH
matching constants	C ₂	-		7	_	pF
	L ₂	<u></u>		9		nF


Example 7. NTACS Specification (T_X) Part Number F5CB-911M50-G201

				Specification		
Parameter	Symbol	Condition	Minimum	Typical	Maximum	Unit
Insertion Loss	١	898-925 MHz	—	4.0	4.5	dB
In-band Ripple	,	898-925 MHz	_	1.5	2.0	dB
		DC-815 MHz	25	27		dB
Absolute		815-870 MHz	22	25	—	dB
Out-of-Band		1008-1100 MHz	30	33	<u></u>	dB
Attenuation		1100-3000 MHz	15	20	—	dB
In-band VSWR		898-925 MHz	_	1.8	2.0	
	C ₁	-		6	· _	pF
Matching Constants	L ₁	-	-	7	_	nH
	C ₂		—	5	_	pF
	L ₂		-	10	_	nH

ELECTRICAL CHARACTERISTICS - EXAMPLES (Continued)

Example 8. NTACS Specification (R_X) Part Number F5CB-856M50-G201


		Т,	, =30 to 70°				
			Specification				
Parameter	Symbol	Condition	Minimum	Typical	Maximum	Unit	
Insertion Loss	l.	843-870 MHz	_	4.0	4.5	dB	
In-band Ripple		843-870 MHz	_	1.5	2.0	dB	
		DC-814 MHz	22	25		dB	
Absolute		898-935 MHz	22	25		dB	
Out-of-Band		935-1100 MHz	30	33		dB	
Attenuation		1100-3000 MHz	15	20		dB	
In-band VSWR		843-870 MHz	_	1.8	2.0		
	C ₁			7		pF	
Matching Constants	L ₁	_	_	8		nH	
	C ₂			7		pF	
	L2		_	9	_	nH	



Below is an example of the AMPS-Tx filter input and output characteristics with compensating L&C components.


PART NUMBER DESIGNATION

-




F5CB Series

PACKAGE DIMENSIONS



PACKAGE MARKING


- - -




F5CB Series

PACKAGING: Reel Type

1. Reel Dimension




2. Package Style



5

PACKAGING: Reel Type (Continued)

3. Tape Dimension



5

F5CB Series

-

October 1990

FUJITSU

DATA SHEET

M2 Series (D100) Piezoelectric Device (Voltage Controlled Oscillator)

The M2 series (D100) voltage controlled oscillators (VCO) operate in the frequency range of 4 to 30 MHz.

The M2 series VCOs use a single LiTaO $_3$ (lithium tantalate) piezoelectric crystal with a high electromechanical coupling coefficient for stable and wide variable frequency width.

- Wider variable frequency width than quartz crystals: ±0.2% or more
- High stability (100 times more stable than LC configuration)
- Excellent carrier noise ratio
- Hermetically sealed in a metal case for high reliability in severe environmental conditions
- Compatible with 14-pin DIP IC packages


ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Power Supply Voltage	V _{cc}	-0.5 to 7.0	V
Input Control Voltage	V _{IN}	-0.5 to 10	v
Output Voltage	Vout	-0.5 to V _{CC} +0.5	V
Output Current	I _{OUT}	±25	mA
Operating Temperature	Ta	30 to +85	°C
Storage Temperature	T _{STG}	-40 to +100	°C
Oscillation Frequency Range		4 to 30	MHz

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Ratings	Unit
Power Supply Voltage	V _{cc}	4.75 to 5.25	v
Input Control Voltage	V _{IN}	0.5 to 5.0	V
Operating Temperature	Ta	–30 to +85	°C

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

STANDARD FREQUENCIES


8.192 MHz	14.318 MHz	17.734 MHz	21.053 MHz	25.175 MHz
9.408 MHz	16.000 MHz	18.432 MHz	21.477 MHz	27.338 MHz
11.290 MHz	16.257 MHz	18.816 MHz	22.579 MHz	28.224 MHz
11.580 MHz	16.384 MHz	20.480 MHz	24.576 MHz	28.636 MHz
12.288 MHz	16.934 MHz			

ELECTRICAL CHARACTERISTICS

DC Characteristics

			Ratings		
Item	Symbol	Condition	Minimum	Maximum	Unit
Output Level	Vout	See the measuring circuit diagram	0.5		V _{P-P}
Power Supply Current	Icc	Load open	_	15	mA


Measuring Circuit Diagram




AC Characteristics

			Ratings			
Item	Symbol	Condition	Minimum	Maximum	Unit	Remarks
	fosc	V _{IN} = 2.5 V	0.05	+0.05	%	
Oscillation Frequency	f _H	V _{IN} = 4.5 V	+0.15	-	%	Nominal frequency reference
	fL	V _{IN} = 0.5 V		-0.15	%	V _{CC} = 5 V, T _a = 25°C
Frequency Voltage Stability	$\Delta f, V_{CC}$	V _{CC} = 4.75 V V _{CC} = 5.25 V	200	200	ppm	5 V reference, V _{IN} = 2.5 V
Frequency Temperature Stability	∆f, T _a	V _{IN} = 0.5 V V _{IN} = 4.5 V	-500	500	ppm	25°C reference -10° to 70°C, T _A = 25°C


STANDARD CHARACTERISTICS: Part Number: M2DA-8M1920-D100





STANDARD CHARACTERISTICS:

Part Number: M2DA-12M288-D100



V_{IN} = 2.5 V Oscillation frequency change (ppm) 1,000 500 0 --500 -1,000 -1,500 -2,000 4.50

5.00

Power Supply Voltage (V)


5.25

5.50

4.75


5-20

STANDARD CHARACTERISTICS: Part Number: M2DA-28M636-D100




M2 Series (D100)

Oscillation Spectrum




APPLICATION CIRCUIT EXAMPLES

Example 1. Connection to CMOS



Example 2. Connection to LS TTL (or CMOS)



PART NUMBERING SYSTEM

[Part Number Example]

M2DA-00000 - D000 (1) (2)


() Frequency designation: Designates the nominal frequency in six alphanumeric characters. M indicates the decimal point in MHz.

Frequency	Designation
8.192 MHz	8M1920
9.408 MHz	9M4080
11.290 MHz	11M290
11.580 MHz	11M580
12.288 MHz	12M288
14.318 MHz	14M318
16.000 MHz	16M000
16.257 MHz	16M257
16.384 MHz	16M384
16.934 MHz	16M934
17.734 MHz	17M734

Frequency	Designation
18.432 MHz	18M432
18.816 MHz	18M816
20.480 MHz	20M480
21.053 MHz	21M053
21.477 MHz	21M477
22.579 MHz	22M579
24.576 MHz	24M576
25.175 MHz	25M175
27.338 MHz	27M338
28.224 MHz	28M224
28.636 MHz	28M636


(2) Serial Number (of the Series): Standard: 100 Non-standard products: 001 to 099

MARKING



M2 Series (D100)

DIMENSIONS



October 1990

FUĴITSU

M2 Series (D300) Piezoelectric Device (Voltage Controlled Oscillator)

DATA SHEET

The M2 series (D300) voltage controlled oscillators (VCO) operate in the frequency range of 4 to 30 MHz. The M2 series VCOs use a single LiTaO₃ (lithium tantalate) piezoelectric crystal with a high electromechanical coupling coefficient for stable and wide variable frequency width.

This module incorporates three VCOs for the three sampling frequencies used in digital audio equipment (32, 44.1, and 48 kHz). The frequencies are selected by external signals.

- Clock replay in response to three sampling frequencies (32, 44.1 and 48 kHz), is contained in one module
- Wider variable frequency width than in quartz crystals: ±0.1% or more
- Excellent stability for signal noise reproduced by high quality of the lithium tantalate
- 100 times more stable than VCOs of LC and TTL-IC configuration
- Three sampling frequencies controlled at CMOS logic level
- SIP packaged for high-density mounting of devices
- Compatible with the Electronic Industry Association of Japan (EIAJ) digital I/O Standard Type II (consumer digital audio equipment), Level I (high-resolution mode) and Level II (standard resolution mode)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Power Supply Voltage	V _{cc}	-0.5 to 7.0	v
Input Control Voltage	V _{IN}	-0.5 to 10	v
Output Voltage	V _{OUT}	-0.5 to V _{cc} +0.5	v
Output Current	lout	±25	mA
Operating Temperature	Ta	-30 to +85	°C
Storage Temperature	T _{STG}	-40 to +100	°C

Negative value of current means that the current flows from the device.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Ratings	Unit
Power Supply Voltage	V _{cc}	4.75 to 5.25	v
Input Control Voltage	V _{IN}	0.5 to 5.0	V
Operating Temperature	Ta	-20 to +70	°C

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

C 1990 by FUJITSU LIMITED



(Front View) Vcc 16 F0 15 F1 14 GND 13 GND 12 GND 11 GND 10 GND 9 8 VIN GND 7 e GND 5 GND 4 VOUT 3 GND 2 Vcc Terminal Description

No.	Name	
1, 16	V _{CC}	Power Supply Terminal
3	Vout	Output Terminal
8	V _{IN}	Control Voltage Intput Terminal
2, 4, 5, 6, 7, 9, 10, 11, 12,13	GND	Grounding Terminal ¹
14	F1	Frequency Switching Terminal ²
15	FO	Frequency Switching Terminal ²

Terminal

- The GND terminal and the V_{CC} terminals are not connected inside the module. So be sure to route them on the PC board.
- 2 The F1 and F0 bits switch the oscillation frequencies. The F1 and F0 bits are equivalent to bits 25 and 24 of the EIAJ Digital I/O Standard.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

STANDARD COMBINATION OF FREQUENCIES

	f ₀₁ (L)	8.192 MHz	32 kHz x 256
Type A (n = 256)	f ₀₂ (M)	11.290 MHz	44.1 kHz x 256
	f ₀₃ (Н)	12.288 MHz	48 kHz x 256
Type B (n = 384)	f ₀₁ (L)	12.288 MHz	32 kHz x 384
	f ₀₂ (M)	16.934 MHz	44.1 kHz x 384
	f ₀₃ (H)	18.432 MHz	48 kHz x 384
Type C (n = 512)	f ₀₁ (L)	16.384 MHz	32 kHz x 512
	f ₀₂ (M)	22.579 MHz	44.1 kHz x 512
	f ₀₃ (Н)	24.576 MHz	48 kHz x 512


5

SWITCHING BIT DESIGNATION

F1	FO	Oscillation Frequency
н	н	f ₀₁ (L): 32 kHz x n
L	L	f ₀₂ (M): 44.1 kHz x n
Н	L	f₀₃ (H): 48 kHz x n
L	Н	Stop

Note: n = 256, 384, 512

BLOCK DIAGRAM




ELECTRICAL CHARACTERISTICS

DC Characteristics

-

				Ratings			
Item		Symbol	Condition	Minimum	Normal	Maximum	Unit
Output Voltage	H	V _{OH}	l _{OH} = -20 μA	V _{cc} 0.5	5.0		v
	L	V _{OL}	l _{oL} = 20 μA	—	0.0	0.5	v
Power Supply Current		lcc	Not Loaded	_	4.6	15	mA

Measuring Circuit Diagram




AC Characteristics

			Rat	ings		
Item	Symbol	Condition	Minimum	Maximum	Unit	Remarks
Oscillation Frequency One	f _{H1}	V _{IN} = 4.5 V	1.0015f ₀₁	-	MHz	
	f _{L1}	V _{IN} = 0.5 V	_	0.9985f ₀₁	MHz	
Oscillation Frequency Two	f _{H2}	V _{IN} = 4.5 V	1.0015f ₀₂	—	MHz	Nominal frequency F ₀ reference
	f _{L2}	V _{IN} = 0.5 V		0.9985f ₀₂	MHz	
Oscillation Frequency Three	f _{H3}	V _{IN} = 4.5 V	1.0015f ₀₃	-	MHz	
	f _{L3}	V _{IN} = 0.5 V	_	0.9985f ₀₃	MHz	
Frequency Voltage Stability	∆f (V _{CC)}	V _{CC} = 4.75 to 5.25 V	-100	100	ppm	5 V reference, V_{IN} = 0.5, 4.5 V
Frequency Temperature Stability	Δf (T _{a)}	T _a = −20 to +70°C	500	500	ррт	25°C reference V _{IN} = 0.5, 4.5 V


STANDARD CHARACTERISTICS

1A. Control Voltage and Oscillation Frequency Changes Part Number: M2SC-12M288-D300




STANDARD CHARACTERISTICS

1B. Control Voltage and Oscillation Frequency Changes Part Number: M2SC-18M432-D300



STANDARD CHARACTERISTICS


1C. Control Voltage and Oscillation Frequency Changes Part Number: M2SC-24M576-D300



5


2. Oscillation Spectrum

Part Number: M2SC-18M432-D300 Example of $f_{03} = 18.432$ MHz



3. Frequency Switch Oscillation Startup Characteristics


The characteristics in the circuit below were measured with V_{CC} = 5.0 V and V_{FC} = 5.0 V.




M2 Series (D300)

4. Frequency and Switching Oscillation Startup Characteristics

A. Condition: Stop \rightarrow 12.288 MHz



C. Condition: Stop \rightarrow 18.432 MHz



5

M2 Series (D300)

PART NUMBERING SYSTEM

[Part Number Example]

M2SC-00000 - D 000 ∩


(2)

(1) Frequency designation: Designates the highest frequency of the combined nominal frequency types in six alphanumeric characters. M indicates the decimal point in MHz.


Frequency	Designation
(12.288 MHz)	Type A: 12M288
(18.432 MHz)	Type B: 18M432
(24.576 MHz)	Type C: 24M576

(2) Serial numbers of the series: Standard for the M2 series (D300): D300

MARKING



DIMENSIONS



M2 Series (D300)

October 1990

FUĴITSU

DATA SHEET

M3 Series (D001) Piezoelectric Device (Voltage Controlled Oscillator)

The M3 series voltage controlled oscillators (VCO) operate in the frequency range of 50 to 300 MHz. The M3 series VCOs use a single LiTaO₃ (lithium tantalate) piezoelectric crystal with a high electromechanical coupling coefficient and a SAW resonator that has an original configuration. The M3 series VCOs oscillate directly in the VHF band up to 300 MHz, and have a wide variable frequency width and high temperature stability.

- Direct oscillation at high frequencies: 50 to 300 MHz
- Wide variable frequency width: 800 ppm/V minimum (0.5 to 4.5 V)
- Superb temperature characteristics: Within ±200 ppm (0 to 60°C)
- · High-precision oscillation frequency, ready for use without adjustment
- High reliability due to hermetically sealed package
- High carrier noise ratio: -90 dB or less (12.5 kHz detuning, 8 kHz band)
- · Compact size: Compatible with 16-pin DIP IC packages
- Frequency offset by built-in offset terminal
- Three types of standard frequencies available

ABSOLUTE MAXIMUM RATINGS


Parameter	Symbol	Ratings	Unit
Power Supply Voltage	V _{cc}	0.5 to 7.0	v
Input Control Voltage	V _{IN2}	-0.5 to 7.0	v
Operating Temperature	Ta	0 to 60	°C
Storage Temperature	T _{STG}	-40 to 85	°C
Control Polarity		Positive Polarity	
Oscillation Frequency Range		50 to 300	MHz

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Ratings	Unit
Power Supply Voltage	V _{cc}	5.0	V
Input Control Voltage	V _{IN2}	0.5 to 4.5	V
Operating Temperature	Ta	0 to 60	°C

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

C 1990 by FUJITSU LIMITED



Terminal No.	Terminal Name	Description
1	V _{IN1}	Offset Terminal
7	GND	Grounding Terminal
8	V _{OUT}	Oscillation Output Terminal
9	V _{CC}	Power Supply Terminal
16	V _{IN2}	Control Voltage Input Terminal

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

STANDARD FREQUENCIES


Frequency	Application	Part Number
74.25 MHz	Professional HDTV	M3DA-74M250-D001
97.2 MHz	Transmission Standard HDTV	M3DA-97M200-D001
115.52 MHz	Broad-band ISDN	M3DA-155M52-D001

ELECTRICAL CHARACTERISTICS

			Ratings				
ltem	Symbol	Condition	Minimum	Typical	Maxi- mum	Unit	Remarks
Oscillation Frequency Deviation	Δf _o	V _{IN2} = 2.5 V	500	—	+500	ppm	f _o reference
Variable Width of Oscillation Frequency	$\frac{(f_H - f_L)}{f_o}$	V _{IN2} = 0.5 V V _{IN2} = 4.5 V	800	—	—	ppm/V	
Temperature Stability of Oscillation Frequency	Δf (T _a)	V _{IN2} = 2.5 V	-200	—	+200	ppm	25°C reference, T _a = 0 to 60°C
Output Level	Pout	V _{IN2} = 2.5 V	0	5	7	dBm	50 Ω termination
Output Level Stability	ΔP (V _F)	V _{IN2} = 0.5 V V _{IN2} = 4.5 V	-2	_	+2	dB	V _{IN2} = 2.5 V reference
Output Level Temperature Stability	ΔP (T _a)	V _{IN2} = 2.5 V	-2	—	+2	dB	25°C reference, T _a = 0 to 60°C
Current Consumption	lcc				30	mA	
Oscillation Frequency Power Supply Voltage Fluctuation	Δf (V _{cc})	V _{IN2} = 2.5 V	-50	_	+50	ppm	V _{CC} = 5 V refer- ence, ±5%


STANDARD CHARACTERISTICS The examples below show characteristics of the M3 VCO devices at 155.52 MHz.

Example 1. Frequency Variable Characteristics




STANDARD CHARACTERISTICS (Continued)

Example 2. Temperature Characteristics



Example 3. Oscillation Spectrum



PART NUMBERING SYSTEM

(Part Number Example)

M3DA-00000 - D 000 () (2)


(1) Frequency designation: Designates the nominal frequency in six alphanumeric characters. M indicates the decimal point in MHz.

Frequency	Designation
74.25 MHz	74M250
97.2 MHz	97M200
115.52 MHz	115M52

5

Serial Number (of the series): Standard: 001 Non-standard products: 001 to 099

PACKAGE DIMENSIONS



October 1990

DATA SHEET =

M3 Series (D101) Piezoelectric Device

Modulator, 50 MHz to 300 MHz

These piezoelectric modulators feature direct oscillators (50 MHz to 300 MHz). The piezoelectric modulator uses a lithium tantalate piezoelectric single crystal (LiTaO₃) with a high electromechanical coupling coefficient. The piezoelectric modulator employs an exclusive SAW resonator. The piezoelectric modulator can be used in direct modulation applications needing high modulation sensitivity and a high signal-to-noise ratio in the VHF band (up to 300 MHz).

- High frequency direct modulation: 50 to 300 MHz
- High modulation sensitivity: 800 ppm/V min. (0.5 to 4.5 V)
- Excellent modulation distortion ratio: 40 dB max. (1 kHz to 1.75 kHz dev.)
- Excellent signal noise ratio: -50 dB max.
- Excellent temperature characteristic: ±200 ppm max. (-20 to 70°)
- Highly reliable hermetically sealed package
- Compatible with 14-pin DIP IC packages


ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Power Supply Voltage	V _{cc}	-0.5 to 7.0	ν.
ML Pin Input Voltage	V _{ML}	-0.5 to 10	v
MM Pin Input Voltage	V _{MM}	-0.5 to 7.0	v
ML Pin Modulation Polarity		Positive	
MM Pin Modulation Polarity		Negative	
Operating Temperature	Ta	-20 to +85	°C
Storage Temperature	T _{STG}	-40 to +100	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Ratings	Unit
Power Supply Voltage	V _{cc}	4.75 to 5.25	V
ML Pin Input Voltage	V _{ML}	2.5	V
Operating Temperature	Ta	-20 to 70	°C

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Terminal No.	Terminal Name	Description
1	ML	Control Voltage Input Terminal
4	MM	Modulation Input
7	GND	Grounding Terminal
8	Vout	Oscillation Output Terminal
14	Vcc	Power Supply Terminal

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

TSU

C 1990 by FUJITSU LIMITED

STANDARD FREQUENCY

Standard Frequency	Application	Part Number		
145.0 MHz	Mobile Phone	M3DA-145M00-D101		

ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0 V)

				Ratings		Γ			
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks	
Oscillation Frequency Deviation		∆f₀	V _{ML} = 2.5 V	-300	-	+300	ppm	fo reference	
Variable Width of Oscillation Frequency		$\frac{(f_H - f_L)}{f_o}$	V _{ML} = 0.5 V V _{ML} = 4.5 V	800	_	_	ppm/V		
Temperature Stability of Oscillation Frequency		∆f (T _a)	V _{ML} = 2.5 V	-200	_	+200	ppm	25°C reference, T _a = -20 to 70°C	
Output Level	* · ·	POUT	V _{ML} = 2.5 V	-5	-3	1	dBm	50 Ω termination	
Output Level Stability		ΔP (V _F)	V _{ML} = 0.5 V V _{ML} = 4.5 V	-2	_	+2	dB	V _{ML} = 2.5 V reference	
Output Level Temperature Stability		ΔP (T _a)	V _{ML} = 2.5 V	-2	·	+2	dB	25°C reference, $T_a = -20$ to 70°C	
Current Consumption		I _{CC}		—	_	10	mA		
Oscillation Frequency Power Supply Voltage Fluctuation		∆f (V _{cc})	V _{ML} = 2.5 V	50	_	+50	ppm	±5% at V _{CC} = 5 V reference	
	Modulation Distortion (1 KHz tone)		1.75 kHz DEV	_	_	-40	dB		
			3.5 kHz DEV	_	_	-40	dB	15 kHz LPF	
Modulation Characteristic			5.0 kHz DEV		_	-40	dB		
	Signal to Noise Ratio		1.75 kHz DEV		_	-50	dB	300 to 3 kHz	
	Modulator Input Impedance	9		10			κΩ		

PART NUMBERING SYSTEM

() (2)

1 Frequency Designation:

The standard frequency is designated in six alphanumeric characters. M is used to designate the decimal point in MHz. Refer to STANDARD FREQUENCY. Example: 145.0 MHz device is designated as 145M00.

(2) Serial Number:


The serial number is assigned from 101 to 199 (with 101 as the standard).

M3 Series (D101)


PACKAGE MARKING

-

- -



PACKAGE DIMENSIONS




SAW MODULATOR CHARACTERISTICS

M3DA-145M00-D101

item		Rating	Characteristics	Remarks
Output Freque	ncy	145.0 MHz	144.997 MHz	v _C = 2.5 V
Current Consu	Imption	10 mA or less (with buffer)	7.3 mA	
Output Level		–3 dBm ±2 dB	–2.00 dBm	v _C = 2.5 V
Spurious Resp	onse Ratio	Higher harmonic < 4 dB at 2 f₀ (290 MHz)	–7.3 dB	
	Power Supply Fluctuation	Within ± 50 ppm for 5 V ± 0.25 V	+6.00 ppm -5.80 ppm	
Frequency Stability	AFC-F-F Characteristic	\pm 550 ppm or more for 2.5 V \pm 1 V	-789 ppm +1016 ppm	
	Temperature Characteristic	Within ±300 ppm for –35 to +85	+66 ppm +41 ppm	
AFC Voltage Versus Output Frequency Characteristics		At 25 \pm 5°C, the AFC voltage for the output frequency of 145 MHz is V _C = 2.5 V \pm 0.3 V	2.501 V	·
		At -20 +85°C, the AFC voltage for the output frequency of 145 MHz is V_C = 2.5 V \pm 0.3 V	2.476 V 2.459 V	–20°C +85°C
	Modulation Input Level	–28 dBm ±3 dB (600 W) 1 KHz ±3.5 kHz DEV [*]	–26.1 dB	15 kHz LPF
	Modulation Distortion Ratio	–35 dB or less 1 kHz (±1.75 kHz DEV)* –30 dB or less 1 kHz (±3.5 kHz DEV)* –20 dB or less 1 kHz (±5.0 kHz DEV)*	–46 dB –49 dB –48 dB	15 kHz LPF
Modulation Characteristic	Modulation Characteristic	< ± 1 dB/20 Hz to 5 kHz ± 5 kHz DEV*		
	Signal Noise Characteristic	< −50 dB ±1.75 kHz DEV*	–55 dB	300 to 3 kHz


*Adjust the control voltage for an oscillation frequency of 145 MHz for the modulation characteristic.

Test Circuit




M30A-145M00-D101 MODULATION FREQUENCY CHARACTERISTICS

-- --



SAW MODULATOR CHARACTERISTIC DATA

M3DA-145M00-D101




V-F Characteristic

SAW MODULATOR CHARACTERISTIC DATA (Continued)

M3DA-145M00-D101

No. ES-38 O



M3 Series (D101)

- Section 6

Cordless Telephone Integrated Circuits — At a Glance

_

- - -

Page	ge Device Description		Package Options		
6–3	MB86460A	Modem with Internal Voice-Band Filters	48-pin	Plastic	FPT
625	MB87002	CMOS 1200 bps MSK Modem	16-pin	Plastic	DIP, FPT

Telecommunications Data Book

May 1991 Edition 1.0

= DATA SHEET =

MB86460A MODEM WITH INTERNAL VOICE-BAND FILTERS

CMOS MODEM CIRCUIT WITH INTERNAL VOICE-BAND FILTERS FOR CORDLESS TELEPHONES


The MB86460 MSK (Minimum Shift Keying) modem IC contains a 1200-band MSK modem and voice-band filters.

The voice-band filter consists of transmit and receive bandpass filters, pre-emphasis/de-emphasis, and splatter filters arranged in an SCF configuration. In


addition, a limiter circuit is included. The MB86460 operates at low voltage (3.0 to 5.5 V) and is suitable for cordless telephone applications.

- On-chip voice-band filters and 1200-band MSK modem
- Low supply voltage requirements (3.0 to 5.5 V)
- Wide operating temperature range (T_A = -20°C to 70°C)
- · Standby function for low power consumption
- MSK frame detection
- · Frame synchronization selectable
- Full-duplex MSK modem
- Transmit/receive muting
- · Externally adjustable receive and transmit gain
- · Externally adjustable limiter level
- · Carrier/interference detection circuit
- The on-chip oscillator operates with 3.6864 or 3.456 MHz crystal (selectable).
- The on-chip serial interface reduces the number of signal lines
- CMOS I/O interface

Pin No.	vo	Pin name	Pin No.	1/O	Pin name	Pin No.	VQ	Pin name
1	0	EMPour	17	0	CC1	33	1	SD
2	1	СМРолт	18	-	CC2	34	0	SCK
3	0	CMPIN	19	1	VDDA	35	I	SEND
4	0	AF _{IN2}	20	0	Cour	36	Т	RST
5	1	AFIN1	21	1	DETIN	37	I	OSCIN
6	0	1/2 VDDOUT	22	0	DETour	38	0	OSCout
7	1	1/2 VDDIN	23	1	TEST	39	0	TDour
8	1	CC4	24	-	F/M	40	-	DG
9	0	CC3	25	0	Dour	41	-	AG
10	- I	DEM1	26	1	DSTB	42	0	MOD
11	0	DEM ₂	27	-	DCK	43	-	VDDD
12	0	EXPIN	28	-	Din	44	0	LIMour
13	1	EXPour	29	1	FCL	45	1	LIM
14	0	AFour	30	0	FDour	46	0	SAMPour
15	1	RAMPIN	31	0	RCK	47	Т	SAMPIN
16	0	RAMPour	32	0	RD	48	0	Sour



FUJITSU



This device contains circultry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright@ 1991 by FUJITSU LIMITED


ก

PIN DESCRIPTION

	Pin No.	Pin name	Function
	19	Vdda	Analog supply voltage (3.0 to 5.5 V).
Power	40	DG	Digital ground
supply pins	41	AG	Analog ground
P	43	VDDD	Digital supply voltage (3.0 V to 5.5 V). VDDD = VDDA is recommended.
	2	COMPour	Input from external compressor
	5	AFIN1	Inverting input of the input transmit amplifier The transmit input amplifier gain is adjusted by two external resistors, R1 and R2. R1 is connected to this pin and R2 connected between this pin and pin 4 (AF _{IN2}).
	7	1/2 V _{ddin}	Input to the 1/2 V_{DD} generator. A 1 μF bypass capacitor is usually connected from this pin to analog ground (pin 41)
	10	DEM	Inverting input of the receive input amplifier The receiver input amplifier gain is adjusted by two external resistors, R3 and R4. R3 is connected to this pin and R4 is connected between this pin and pin 11 (DEM ₂).
	13	EXPout	Input from external expander
	15		Inverting input of the receive summing amplifier
	21	DET _{IN}	Reference voltage input to the tone detector. With this pin open, the reference voltage level is $1/100 V_{DD}$.
Input pins	23	TEST	Input for pattern check mode selection When TEST is low, an internal pattern is loaded into the shift register on the rising edge of DCK. When TEST is high, data at DIN is loaded into the shift register ans data in the shift register is shifted out to Dour on the rising edge of DCK. This pin is pulled by up a high resistance.
	24	F/M	Mode selection input. When F/M is low, the mode selection pattern is set and checked. When F/\overline{M} is high, the frame synchronization pattern is set and checked.
	26	DSTB	Input serial signal strobe. An input serial signal is validated on the rising edge of DSTB.
	27	DCK	Input s <u>erial si</u> gnal clock. Serial data at D _№ is read in on the rising edge of DCK. (When TEST is high)
	28	Din	Input for serial signals from the microprocessor
	29	FCL	Frame detection latch clear input. When FCL is low, FD_{out} goes low. This pin is pulled up by a high resistance. FCL is pulled low to pull FD_{out} low after the frame synchronization pattern is set.
	33	SD	MSK modem data input
	35	SEND	Mutes transmit data to the MSK modem. A high on the SEND line enables data transmission.
	36	RST	Reset input. A low on RST resets all circuits. This pin is pulled up by a high resistance.

	Pin No.	Pin name	Function
	37	OSCIN	Internal oscillator inputs.
	38	OSCOUT	A 3.6864 or 3.456 MHz crystal is connected between OSC _{IN} and OSC _{OUT} .
Input pins	45	LIM	Limiter level adjustment input. The limiter level is set to 0.05 $V_{\text{DD}}\left(V\right)$ when this pin is left open.
	47	SAMPIN	Inverting input of the transmit summing amplifier
Input pin	8	CC₄	For demodulator external coupling capacitor. A 0.1 μ F capacitor is connected between
Output pin	9	CC₃	CC₃ and CC₄.
Output pin	17	CC1	For tone detector input external coupling capacitor. A 0.1 µF capacitor is connected
Input pin	18	CC₂	between CC1 and CC2.
	1	EMPout	Pre-emphasis output
	3	COMP ₁	Output to external compressor
	4	AF _{IN2}	Output of input transmit amplifier. The transmit input gain is adjusted with external registors connected to this pin and pin 5 (ΑF _{IN1}).
	6	1/2 VDDour	Output of the 1/2 V_{DD} reference. Internal circuit operation is referenced to the voltage on this pin.
	11	DEM₂	Output of receive input amplifier. The receive input amplifier gain is adjusted with external resistors connected to this pin and pin 10 (DEM ₁).
	12	EXP _{IN}	Output to external expander
Output pins	14	AFout	Output to external expander or de-emphasis
	16	RAMPout	Output of receive summing amplifier
	20	Соит	Output of tone detector. An external 0.1 μF capacitor is connected from this pin to ground complete the internal primary LPF configuration.
	22	DETout	Tone detector output. DET _{our} is high when the input to the tone detector (rms value) exceeds the reference voltage.
	25	Dout	Patter <u>n chec</u> k setting output When TEST is high, the rising edge of DCK triggers output of the pattern.
	30	FDout	Frame detection circuit output. FD _{our} goes high when a signal matching the frame synchronization pattern is output from RD after a reset.
	31	RCK	MSK modem receive clock output. RD data is output on the rising edge of RCK.
	32	RD	MSK modem receive data output
	34	SCK	MSK modem transmit clock output. SD data is read in on the rising edge of SCK.
	39	TDout	Test digital output
	42	MOD	Transmit output
	44	LIMOUT	Limiter output
	46	SAMPour	Output of the transmit summing amplifier
	48	Sout	MSK modulated signal output

~



6

6-6

CIRCUIT FUNCTIONS

The MB86460 consists of the transmit filters, receive filters, MSK modulator, MSK demodulator, digital circuits, and tone detector.

1. Transmit filters

The input amplifier AMP1 controls the gain of the transmitted VF signal. Gain is adjusted with external resistors R1 and R2. The input signal is then band-limited to 3.7 kHz or less by the transmit filter LPF1. The signal is then output at CMP_{IN} to an external compressor. We recommend forming an RC filter using external resistor R1, and external capacitor C1.

The compressor output signal is input to filter HPF2 at CMP_{out} for 6 dB/octave pre-emphasis. The pre-emphasis filter can be bypassed externally.

The pre-emphasis filter output is brought out at EMPour to the external summing network of summing amplifier AMP2, where the signal is summed with the MSK modulating signal. The signal then enters the limiter. The limiter level can be adjusted externally at the LIM pin.

The output of the limiter is then band-limited to 3 kHz by splatter filter LPF2 and output at the MOD pin. the transmitted VF signal can be muted externally.

2. Receive filters

Input amplifier AMP3 controls the gain of the received VF signal. Gain is adjusted by external resistors R3 and R4. The input signal is then band-limited to 0.23 kHz to 3.4 kHz by receive filters LPF4 and HPF3. The signal then enters filter LPF5, where the 6 dB/octave pre-emphasis is removed. The de-emphasis filter can be bypassed externally.

The output of the de-emphasis filter is brought out to the EXP_{IN} pin to an external expander. The expander output is then input to summing amplifier AMP4, where the signal is summed with tone, DTMF, or other signal. The signal is then output at RAMP_{out}. The receive VF signal can be muted externally.

3. MSK modulator

In the MSK modulator, a 1200-Hz (data 1) or 1800-Hz (data 0) sine-wave signal is generated for data input to pin SD in synchronization with transmit clock SCK. The MSK modulator signal then passes through pin S_{out} and enters summing amplifier AMP2, where the signal is summed with the transmit VF signal.

4. MSK demodulator

The received MSK signal passes through receive input amplifier AMP3. The signal then enters BPF1, where frequencies other than 1200 and 1800 Hz are eliminated. The signal passes through waveform-shaping circuit 1 and is A/D converted. The signal then enters the delay detector, where data is regenerated. The noise components in the regenerated data are filtered out by LPF3 and then the signal enters waveform-shaping 2, where A/D conversion is done again.

The digital phase-locked loop (DPLL) circuit recovers receive clock RCK from the regenerated data signal and outputs the regenerated data at the RD pin.

The MB86460 has a built-in frame-detection function for reducing microprocessor load. When the regenerated data output from pin RD matches the frame synchronization pattern, FD_{our} goes high. The frame synchronization pattern can be set externally.

5. Digital circuits

The digital circuits consist of the timing generator and serial interface. The timing generator generates basic clocks for the MSK modulator and demodulator, transmit filters, and receive filters, and consists of a 3.6864-MHz crystal and an on-chip oscillator and divider circuits.


The signal interface is used to set the standby mode, the bypass mode, and the frame synchronization pattern, and to enable or and disable the transmit/receive mute function. These operations are microprocessor-controllable through serial signal lines D_{IN} , DCK, DSTB, and F/\overline{M} .

6. Tone detector


The tone detector is used for interference or carrier detection during demodulation. The tone detector full-wave-rectifies the output of the receive LPF or demodulator BPF, smoothes the signal, and compares it with the reference to check for interference or carrier presence.

FUNCTION DESCRIPTIONS


- 1. Timing chart for the 1200-bps MSK modem
- 1. Modulation



2. Demodulation



3. Frame detection




2. Limiter

SAMPour input level (Vi)	LIMour output level (V.)	Condition
$\frac{V_{DD}}{2} - 0.25 > V_i$	$\frac{V_{DD}}{2} - 0.25$	LIM pin is open.
$\frac{V_{DD}}{2} - 0.25 \le V_i \le \frac{V_{DD}}{2} + 0.25$	Vi	
$\frac{V_{DD}}{2} + 0.25 < V_i$	$\frac{V_{DD}}{2} + 0.25$	$V_{DD} = 5.0 V$
$V_{LIM} > V_i$	VLIM	
$V_{\text{LIM}} \leq V_i \leq V_i - V_{\text{LIM}}$	Vi	LIM pin = VLIM
V _{DD} - V _{LIM} < V _i	V _{DD} – V _{LIM}	

3. Microprocessor interface (mode selection)

The serial interface selects the standby mode and mute mode.

① Data input timing (TEST is high, F/M is low)



FUNCTION DESCRIPTIONS

2 Data setting

D15D14D13D12D11D10	D9	D8	D7	D6 D5	D4 D3	D2 D1 D0	
				$\overline{/}$	$\overline{\mathcal{I}}$	7	
						Function	Explanation
					Selects th	e standby mode.	See the standby mode.
					Selects th	e mute mode.	See the mute mode.
						e pre-emphasis/ Isis bypass mode.	See the pre-emphasis/ de-emphasis bypass mode.
			L		Selects th	e compander bypass mode.	See the compander bypass mode.
		L		•	Selects th	e tone detector mode.	See the tone detector mode.
	L				Selects th	e crystal oscillator mode.	See the crystal oscillator mode.
					Selects th	e test mode.	See the test mode.

On reset, D15 to D3, D1, and D0 are set to 0, and D2 is set to 1.

٠	Standby	mode
	(D2, D1,	D0)



 Mode selection (Mn): n indicates values in binary notation for D2 (MSB) to D0 (LSB).

Block		Circuit	Mode						Remarks
	HOCK	Circua	MO	M1	M2	M3	M4	M5	nemarks
		AMP1	0	0	X	Х	X	Х	
Transmit		Prefilter 1	0	0	X	Х	X	Х	
		LPF1	0	0	X	х	X	Х	
		Postfilter 1	0	0	X	Х	X	Х	
		Prefilter 2	0	0	X	Х	X	Х	
	Voice-band filters	HPF2	0	0	X	Х	X	Х	
system	Tilters	Postfilter 2	0	0	X	Х	X	Х	
		AMP2	0	0	X	Х	X	Х	
		Limiter	0	0	X	Х	X	Х	
		LPF2	0	0	X	X	X	Х	
		Postfilter 3	0	0	X	Х	X	Х	
	MODEM	Modulator circuit	0	X	Х	Х	X	Х	
		AMP3	0	0	0	0	X	Х	
		Prefilter 3	0	0	0	0	X	Х	
		LPF4	0	0	0	Х	X	Х	
		HPF3	0	0	0	Х	X	Х	
	Voice-band filters	HPF4	0	0	0	Х	X	Х	
	Tillers	LPF5	0	0	0	Х	X	Х	
Receive		Postfilter 4	0	0	0	Х	X	Х	
system		AMP4	0	0	0	X	X	Х	
		Tone detector	0	0	0	0	X	Х	
		BPF1	0	X	0	0	X	Х	
	MSK	Waveform-shaping circuit 1	0	X	0	0	X	X	
	MODEM	LPF3	0	X	0	0	X	Х	
		Waveform-shaping circuit 2	0	X	0	0	X	Х	
		OSC	0	0	0	0	0	Х	
0	thers	1/2 V _{DD} reference	0	0	0	0	X	X	

Note: During reset, mode M4 is set.

O Active X Powered down

FUNCTION DESCRIPTIONS

 Mute mode (D4, D3)

D4 D3		"O"	44 7	Remarks
	Transmit mute selection	Active	Muted	SW0
	Receive mute selection	Active	Muted	SW1

• Pre-emphasis/de-emphasis bypass mode

(D6, D5)


		De-emphasis bypass selection	Used	Bypassed	SW3
		Pre-emphasis bypass selection	Used	Bypassed	SW2
			"0"	"1"	Remarks
•	6 D5			'	

Compander bypass mode

(D7)

	Compander bypass selection	Used	Bypassed	SW4
D7		*0"	*17	Remarks

· Tone detector mode (D8)




3.456 MHz

	L_ >	Crystal oscillator mode selection	3.6864 MHz	3
Note:	The internal	dividing ratio depends on the frequency o	f the crystal.	

· Test mode

(D15	to	D1	0)
------	----	----	----




Note: In no-test (normal operation) mode, set D12 and D13 to 0.

FUNCTION DESCRIPTIONS

4. Setting the frame synchronization pattern

The frame synchronization pattern is set via the serial interface pins. (16 bits) For strobe, use DSTB and set FM to high.

Data input timing (TEST is high, F/M is high)



ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Pin name	Minimum	Typical	Maximum	Unit
Supply voltage	Vdd	VDD	GND0.3	-	7	v
Input voltage	Vin	All input pins	GND-0.3	-	V _{DD} +0.3	v
Output voltage	Vour	All output pins	GND0.3	-	V _{DD} +0.3	v
Output current	lout	All output pins	-10	-	10	mA
Storage temperature	Tstg		-40	-	125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Pin name	Minimum	Typical	Maximum	Unit
Supply voltage	VDD	V _{DD}	3.0 *	5.0	5.5	v
Input voltage	Vin	All input pins	0		VDD	v
Analog output load resistance	R∟	All analog output pins	50	-	_	kΩ
Analog output load capacitance	CL	All analog output pins	-	-	30	pF
OSC pin load capacitance	Cosc	OSCIN, OSCOUT	20	30	50	pF
Operating temperature	TA		-20	25	70	°C

* The MB86460A operates down to 2.7 V, but electrical characteristics are not guaranteed from 2.7 V to 3.0 V.

ELECTRICAL CHARACTERISTICS

1. Transmit characteristics

		VDD = 5.0 10 5.5 V, TA = -					
Parameter	Symbol	Pin name	Condition	Minimum	Typical	Maximum	Unit
Transmit gain 1	Tgain1	AF _{ini} -MOD	Input: -27 dBV , 1 kHz R ₁ = R ₂ , R ₅ = R ₇ With pre-emphasis. Compander bypassed.	7.0	9.0	11.0	dB
Transmit mute	Tmute	AF _™ –MOD	Input: -27 dBV , 1 kHz R ₁ = R ₂ , R ₅ = R ₇ With pre-emphasis. Compander bypassed. Transmit muted.	45	· · _	_	dB
Transmit signal-to-noise ratio	Ts/N	AFint-MOD	Input: -27 dBV , 1 kHz R ₁ = R ₂ , R ₅ = R ₇ With pre-emphasis. Compander bypassed. Band: 50 Hz to 20 kHz	40	_	-	dB
Transmit distortion	T _{S/D}	AFINI-MOD	Same as above	-	-	40	dB
Receive gain	Rgaint	DEM1-RAMPout	Input: -26 dBV, 1 kHz $R_3 = R_4$, $R_8 = R_{10}$ With de-emphasis. Compander bypassed.	-1.0	0.0	1.0	dB
Receive mute	Rmute	DEM1-RAMPout	Input: -18 dBV , 1 kHz $R_3 = R_4$, $R_6 = R_{10}$ With de-emphasis. Compander bypassed. Receive muted.	45	-	-	dB
Receive signal-to-noise ratio	R _{S/N}	DEM1-RAMPout	$\begin{array}{ll} \mbox{Input:} -18 \mbox{ dBV, } 1 \mbox{ kHz} \\ \mbox{R}_3 = \mbox{R}_4, \mbox{ R}_8 = \mbox{R}_{10} \\ \mbox{With de-emphasis.} \\ \mbox{Compander bypassed.} \\ \mbox{Band:} 50 \mbox{ Hz to } 20 \mbox{ kHz} \end{array}$	40	_	-	dB
Receive distortion	Rs/D	DEM1-RAMPout	Same as above	-	-	-40	dB
Transmit gain 2	Tgain2	AFINI-EMPout	Input: -27 dBV , 1 kHz R ₁ = R ₂ With pre-emphasis. Compander bypassed.	-1.0	0.0	1.0	dB
Transmit gain 3	Tgaing	EMPour-MOD	Input:27 dBV, 1 kHz R₅ = R₁	8.0	9.0	10.0	dB
Transmit frequency characteristics	Tfa	AF _{int} -MOD	Input: -27 dBV R ₁ = R ₂ , R ₅ = R ₇ With pre-emphasis. Compander bypassed.	Sho	wn in Figu	re 1.	

V_{DD} = 3.0 to 5.5 V, T_{A} = –20 to 70 °C

Parameter	Symbol	Pin name	Pin name Condition		Minimum	Typical	Maximum	Unit
Receive frequency characteristics	Rfa	DEM1-RAMPour	R₃ = R₄, F With de-e	Input: -26 dBV $R_3 = R_4, R_5 = R_7$ With de-emphasis. Compander bypassed.		Shown in Figure 2.		
Demodulator BPF gain	Bgain	DEM1-CC1	Input: –1 1.5 kHz R₃ = R₄			0	1.5	dB
Demodulator LPF gain	Lgain	CC4–CC3	300 Hz	Input: -18 dBV, 300 Hz In test mode		-6.0	-	dB
Demodulator BPF frequency characteristics	Bfa	DEM,-CC;	Input: −18 dBV, R₃ = R₄	–18 dBV, 1200-1800Hz		- - - -	-30.0 - - - -30.0	dB
Demodulator LPF frequency characteristics	Lfa	CC₄–CC₃	In test mo	Input: -18 dBV, In test mode Reduced by 3 dB		800	-	Hz

-

 V_{DD} = 3.0 to 5.5 V, T_{A} = -20 to 70 °C

ELECTRICAL CHARACTERISTICS

. 2. DC characteristics

V_{DD} = 3.0 to 5.5 V, T_A = -20 to 70 °C

Parameter	Symbol		Pin name	Condition	Minimum	Typical	Maximum	Unit
	IDDO			Standby mode 0	3	8	14	mA
	I _{DD1}			Standby mode 1	2	6	11	mA
Supply current	I _{DD2}	VDD		Standby mode 2	1.5	5	8.5	mA
Cupply current	I _{DD3}	₩00		Standby mode 3	1.3	4.5	8.0	mA
	I _{DD4}			Standby mode 4	0.1	1.0	2.0	mA
	I _{DD5}			Standby mode 5	-	25	100	μA
Low-level input voltage	VIL	المالم الم	al incut size	· _	0	-	0.3 x V _{DD}	V
High-level input voltage	ViH	All digit	al input pins	-	0.7 x V _{dd}	-	V _{DD}	V
Low-level input current	lı.	SD, SE	ND, D _{IN}	$V_i = 0 V$	-10	1	10	μA
High-level input current	lн	DCK, D	STB, F/M	$V_1 = V_{DD}$	-10	-	10	μA
Low-level output voltage	Vol		al autaut aina	loL = 0.5 mA	0	-	0.2 x V _{dd}	۷
High-level output voltage	Vон	Air aigh	al output pins	loн = -0.5 mA	0.8 x V _{dd}	-	VDD	۷
Pull-up resistance	RLU	RST, T	EST	-	50	100	200	kΩ
Oscillation frequency		000	000	Mode 0	-	3.6864	-	MHz
	fosc	USCIN,	OSCout	Mode 1		3.456	-	MHZ
Analog input resistance 1	RAIN1	1/2 VD	Din	-	50	100	200	kΩ
Analog input resistance 2	Rainza	DETIN	Operating	Between this pin and 1/2 VDD	25	50	100	kΩ
Analog input resistance 2	Rain28	DETIN	At power down	Between this pin and ground	225	450	900	K52
Analog input resistance 3	Rainsa	LIMIN	Operating	Between this pin and 1/2 VDD	10	20	40	kΩ
Analog input resistance 3	Raingb	LININ	At power down	Between this pin and ground	90	180	360	N32
Analog output load resistance	R∟	Sout, S	CMPIN, EMPOUT, AMPOUT, MOD, LIMOUT, EXPIN, DUT	Between this pin and 1/2 V _{DD}	50	-	-	kΩ
Analog output load capacitance 1	C⊔	SOUT, S	CMPIN, EMPOUT, AMPOUT, MOD, LIMOUT, EXPIN, DUT	-	-	-	100	рF
Analog output load capacitance 2	CL2	Cout		<u> </u>	-	0.1	-	μF

Parameter	Symbol	Pin name	Con	dition	Minimum	Typical	Maximum	Unit
Analog input voltage range	Via	СМРолт		-	- <u>1</u> V _{DD}	-	<u>3</u> 4V₀₀	v
Analog output voltage range	Voa	AF _{IN2} , CMP _{IN} , EMP _{OUT} , SAMP _{OUT} , MOD, DEM ₂ , EXP _{IN} , RAMP _{OUT} , LIM _{OUT}	-		⊥V₀₀ 4	-	<u>3</u> ∨₀₀ 4	×
	V _{MOT1}		Operat	ing	0.16 x VDD	0.2 x V _{DD}	0.24 x V _{dd}	V₽₽₽
Modulator output voltage	V _{MOT2}	Sout	Operating Offset voltage		1/2V₀₀-0.3	1/2V _{DD}	1/2V _{DD} +0.3	v
	V _{мотз}		SEND = "L"		1/2V _{DD} -0.3	1/2V _{DD}	1/2Vpp+0.3	v
			The LIM pin is open.		1/2V _{dd} +0.04V _{dd}	1/2V _{dd} +0.05V _{dd}	1/2Vdd +0.06Vdd	v
Limiter high voltage	Volh	SAMPout-LIMout	LIM pin = V _{LIM}		1/2V _{DD} +0.8 x (1/2V _{DD} Vum)	1/2V _{DD} +1.0 x (1/2V _{DD} - Vum)	1/2V _{DD} +1.2 x (1/2V _{DD} - Vum)	v
			The LIM pin is open.		1/2V _{dd} -0.06V _{dd}	1/2V _{dd} -0.05V _{dd}	1/2V _{dd} -0.04V _{dd}	v
Limiter low voltage	Vdl	SAMP _{OUT} -LIM _{OUT}	LIM pin = V _{LIM}		1/2V _{DD} 1.2 x (1/2V _{DD} Vum)	1/2V _{DD} 1.0 x (1/2V _{DD} Vum)	1/2V _{DD} 0.8 x (1/2V _{DD} Vuм)	v
Tone detection level	Vdet		R₃ = R₄	The DET _{IN} pin is open.	<u>_1</u> V₀₀ 125	<u>_1</u> V∞ 100	<u>_1</u> V∞ 80	Vrms
				DET _{IN} pin = V _{DT}	1/12.5x (1/2Vdd-Vdt)	1/10x (1/2Vdd-Vdt)	1/8x (1/2Vdd-Vdt)	Vrms

$V_{DD} = 3.0$ to 5.5 V, $T_A = -20$ to 70 °C

ELECTRICAL CHARACTERISTICS

3. AC characteristics

 $V_{DD} = 3.0$ to 5.5 V, $T_A = -20$ to 70 °C

-


Parameter	Symbol	Pin name	Condition	Minimum	Typical	Maximum	Unit
SCK delay time 1	td _{sc1}	SCK	-	0	150	417	μs
SCK delay time 2	td _{sc2}	SCK		417	570	834	μs
SCK delay time 3	td _{sc3}	SCK	_	0	150	417	μs
FDO delay time 1	td _{FD1}	FDout	_	0	-	1	μs
FDO delay time 2	td _{FD2}	FDout	-	0	-	1	μs
SCK low width	twւs	SCK	-	390	417	444	μs
SCK high width	tw _{нs}	SCK	-	390	417	444	μs
SEND setup time	tS _{SE}	SEND	-	1	-	-	μs
SEND hold time	thse	SEND	-	1	-	-	μs
SD setup time	ts _{sp}	SD	-	1	-	-	μs
SD hold time	thso	SD	-	1	-	-	μs
Sour delay time 1	td _{so1}	Sout		0	-	20	μs
Sour delay time 2	td _{so2}	Sout		0	-	20	μs
Sour delay time 3	td _{so3}	Sout	-	0	-	10	μs
MSK input invalid time	td _{R1}	DEM ₁ , DEM ₂	-	0	-	10	ms
Number of fetched bits	N	-	DEM₁, DEM₂ No noise	-	-	15	bit
Demodulator delay time	td _{eo}	RD	N ≥ 15 DEM₁, DEM₂ No noise	1483	1900	2317	μs
RD timimg	td _{RD}	RD	-	-1	_	1	μs
RCK low width	tw⊾s	RCK	N ≥ 15 DEM₁, DEM₂ No noise	338	417	496	μs
RCK high width	tw _{HR}	RCK	N ≥ 15 DEM₁, DEM₂ No noise	338	417	496	μs
RST low width	tw⊾c	RST	-	20	-	-	μs
Digital input rise time	ţ.	RST, SEND, SD, D _{IN} , DCK, DSTB, TEST, F/M	_	-	_	100	ns
Digital input fall time	tr	RST, SEND, SD, D _™ , DCK, DSTB, TEST, F/M		-	-	100	ns

V_{DD} = 3.0 to 5.5 V, T_{A} = -20 to 70 °C

Parameter	Symbol	Pin name	Condition	Minimum	Typical	Maximum	Unit
D _{IN} setup time	tsp	Din	-	100	-	-	ns
D _{iN} hold time	th⊳	Din	-	100		-	ns
Strobe setup time	ts⊤	DSTB	-	100	-	-	ns
DCK low width	twւ₀	DCK	-	100	-	-	ns
DCK period	tw _{wD}	DCK	-	2	-	-	μs
Strobe low width	tw⊾	DSTB	-	100	-	-	ns
TEST setup time	ts _{TE}	TEST	-	100	-	-	ns
TEST hold time	thre	TEST	-	100	-	-	ns
F/M setup time	t SFM	F/M	-	100	-	-	ns
F/M hold time	them	F/M		100	-	-	ns
Dout delay time	tdo	Dout	-	0	-	1	μs


TIMING CHART

① MSK modem timing



- -

² Serial interface timing



6

TRANSMIT RECEIVE CHARACTERISTICS






Figure 1 Transmit frequency characteristics





DIMENSIONS



November 1990 Edition 3.0

DATA SHEET =

Value

Тур

_

_

_

Мах

7

Vpp + 0.3

 $V_{DD} + 0.3$

10

125

Min

GND - 0.3

GND ~ 0.3

GND ~ 0.3

-10


-55



1200 BPS MSK (Minimum Shift Keying) MODEM

The MB87002 is a 1200-bps CMOS minimum shift keying (MSK) single-chip modem for multichannel access (MCA) and radio communication application. Its operation at low supply voltages and low power consumption is especially suitable for portable application.

- Data rate: 1200–bps
- Low power consumption (20 mW with 5 V power supply)
- Low supply voltage operation: 3.0 to 5.5 V (5 V typical)
- On-chip crystal oscillator: 3.6864 MHz
- Switched-capacitor filter (SCF)
- Selectable timing regenerator pull-in characteristic (within 15 bits for high-speed, and within 25 bits for low-speed operation)
- Low external component count
- TTL compatible inputs and outputs



ABSOLUTE MAXIMUM RATINGS (See NOTE) Parameter Symbol Pin name

VDD

VIN

Vout

lour

TSTG

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 V_{DD}

All input pins

All output pins

All output pins

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright@ 1990 by FUJITSU LIMITED

Power Supply Voltage

Input Voltage

Output Voltage

Output Current

Storage Temperature


SU

6-25

PIN DESCRIPTIONS

Pin No.	Symbol	I/O	Functional descriptions
1	R/TC	1	Transmit-receive clock output control. When pulled high, the 1.2 kHz transmit clock is output from the CLOCK pin and DATAOUT becomes low. When pulled low, the 1.2 kHz receive clock is output from the CLOCK pin.
2	CLOCK	0	Transmit-receive clock output pin. When R/TC pin is pulled high, 1.2 kHz transmit clock is output. When R/TC pin is pulled low, the 1.2 kHz receive clock is output.
3	OSC1	I	Pin for external crystal (3.6864 MHz) connection.
4	OSC2	0	Pin for external crystal (3.6864 MHz) connection.
5	DATAOUT	0	Regenerated data output signal.
6	MSKOUT	0	Modulated signal output pin. $V_{DD}/2$ is output when the RESET pin is pulled low.
7	BPFIN	1	Demodulated signal input to the receive band-pass filter (BPF).
8	GND	-	Ground
9	1/2 VDD	0	V _{DD} /2 reference voltage output
10	TEST	Ι	Test function control signal input. In the normal mode, this pin is pulled high or left open. In the test mode, it is pulled low. In the test mode, the BPF IN pin directly accepts Waveform Shaping I and receive LPF input signals, and the DATA IN pin directly accepts Waveform Shaping II input signals. In this mode, the delay detection circuit signal is output from BPFOUT and the receive LPF signal is output from MSKOUT.
11	DPLLC	1	DPLL pull-in time control signal input. When pulled low, high-speed operation is selected. When pulled high, low-speed operation is selected.
12	BPFOUT	0	Receive BPF output pin.
13	RESET	1	Device reset signal input. A low on this pin resets all circuits. Pulled high or left open to enable device operation.
14	SEND	I	Data transmit enable. With the reset high or open, transmit signals are output when this pin is pulled low to high.
15	DATAIN	1	Transmit data input to the receive BPF.
16	VDD	-	Supply voltage pin (+3.0 to +5.5 V).

MB87002 BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

The timing generating section generates the clock signals required by the modulator and demodulator. The basic clock is generated by an internal oscillator and external crystal (3.6864 MHz).

Modulator uses a programmable DAC with a 6 bit resistor string. The MSKOUT output is 1200 Hz for input 1 and 1800 Hz for input 0 synchronized with transmit clock. Before the transmit signal is output, a fixed level of $1/2 V_{DD}$ is output by pulling the SEND pin low. The demodulator is composed of a band-pass filter (BPF), a delay detection circuit, a low-pass filter (LPF), and a digital phase-locked loop (DPLL). The BPF removes noise components from the 1,200 Hz and 1,800 Hz receive signals from the BPFIN pin and consists of a 10th-order Chebyshev switched-capacitor filter (SCF). The delay detection circuit, after conversion of the BPF output from analog to digital in the waveform shaping circuit, regenerates data by delay detection. The noise components of 800 Hz or higher. The DPLL extracts the receive clock from the regenerated data. The regenerated data is output from the DATAOUT pin synchronized with the receive clock. The DPLL has a tendency to degrade the bit error rate when the pull-in time is shortened. This IC allows users to choose between two pull-in times. When the DPLLC pin is pulled low, the high-speed mode is selected.

The on-chip 1/2 V_{bb} circuit supplies the reference voltage required by BPF, LPF, and waveform shaping circuits and reduces external circuitry and component count.

RECOMMENDED OPERATING CONDITIONS

D amage days	Course and	Pin name			- Unit	
Parameter	Symbol	Pin name	Min	Тур	Max	
Power Supply Voltage	Vdd	V _{DD}	3.0	5.0	5.5	v
Input Voltage	Vin	All input pins	0	-	Vdd	v
OSC1 Pin Load Capacitance	Cosc1	OSC1	25	-	50	pF
OSC2 Pin Load Capacitance	Cosc2	OSC2	25	_	50	pF
Analog Output Load Resistance	Rмо	MSKOUT	10	_	_	kΩ
Analog Output Load Capacitance	Смо	MSKOUT	-	-	30	pF
Operating Temperature	T₄	-	-10	-	70	°C

NOTE: Devices consisting of mixed analog and digital signal processing circuits are usually difficult to test. The MB87002 incorporates a test circuit which simplifies independent testing of the BPF, delay detection circuit, LPF and DPLL.

ELECTRICAL CHARACTERISTICS

DC characteristics (V_{DD} = 4.5 ~ 5.5 V)

					Value		
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit
Power Supply Current	IDD	V _{DD}			4	8	mA
Digital Input Low Voltage	Vu	RESET, SEND, DATAIN, DPLLC, R/TC, TEST		0	-	0.8	v
Digital Input High Voltage	ViH	RESET, SEND, DATAIN, DPLLC, R/TC, TEST		2.2	-	V _{DD}	v
Digital Input Low Current	հւ	SEND, DATAIN, DPLLC, R/TC	V _{IN} ≈ GND	-10	-	C	μΑ
Digital Input High Current	hн	RESET, SEND, DATAIN, DPLLC, R/TC, TEST	$V_{IN} = V_{DD}$	0	-	10	μА
Pull-up Resistance	Rplu	RESET, TEST		25	50	100	kΩ
Digital Output Low Voltage	Vol	DATAOUT, CLOCK	ί _{οι} = 2.0 mA	0	-	0.4	V
Digital Output High Voltage	V _{он}	DATAOUT, CLOCK	I _{он} = 1.0 mA	2.4	~	V _{DD}	V
Oscillator Frequency	OSCIN	OSC1, OSC2			3.6864	-	MHz
Analog Input Resistance 1	RAINT	BPFIN	Input pin-1/2 VDD	50	100	200	kΩ
Analog Input Voltage 1	V _{AIN1}	BPFIN		0.5	-	2.5	V _{P-P}
			Operation	0.8	1.0	1.2	Vpp
Analog Output Voltage 1	A _{OUT1}	MSKOUT	Offset voltage in operation	1/2 V _{DD} -0.3	1/2 V _{DD}	1/2 V _{DD} +0.3	v
······································			RESET = Low	1/2 V _{DD} -0.3	1/2 V _{DD}	1/2 V _{DD} +0.3	v
Receive BPF Absolute Gain	ABS ₁	-	Input frequency 1500 Hz	-1.0	0	1.0	dB
Receive BPF Frequency Characteristics	F,	-	0–300 Hz 900–1200 Hz 1200–1800 Hz 1800–2100 Hz 3000–5000 Hz Reference frequency 1500 Hz	-3.5 -1.0 -3.5 -		40.0 	dB dB dB dB dB
Receive LPF Cutoff Frequency	F٥	-	3 dB down		800	-	Hz
Receive LPF Absolute Gain	ABS₂	_	0 Hz < Input frequency ≤ 300 Hz	_	-6.0	-	dB


DC characteristics ($V_{DD} = 3.0 \sim 4.5 V$)


- · · · · · · · · · · · · · · · · · · ·				T.	▲ = 25°C		
Proceedan	Swaahal	Ola assas	Condition		Value		Unlt
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit
Power Supply Current	loo	VDD		-	-	8	mA
Digital Input Low Voltage	Vı∟	RESET, SEND, DATAIN, DPLLC, R/TC, TEST		0	-	0.6	v
Digital Input High Voltage	Vін	RESET, SEND, DATAIN, DPLLC, R/TC, TEST		2.2	-	VDD	v
Digital Input Low Current	lı.	SEND, DATAIN, DPLLC, R/TC	V _{IN} = GND	-10	-	0	μA
Digital Input High Current	lн	RESET, SEND, DATAIN, DPLLC, R/TC, TEST	$V_{\text{IN}} = V_{\text{DD}}$	0	-	10	μA
Pull-up Resistance	Rplu	RESET, TEST		25	50	100	kΩ
Digital Output Low Voltage	Vol	DATAOUT, CLOCK	l _{oL} = 0.5 mA	0	-	0.4	v
Digital Output High Voltage	Vон	DATAOUT, CLOCK	l _{он} = 0.5 mA	2.4	· -	Vdd	v
Oscillator Frequency	OSCIN	OSC1, OSC2		-	3.6864	-	MHz
Analog Input Resistance 1	Raini	BPFIN	Input pin-1/2 VDD	50	100	200	kΩ
Analog Input Voltage 1	VAIN1	BPFIN		0.5	-	V _{DD} - 2.0	V _{P-P}
			Operation	V _{DD} x 0.16	V _{DD} x 0.2	V _{DD} x 0.24	V _{P-P}
Analog Output Voltage 1	A _{OUT1}	MSKOUT	Offset voltage in operation	1/2 V₀₀ –0.3	1/2 V _{DD}	1/2 V _{DD} +0.3	v
· · · · · · · · · · · · · · · · · · ·			RESET = Low	1/2 V _{DD} -0.3	1/2 V _{DD}	1/2 V _{DD} +0.3	v
Receive BPF Absolute Gain	ABS ₁	-	Input frequency 1500 Hz	-2.0	0	2.0	dB
Receive BPF Frequency Characteristics	F۱	-	0–300 Hz 900–1200 Hz 1200–1800 Hz 1800–2100 Hz 3000–5000 Hz Reference frequency 1500 Hz	- -3.5 -1.0 -3.5 -		-30.0 - - - -25.0	dB dB dB dB dB
Receive LPF Cutoff Frequency	F₀	-	3 dB down	-	800	-	Hz
Receive LPF Absolute Gain	ABS₂	-	0 Hz < Input frequency ≤ 300 Hz	-	-6.0	-	dB

- -

	Symbol	Pin name	Condition	Value			
Parameter				Min	Тур	Max	Unit
Transmit Clock Delay Time 1	t _{arch}	CLOCK	R/TC = "H"	0	150	417	μs
Transmit Clock Delay Time 2	tasch	CLOCK	R/TC = "H"	417	570	834	μs
Transmit Clock Delay Time 3	tascl	CLOCK	R/TC = "H"	0	150	417	μs
Transmit Clock High Width	t _{wHC1}	CLOCK	R/TC = "H"	390	417	444	μs
Transmit Clock Low Width	t _{wLC1}	CLOCK	R/TC = "H"	390	417	444	μs
SEND Setup Time	tssc	SEND	R/TC = "H"	1	_	_	μs
SEND Hold Time	t _{hSC}	SEND	R/TC = "H"	1	-	-	μs
DATAIN Setup Time	t _{spc}	DATAIN	R/TC = "H"	1	_	-	μs
DATAIN Hold Time	t _{hDC}	DATAIN	R/TC = "H"	1	_	-	μs
MSKOUT Output Delay Time 1	tacmı	MSKOUT	R/TC = "H"	-	-	10	μs
MSKOUT Output Delay Time 2	t _{acm2}	MSKOUT	R/TC = "H"	-	-	10	μs
BPFIN Invalid Time	t₀ _{RB}	BPFIN		0	-	10	ms
Pull–in Bit Number	N	_	R/TC = "L", DPLLC = "L", BPFIN: No noise	-	-	15	bit
Demodulator Delay Time	tdBD	DATAOUT	R/TC = "L", DPLLC = "L", N ≥ 15 BPFIN: No noise	1483	1900	2317	μs
DATAOUT Timing	t₀cD	DATAOUT	R/TC = "L"	-1	-	1	μs
Receive Clock High Width	t _{wнc2}	CLOCK	R/TC = "L", DPLLC = "L", N ≥ 15 BPFIN: No noise	338	417	496	μs
Receive Clock Low Width	t _{wLC2}	CLOCK	R/TC = "L", DPLLC = "L", N ≥ 15 BPFIN: No noise	338	417	496	μs
RESET Low Width	t _{wLR}	RESET		20	-	-	μs
MSKOUT Output Delay Time 3	t _{аям}	MSKOUT		0	-	10	μs
Transmit Clock Delay Time 4	t₀⊤c₄	CLOCK		0	-	2	μs
Receive Clock Delay Time 1	t _{dRC1}	CLOCK		0	-	2	μs

TYPICAL CONNECTION EXAMPLE






BPF FREQUENCY CHARACTERISTICS


TIMING CHART





NOTE: 1. SEND pin is pulled high after low-to-high transition of the RESET pin.


- 2. DATAIN signal is read at the rising edge of the CLOCK.
- 3. When SEND pin changes from low to high, the CLOCK pin is pulled high once. Then 1.2 kHz clock is output.
- 4. When R/TC pin is pulled high, DATAOUT pin outputs low.
- 5. When power is first applied, RESET pin must be set to low to reset all circuits before use.





Demodulator timing chart (TEST pin = High or Open)

NOTE: 1. DATAOUT is output synchronized with the rising edge of the CLOCK.


- 2. When demodulator section is used, SEND pin must be set to high or low. When SEND pin is set to low, MSKOUT is fixed to 1/2 V_{DD}.
- 3. When power is first applied, RESET pin must be set to low to reset all circuits before use.







6



Section 7

Page	Device	Description	Package Options		
7-3	MB3120	Compandor IC	16-pin 17-pin	Plastic Plastic	FPT ZIP
7–15	MB3121	Compandor IC	28-pin	Plastic	FPT
7–19	MB4513	Telephone Amplifier/Tone Ringer	48-pin	Plastic	DIP, FPT
7-31	MB4518	Telecommunication Circuit	28pin	Plastic	DIP, FPT
7-47	MB4752A	Subscriber Line Interface IC	28-pad	Ceramic	LCC
757	MB87007A MB87008A	Dual Tone Multifrequency Pulse Dialer	18-pin 24-pin	Plastic Plastic	DIP FPT
7-83	MB87009	Dual Tone Multifrequency Pulse Dialer	20-pin	Plastic	FPT
7–111	MB87017B	Dual Tone Multifrequency Receiver	18-pin 24-pin	Plastic Plastic	DIP FPT
7–123	MB87029	Dual Tone Multifrequency Pulse Dialer	22-pin 24-pin	Plastic Plastic	DIP FPT
7–149	MB87057	Dual Tone Multifrequency Receiver	18-pin 24-pin	Plastic Plastic	DIP FPT

Telephone Integrated Circuits — At a Glance

 -

Telecommunications Data Book

April 1990 Edition 2.0

DATA SHEET

MB3120 COMPANDOR IC

COMPANDOR IC

The Fujitsu MB3120 is a compandor IC to expand dynamic range at transmission/reception systems and to improve the tone quality by means of restricting noise.

Two functions are loaded on one IC, the one is the compressor which has the 2/1 ratio of input/output ratio by logarithm, and the expandor which has the 1/2 ratio of input/output ratio by logarithm.

The MB3120 is encapsulated in a small package. This enables high density mounting.

The MB3120 is well suitable for a mobile radio system like as cellular radio, MCA and handy telephone set.

- Wide power supply voltage range (3.2V to 10.0V)
- Low power supply current
- On-chip both compressor and expandor
- Wide dynamic range
- Less external elements

- Inhibit function with compression/expansion ratio of one
- Equipped with mute function which cut off the output signal
- 16-pin Flat Package
 17-pin Zig-zag In-line Package


 $(T_{\Delta} = 25^{\circ}C)$

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{cc}	12	v
Mute Control Voltage	V _{MUTE}	5*	v
Inhibit Control Voltage	V _{INH}	5*	v
Power Dissipation	PD	560	mW
Operating Temperature	T _A	-20 to +75	°c
Storage Temperature	T _{STG}	-55 to +125	°C


*: This value takes V_{CC} when V_{CC} is less than 5V.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. 7

TSU



BLOCK DESCRIPTIONS

C1

: C1 determines the low cut off frequency of compressor section.

$$fc = \frac{1}{2\pi R \cdot C_1}$$

R is on chip feed back resistor (10k Ω typ.)

 $C_2, C_8, C_9 \ : \ \ \text{Input coupling condenser}$

 $\mathbf{C_5}$, $\mathbf{C_6}$: Coupling condenser for internal feed back of compressor section.

C₁₁ : Ripple filter condenser

RECOMMENDED OPERATING CONDITIONS

Parameter	Cumhal		11=14		
	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	V _{cc}	3.2		10	v
Operating Temperature	TA	-20		75	°C

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 8V, T_A = 25^{\circ}C, f = 1kHz, R_L = 10k\Omega)$

Dementer	Cumhal	Symbol Condition		Value				
Parameter	Symbol	Condition	Min	Тур	Max	Unit		
Power Supply Current	I _{cc}			3.0	4.5	mA		

Compressor

Input Resistance	R _{INC}		14	20		kΩ
		V _{IN} = -6dBm	-10.5	-9.0	-7.5	dBm
Input Reference Level	V _{oco}	$V_{IN} = -6dBm,$ $T_A = -20 \text{ to } 75^{\circ}C^{*2}$	-2.5	0	2.5	dB
	V _{oc1}	$V_{IN} = -20 dB$	-10.5	-10.0	-9.5	dB
	V _{OC2}	$V_{IN} = -40 dB$	-20.7	-20.0	-19.3	dB
Output Level ^{*1}		V _{IN} = -60dB	-31.5	-30,0	-29.0	dB
	V _{oc3}	$V_{IN} = -60 dB,$ $T_A = -20 \text{ to } 75^{\circ} \text{C}^{*2}$	-4.0	0	3.0	dB
	V _{OC4}	V _{1N} = -80dB		-40.0		dB

ELECTRICAL CHARACTERISTICS (continued)

Demonstration	Combat	O THE		Value			
Parameter	Symbol	Condition	Min	Тур	Max	Unit	
xpandor	·····		.		.		
Input Resistance	RINE		4.7	6.7		kΩ	
		V _{IN} = -9dBm	-1.5	0	1.5	dBm	
Input Reference Level	V _{OE0}	$V_{1N} = -9dBm,$ $T_A = -20 \text{ to } 75^{\circ}C^{*2}$	-2.5	0	2.5	dB	
<u> </u>	V _{OE1}	V _{IN} = -10dB	-20.5	-20.0	-19.5	dB	
	V _{OE2}	V _{IN} = -20dB	-40.7	-40.0	-39.3	dB	
Output Level ^{*1}		V _{IN} = -30dB	-61.0	-60.0	-58.5	dB	
	V _{OE3}	$V_{1N} = -30 dB,$ $T_A = -20 \text{ to } 75^{\circ} \text{C}^{*2}$	-3.0	0	4.5	dB	
	V _{OE4}	V _{IN} = -40dB		-80.0		dB	
ompandor							
Total Harmonic Distortion	THD	V _O = 0dBm		0.5	2.0	%	
Output Noise Voltage	V _{on}	BW = 100Hz to 5kHz			-80.0	dBm	
Voltage Gain	Av	V _{IN} = -6dBm	4.5	6.0	7.5	dB	
Gain Deviation 1	ΔA _{V1}	$V_{1N} = -6dBm,$ $T_A = -20 \text{ to } 75^{\circ}C^{*2}$	-3.0	0	3.0	dB	
Gain Deviation 2	∆A _{V2}	f = 200Hz to 5kHz, V _{OI} = 0dBm	-0.5	0	0.5	dB	
		$V_{IN} = -6 dBm$,		1	1	1	

Compressor Mute Attenuation *3	V _{ocmute}	V _{IN} = -6dBm, V _{INCMUTE} = 2.7V		-50		dBm
Expandor Mute Attenuation ^{*3}	V _{oemute}	V _{IN} = -9dBm, V _{INEMUTE} = 2.7V		-70		dBm
High-level Control Voltage for Mute and Inhibit Pins ^{*3}	V _{IH}		2.7			v
Low-level Control Voltage for Mute and Inhibit Pins ^{*3}	V _{IL}				0.4	v


Notes:


*1 Measured at input reference level of OdB.

*2 Gain deviation with temperature when output level of 25°C is specified as 0dB.


*3 As for Zip-17 pin, both compressor and expandor circuit enter mute function depending on 8 pin input.

TYPICAL CONNECTION EXAMPLE





OUTPUT TRANSITION RESPONSE CHARACTERISTICS



TYPICAL CHARACTERISTICS CURVES

Fig. 1 - INPUT VOLTAGE vs. OUTPUT LEVEL

f = 1 kHzMute OFF INH OFF Rg = 600 Ω R_L = 10 k Ω TYP. CONNECTION





Fig. 2 – INPUT VOLTAGE vs. OUTPUT LEVEL (INHIBIT COND.) f = 1kHz

Mute OFF INH ON Rg $\approx 600\Omega$ R_L = 10kΩ TYP. CONNECTION










Fig. 4 – MAX. OUTPUT LEVEL vs. SUPPLY VOLTAGE (COMPANDOR)

LPF: 100kHz THD = 1% INH OFF Mute OFF Rg = 600Ω



TYPICAL CHARACTERISTICS CURVES (continued)

Fig. 5 – FREQUENCY vs. VOLTAGE GAIN (COMPANDOR)













Fig. 7 - OUTPUT LEVEL vs. TOTAL HARMONIC DISTORTION (COMPRESSOR)








TYPICAL CHARACTERISTICS CURVES (continued)


Fig. 10 – OUTPUT LEVEL vs. TOTAL HARMONIC DISTORTION (EXPANDOR INHIBIT COND.)











TYPICAL CHARACTERISTICS CURVES (continued)








Fig. 13 - EXAPNDOR MUTE ATTENUATION








PACKAGE DIMENSIONS





PACKAGE DIMENSIONS (Continued)



July 1991

FUJITSU

= DATA SHEET =

MB3121 Compandor IC

The Fujitsu MB3121 is a highly functional compandor IC with on-chip support circuitry that includes a microphone amplifier, input amplifier, and a splatter filter amplifier. It also features low operating voltage and low power consumption.

The MB3121 is designed to improve the sound quality in transceiver systems by increasing the dynamic range of the voice signal and suppressing noise. This device incorporates a signal compression circuit having an input/output compression ratio of $1/2^{\circ}\log(I/O)$ and an expandor circuit with an input/output expansion ratio of $2^{\circ}\log(I/O)$.


The MB3121 is the ideal choice for application in portable/mobile equipment such as car phones and cordless telephones.

- Low voltage operation: 1.8 to 7 V
- Compressor and expandor circuitry
- Adjustable voltage gain (0 to 40 dB)
- Limiter circuit
- Amplifier circuit for use with a splatter filter
- Data input and output pins
- Output signal muting function
- INHIBIT function that sets the compression and expansion ratio to 1:1
- STANDBY mode
- 28-pin plastic SOP

RECOMMENDED OPERATING CONDITIONS


Parameter	Symbol	Value	Unit
Supply Voltage	V _{cc}	1.8 to 7 (Typical = 3)	v
Operating Temperature	Ta	-20 to +75	°C

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



MB3121

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

-


-

-

		1			Value		
Pa	arameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply Current		lcc	No Signal Applied		3.3	5.0	mA
Supply Current, ST	ANDBY Mode	I _{SB}	V _{SB} = 0 V	-	- 0.1 10.0		μΑ
	Input/Output Reference Level	V _{OC1}	V _{in} = 100 mV _{rms}	-20.8	-17.8	-14.8	dBm
	Output Level	V _{OC11}	V _{in} = -20 dB	-10.5	-10.0	-9.5	dB
	Output Level	V _{OC12}	V _{in} =40 dB	-21.0	-20.0	-19.0	dB
Compressor	Input Limiting Voltage	VLIM	$V_{in} = +14 \text{ dB}$	—	550		mV _{P-P}
	MUTE Attenuation	ATTc	V _{in} = 0 dB BW = 200 Hz to 5 kHz	60	80	-	dB
	Input/Output Reference Level	V _{OC1}	V _{in} = 100 mV _{rms}	-20.8	-17.8	-14.8	dBm
	Output Level	V _{OC11}	V _{in} =20 dB	-41.0	-40.0	-39.0	
Expandor	Output Level	V _{OC12}	V _{in} = -40 dB	65.0	-63.0	-60.0	dB
	Maximum Output Voltage	V _{0m1}	THD = 2%	500	700	_	mV
	MUTE Attenuation	ATTc	V _{in} = 0 dB BW = 200 Hz to 5 kHz	60	80		dB
	Output Noise Voltage	Vox	$R_L = 0\Omega$ BW = 200 Hz to 5 kHz	_	10		μν
Compandor	Total Harmonic Distortion	THD	V _{OC1} = 100 mV _{rms}		0.5	1.5	%
	Voltage Gain	Av	V _{in} = 100 mV _{rms}	-1.5	0.0	1.5	dB
	Open Circuit Voltage Gain	Avo		40	50		dB
Amplifiers	Maximum Output Voltage	Аома	THD = 2%	500	700		mV
	Filter Gain	AVF1	$V_{in} = 100 \text{ mV}_{rms} \text{ (typ)}$ f = 1 kHz	-0.5	0.0	0.5	dB
Filter	Filter Gain	AVF2	f = 3 kHz	3.5	-3.0	-2.5	dB
	Filter Gain	AVF3	f = 30 kHz	-65.0	-60.0	55.0	dB
STANDBY (SB)		V _{SBH}	Normal	1.0		V _{cc}	V
Pin Control Voltage)	V _{SBL}	In STANDBY	0.0		0.3	v
MUTE		VMUTED	Muted	0.8	-	V _{cc}	v
Pin Control Voltage	9	V _{MUTEL}	Normal	0.0	_	0.2	V
INHIBIT (INH)		VINHH	Normal	0.8		V _{cc}	V
Pin Control Voltage	3	V _{INHL}	Compression/Expan- sion Inhibited	0.0	_	0.2	v

7

MB3121



June 1990 Edition 2.0

DATA SHEET

MB4513 TELEPHONE IC

TELEPHONE IC (SPEECH NETWORK, TONE RINGER, FILTER)

The Fujitsu MB4513 has an on-chip speech network circuit, filter circuit, and toneringer circuit. The MB4513 is intended to be used with dialer IC's (MB87003/4, MB87007A/8A, MB87029) to produce a telephone which can be connected to a rotary dial line or push button line.

- · On-chip speech network circuit, filter circuit and tone ringer circuit
- · Uses a ceramic piezoelectronic transmitter and receiver
- · Reception amplifier adopts BTL (Balanced Transformer Less) circuit
- · Three selections of tone by the external switches
- Connectable to pulse or DTMF lines

ABSOLUTE MAXIMUM RATINGS (see NOTE)

	Parameter	Symbol	Value	Unit
Speech	Supply Voltage VL 20		v	
Speech	Supply Current	ΙL	150	mA
Tone Ringer	Supply Voltage	VTR	20	v
Tone hinger	Supply current	Í TR	7	mA
Operating Am	bient Temperature	TA	-30 to 60	°C
Storage Tem	perature	T _{STG}	-55 to 125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




FUIr


TSU

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





BLOCK DIAGRAM



MB 4513

DC CHARACTERISTICS

(TA = 25 °C)

Perometer	Parameter Symbol	Condition		Unit			
raianietei	Symbol		l _L (mA)	Min	Тур	Мах	
V. Velkere			20	1.9	2.7	3.9	v
v L voltage	V _L Voltage V _L	MUTE: OFF	90	5.0	6.2	7.5	v
V _L Voltage	VL	MUTE: ON	20	2.2	3.2	4.4	v
V _ Vokago	•	MOTE	90	5.3	6.5	8.0	v
Supply Voltage	Vcc	During Speech	20	1.4	1.7	2.0	v

AC CHARACTERISTICS

(TA = 25 °C)

		Conditio	n		Values			
Parameter	Symbol		l _L (mA)	Freq (kHz)	Min	Тур	Мах	Unit
AC Impedance	Z _{TEL}		30	1.0	400	600	800	Ω
Transmit Voltage Gain	GTV	V _{IN} = -50 dBm	90 30	1.0	42	45	48	dB
Transmit	VTD	DIS > -20 dB	30	1.0	-2	2.5		dBV
Dynamic Range			90	1.0	0	8		457
Reception Voltage Gain	GRV	V _{IN} = -50 dBm	30	1.0	38	43	46	dB
Reception		DIS > -20 dB	30	1.0	-3	4		
Dynamic Range	VRD	513 2 -20 45	90	1.0	-1.0	7		dBV
	LBP	V _{IN} = -50 dBm L _{BP} = G _{BV} (30mA)	30	1.0	3	6	9	dB
Reception Pad Loss	LRP	-G _{RV} (90mA)	90	1.0	3		3	uв
Speaker Gain	G _{SV}	V _{IN} ≈ −70 dBm	30	1.0	61	67	73	dB
Speaker Dynamic Range	V _{SD}	DIS > -20 dB	30	1.0	3	8		dBV


AC CHARACTERISTICS (Cont'd)

- .

			Conditio	n			Values		
Parameter	Symbol			l _L (mA)	Freq (kHz)	Min	Тур	Max	Unit
	LF1				0.5	17	20	23	
Filter Input *	LF2]			1.0	17	20	23	
Output Characteristics	LF3	V _{IN} = -40	dBm	30	3.0		12	20	dB
	LF4				6.0		-7	5	
	LF5				12.0		-21	-9	
Tone Ringer Start Current	1 TR	Load = 47 nF				1.0	1.7	30	mA
Tone Ringer Output Voltage	VTR	Load = 47 I _{TR} = 5 m				19	21		dBV
			HAU	TS1	TS2		Tor	ne	
	F1	Load =		Open	Open	(1024, 819) 8Hz warble frequency			uency
Tone Ringer Tone **	F2	47 nF	Open	Close	Open	(1024, 8	19) 16Hz	warble fre	quency
	F3	ITR = 5mA	Open	Open	Close	(1024, 1365) 8Hz warble frequency			quency
	F4			Close	Close	1024			
	F5		Close			(1024, 1	365) 8Hz	warble fre	quency


Note : * LF VOUT - VIN : ** Provides a tone signal that shifts between warble frequency at 8Hz or 16Hz.






7-24


APPLICATION CIRCUIT




TYPICAL CHARACTERISTICS CURVES




AC IMPEDANCE VS. FREQUENCY




RECEPTION GAIN VS. FREQUENCY




AC IMPEDANCE VS. SUPPLY CURRENT




TRANSMIT GAIN VS. FREQUENCY



RECEPTION GAIN VS. SUPPLY CURRENT



TYPICAL CHARACTERISTICS CURVES




DYNAMIC RANGE VS. SUPPLY CURRENT 16 14 Gsb 12 Dynamic Range (dBV) 10 GTD 8 6 GRD 4 2 IL = 30mA f = 1kHz DIS = 20dB 0 -2 -4 -6 0 100 20 40 60 80 IL (mA)


30 ł IL = 30mA VIN = −40dBm 20 10 LF (dBm) 0 -10 -20 -30 0.1 0.2 0.3 0.5 1 2 3 5 10 20 f (kHz)


FILTER RESPONSE

TONE RINGER OUTPUT VOLTAGE VS. TONE RINGER INPUT CURRENT



MB 4513





MB 4513

April 1991 Edition 1.0



= DATA SHEET =

MB4518 TELECOMMUNICATION CIRCUIT

The MB4518 provides many of the major speech circuit functions of the telephone handset. Additional features include a level expander circuit to minimize ambient acoustic noise interference and an on-chip amplifier with speaker-drive capability. Combined with general-purpose dialer and tone-ringer ICs, the MB4518 provides all of the basic handset functions.

The MB4518 easily interfaces with microprocessors designed for telephone handset control to provide microprocessor-controlled speaker level, transmitter muting, and side-tone level adjustments. The sidetone level adjustment circuit detects loop current levels and switches between two balance networks for proper sidetone level.

- On-chip power amplifier drives an 8 Ω speaker
- Transmit level expander
- Simple receive level boost
- · Balanced transmitter input for improved noise rejection
- · Drives low-impedance receiver (dynamic receiver)
- · Switchable balance network for optimum side-tone level
- Loop-current monitoring automatic gain control (automatic pad function)
- Low loop current drain (IL = 5 mA)
- Superior branching properties
- · Gain and frequency characteristics adjustable by external resistor and capacitor.
- · Simple telephone microcomputer interface
- · Available in 28-pin shrink dip and flat packages

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Supply voltage	٧L	18	v
Supply current	k	120	mA
Operating temperature range	Тор	-30 to +60	°C
Storage temperature range	Tstg	-55 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


Copyright@ 1991 by FUJITSU LIMITED

PLASTIC PACKAGE (DIP-28P-M03)



 $(T_{A} = +25^{\circ}C)$

PIN ASSIGNMENT



PIN FUNCTIONS

Pin No.	Symbol	VO	Description
1	GND	-	Chip ground. Connected to the (-) side of an external diode bridge connected to the subscriber loop.
2	Vcc	-	Power supply pin. Supplies power to the chip circuits. Coupled from the loop (AC-grounded) by an external capacitor.
3	RPI	I	Receive preamplifier input. Connected to the receive input through an external coupling capacitor.
4	RPO	0	Receive preamplifier output. The receive preamplifier gain and frequency compensation are externally adjusted with a resistor and capacitor connected between this pin and the RPI pin.
5	VREF	-	Reference voltage pin. Connected to the internal reference voltage and AC-grounded through an external capacitor.
6	PADC	-	Pad insertion control. Start-up current for the pad insertion control is adjusted by connecting an external resistor to this pin.
7	RGU	1	Simple receive gain control. Grounding this pin increases the receive preamplifier gain by about 6 dB. Normally left open.
8	RBO	0	Receive buffer output. Connected to the RI and SPI pins through external coupling capacitors.
9	SPSW	I	Speaker defeat switch. When this pin is open, the speaker is connected; when grounded, the speaker is disconnected.
10	RI	I	Receive main amplifier input. The receive signal is coupled to this pin from the RBO pin by an external capacitor.
11	RO	0	Receive main amplifier output. Connected to a low-impedance receiver by an external coupling capacitor. Some receivers may require a shunt capacitor to prevent oscillation.
12	SPREF	-	Speaker circuit reference voltage pin. Reference voltage pin for the speaker and receive output circuit. AC-grounded through an external capacitor.
13	VSP	-	Speaker amplifier power supply pin. The speaker amplifier receives power from this pin. The speaker power supply can be coupled at this point by an external capacitors.
14	SPO	0	Speaker output. Connected to an 8 Ω speaker through an external capacitor. Some applications may require a speaker shunt capacitor to prevent oscillation.


MB4518

Pin No.	Symbol	1/0	Description
15	SPGND	-	Speaker amplifier ground. This pin must be connected to the circuit network ground.
16	SPI	I 200	Speaker amplifier input. Connected to the RBO pin through an external capacitor and resistor for adjustment of speaker amplifier gain and frequency compensation.
17	SPH	-	Speaker circuit power control. The speaker power supply circuit is connected to the speaker amplifier input (VSP) through an external network which can be adjusted to control chip power consumption.
18	VL	I	Line input. Connected to the (+) side of an external diode bridge connected to the subscriber loop.
19	TOE	0	Transmit main amplifier output. Connected to the emitter of the transmit transistor.
20	MFIN	I	DTMF signal input. Connected to the base of the transmit output transistor. The input impedance is about 24 k Ω . During voice transmission this pin must be open.
21, 22	BN1, BN2	-	Balance network pins. Used for connection of external balance networks. BN1: Short loop, BN2: Long loop
23	BNC	-	Balance network switching control. An external resistor is connected between this pin and V_{cc} or ground to adjust the BN1 and BN2 switching current.
24	EXR		Level expander reference voltage pin. Reference voltage pin for the control of the level expander. Connecting an external capacitor holds the positive peak voltage level.
25	EXC		Level expander control. Control pin for the level expander. Connecting an external capacitor holds the negative peak voltage level. When grounded, this pin disables the expander function.
26	MUTE		Muting. Grounding this pin suppresses output to the loop. During communication this pin must be left open.
27, 28	TI1, TI2	I	Transmit preamplifier input. Connected to the transmitter through external coupling capacitors. The input is balanced. TI1 is the noninverting input and TI2 is the inverting input.

-



BLOCK DIAGRAM



RECOMMENDED OPERATING CONDITIONS

(T _A =	+25°C)
-------------------	--------

Parameter	Symbol	Value	Unit
Supply voltage	VL	12	v
Supply current	l,	20 to 120	mA

ELECTRICAL CHARACTERISTICS

- -

(T _A =	+25°C)
-------------------	--------


Parameter	Symbol	Measurement conditions (f = 1 kHz)	IL (mA)	Min	Value Typ	Max	Unit
	VL1		20	2.9	3.2	3.5	v
Handset DC voltage	V _{L2}	-	90	6.0	6.5	7.0	v
Supply voltage	Vcc	-	20	1.3	1.6	1.9	v
Handset AC impedance	Zteli		30	500	600	700	Ω
Handset AC impedance	Ztel2	-	90	500	600	700	Ω
	Gīvi	V _{IN}	30	38.0	41.0	44.0	dB
Transmit circuit gain	Gtv2	V _N = −50 dBV	90	36.5	39.5	42.5	dB
·	ΔGτv	$\Delta G_{TV} = G_{TV} (V_{IN} = -50 \text{ dBV})$ $-G_{TV} (V_{IN} = -65 \text{ dBV})$	30	4.0	7.0	10.0	dB
Transmit circuit dynamic	Dīi		30	-0.5	2.5	1	dBV
range	D _{T2}	Distortion attenuation: \geq 20 dB	90	4.5	7.5	1	dBV
Transmit circuit residual noise	NT *	-	-	-	-	56	dBV
Receive circuit gain	GRV1	V _№ = –30 dBV	30	8.0	-5.0	-2.0	dB
Heceive circuit gain	G _{RV2}	V _№ = –30 dBV	90	-13.0	-10.0	-7.0	dB
Receive circuit gain increase	GRUP	V _™ = −30 dBV	30	4.0	6.0	8.0	dB
Receive circuit dynamic	D _{R1}	Distortion attenuation: $\ge 20 \text{ dB}$	30	-15.0	-12.0	-	dBV
range	D _{R2}		90	-10.5	-7.5	-	dBV
	Gsv1	V _№ =30 dBV	30	4.0	7.0	10.0	dB
Speaker circuit gain	Gsv2	V _{IN}	90	0.0	3.0	6.0	dB
Speaker circuit dynamic	Ds1		30	-22.0	-19.0	1	dBV
range	Ds2	Distortion attenuation: ≥ 20 dB	90	-11.5	-8.5	-	dBV
	IFN	Far → near	-	43.0	55.0	70.0	mA
Balance network switching	INF	Near → far	_	32.5	42.5	52.5	mA
	lн	Hysteresis width	-	9.0	12.5	27.5	mA

* : Design guaranteed

MB4518


TEST CIRCUITS

Test circuit



7-38


7



- Balance network switching
- IFN. : When IL increases from 30 mA to 70 mA
 - IL (mA) for which VBN2 increases from 1.5 V to 3.5 V or more When IL decreases from 70 mA to 30 mA : INE IL (mA) for which VBN1 decreases from 3.5 V to 1.5 V or less


Note: The tolerance of the load impedance for each pin shall be $\pm 1\%$. (All test circuits)

Transmission characteristics test circuit



7-39

Receive characteristics test circuit



C) : Oscillator (Output impedance and DC resistance ≤ 4 Ω , f = 1 kHz)


IL : Current source (AC impedance \geq 60 k Ω , 1 kHz, 30 mA)

(Y): AC voltmeter

Receive circuit gain: G_{RV} (dB) = 20 Log V4/V3

- Gain boost : Measure the V3 AC signal level boost when SW1 is closed.
- Dynamic range : The distortion attenuation with the output signal level fixed is at least 20 dB.

Speaker characteristics test circuit



(~) : Oscillator (Output impedance and DC resistance $\leq 4 \Omega$, f = 1 kHz)

- IL : Current source (AC impedance \ge 60 k Ω , 1 kHz, 30 mA)
- (V) : AC voltmeter

Speaker system gain: Gsv (dB) = 20 Log V5/V3 (SW2 open)

• Dynamic range : The distortion attenuation with the output signal level fixed is at least 20 dB.

7-40

Reference Designation	Component	Values	Remarks
R1	Resistor	82 Ω F, 1/8 W or more	
R2	Resistor	820 Ω F, 1/16 W or more	
R3	Resistor	2.4 kΩ F, 1/16 W or more	
R4	Resistor	8.2 kΩ F, 1/16 W or more	
R5	Resistor	1.5 kΩ F, 1/16 W or more	
R6	Resistor	6.2 kΩ F, 1/16 W or more	
R7	Resistor	5.6 kΩ F, 1/16 W or more	
R8	Resistor	680 Ω F, 1/16 W or more	
R9	Resistor	5.6 kΩ F, 1/16 W or more	
R10	Resistor	27 kΩ F, 1/16 W or more	
R11	Resistor	10 Ω F, 1/8 W or more	
R12	Resistor	8 Ω F, 1/8 W or more	Speaker
R13	Resistor	150 Ω F, 1/16 W or more	Receiver
R14	Resistor	20 k Ω or more F, 1/16 W or more	
C1	Capacitor	0.027 μF, 16 V or more, ±1%	
C2	Capacitor	0.015 μF, 16 V or more, ±1%	
C3	Capacitor	220 μF, 5 V or more, ±5%	
C4	Capacitor	100 μF, 3 V or more, ±5%	
C5	Capacitor	2.2 μF, 3 V or more, ±1%	
C6	Capacitor	2000 PF, 3 V or more, ±1%	
C7	Capacitor	2.2 μF, 5 V or more, ±5%	
C8	Capacitor	2.2 μF, 5 V or more, ±5%	
C9	Capacitor	2.2 μF, 5 V or more, ±5%	
C10	Capacitor	1000 μF, 5 V or more, ±5%	
C11	Capacitor	220 μF, 3 V or more, ±5%	
C12	Capacitor	2.2 μF, 3 V or more, ±5%	
C13	Capacitor	100 μF, 3 V or more, ±5%	
C14	Capacitor	100 μF, 3 V or more, ±5%	
C15	Capacitor	0.47 μF, 3 V or more, ±5%	
C16	Capacitor	2.2 μF, 3 V or more, ±1%	
C17	Capacitor	2.2 μF, 3 V or more, ±1%	
C18	Capacitor	2.2 μF, 5 V or more, ±1%	
C19	Capacitor	2.2 μF, 5 V or more, ±1%	


Test circuit components

— —


7

MB4518


TYPICAL CHARACTERISTIC CURVES



7




PACKAGE DIMENSIONS



7-44

PACKAGE DIMENSIONS



June 1991

FUĴITSU

DATA SHEET

MB4752A Subscriber Line Interface IC

The Fujitsu MB4752A is designed for PBX (Private Branch Exchange), and has battery feed, supervision, and 4-wire-to-2-wire conversion functions.


The battery feed mode can be set to a 200 x 2 or 440 x 2 constant feed resistor by using the terminal connection.

The subscriber line interface circuit is used for digital PBX and CO. This device can be used worldwide to achieve high longitudinal balance with 4W-to-2W gain and characteristics by adjusting the external resistor.

- 440 Ω x 2/200 Ω x 2 feeding resistance
- Loop detection function
- Line fault protection
- Hybrid function (4-wire to 2-wire conversion function)
- Ring trip comparator Balancing impedance is selected by external parts
- Digital output terminal has open-collector output with a pull up resistor
- 28-pad LCC package: (Suffix: -TV)

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	Note
	V _{BB}	-60 to +0.5	V	Referenced to GND
	V _{cc}	-0.5 to +7	v	
Power Supply Voltage	V _{EE}	-7 to +0.5	v	Referenced to E
	V _{EG}	-7.5 to +0.5	V	Referenced to GND
	VA	V _{BB} -0.5 to +0.5	v	
	VB	V _{BB} -0.5 to +0.5	v	Referenced to GND
Input Voltage	RTPA	V_{BB} –0.5 to V_{BB} +30	v	
	RTPB	-30 to +0.5	v	
	V _{4W}	V_{EE} –0.5 to V_{CC} +0.5	V	Referenced to E
Storage Temperature	T _{STG}	-55 to +150	°C	



Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. 7

© 1991 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.

MB4752A




Figure 1. MB4752A Block Diagram

PIN DESCRIPTION

Pin No.	Symbol	Description
1	NC	No Connection
2	СА	High-impedance capacitor pin. A capacitor is connected between this terminal and CB terminal. AC impedance of Battey Feed circuit is made up to high impedance by this external capacitor.
3	А	440 Ω battery feed for line A
4	A ¹	200 Ω battery feed for line A
5	NB	Base drive output for the NPN power transistor
6	NE	Emitter current sensing input for the NPN power transistor
7	V _{BB}	Most negative voltage supply, -48 V
8	RTPA	Ring-trip input for line A
9	NC	No Connection
10	ZT	4 W to 2 W transformation impedance
11	Vo	4 W to 2 W gain setting resistor input
12	R _f	4 W to 2 W gain setting resistor input
13	V _{EE}	Negative voltage supply, -5 V
14	4W	4-wire input
15	E	Ground
16	NC	No Connection
17	SCNA	SCN detecting output for line A
18	SCNB	SCN detecting output for line B
19	V _{cc}	Positive voltage supply, +5 V
20	NC	No Connection
21	RTPB	Ring trip input for line B
22	Z	Compensation capacitor input
23	G	Ground
24	PE	Emitter current sensing input for the PNP power transistor
25	PB	Base drive output for the PNP power transistor
26	B1	200 Ω battery feed for line B
27	В	440 Ω battery feed for line B
28	СВ	High-impedance capacitor pin. A capacitor is connected between this terminal and CB terminal. AC impedance of Battery Feed circuit is made up to high impedance by this external capacitor.

MB4752A

FUNCTIONAL DESCRIPTION

Battery Feed

By selecting connection A, B or A¹, B¹, balanced feeding resistance of 440 Ω for PBX or 200 Ω for CO application is selected.

Loop Detection

The digital signal output indicates the handset condition as off the hook, both the SCNA and SCNB terminals simultaneously, by detecting the current that is generated when the handset is off the hook.

Line Fault Protection

Line fault protection outputs the signals when line A or B is short circuited to SCNA and SCNB, respectively.

When excess current flows, arrester provides system protection, and DC feeding resistance becomes six times as large as the normal value. As a result, current decreases.

Hybrid (Four-to-two wire conversion)

As for the communication channel, the telephone switching system has a four-wire line internally, and the telephone set system has a two-wire line. This device also has a built-in four-wire to two-wire converter. The two-wire to four-wire converter contains external common industrial operational amplifier.

Ring Trip Comparator

It is necessary for the electrical telephone switching system to detect that the receiver is on the hook during a calling signal.

Ring trip detection is performed by connecting external low pass filter to the input RTPA or RTPB terminal. The output signal is superimposed on the trip supervise SCA when the handset is on the hook.

RECOMMENDED OPERATING CONDITIONS

	Parameter	Symbol	Condition	Unit	Note
		V _{BB}	-48 ± 5	v	Referenced to GND
Power Su	pply Voltage	Vcc	5.0 ± 0.25	v	Referenced to E
		V _{EE}	-5.0 ± 0.25	V	
		V _{EG}	-0.5 to +0.5	V	Referenced to GND
	440 Ω Feeding Loop Resistor	RL	0 to 1200	Ω	Line resistor +
2 W	200 Ω Feeding Loop Resistor	RL	0 to 1900	Ω	terminal resistor
	Low Frequency Inductive Current	IAC	0 to 6.4	mArms	Single line current f = 50/60 Hz
4 W	Input Offset Voltage	V _{RCS}	-0.2 to 0.2	v	
	Input Voltage	S _{4W}	7.0	dBm	
Operating	J Temperature	T _{OP}	5 to 70	°C	

DC CHARACTERISTICS

.....

(Recommended operating condition unless otherwise noted.)

Parameter	Symbol	Con	Condition		Тур.	Max.	Unit	
		I _{BB1}			-6.4	-3.8		mA
Power Supply Current	On-Hook	Icc1	V _B = 0 V		-	2.5	6.6	mA
		I _{EE1}	$V_A = V_{BB}$		-2.2	-1.1	-	mA
	Off-Hook	I _{BB2}	V _B = -26.5 V		-13	8	-	mA
440 Ω Feeding Mode	$R_L = 0 \Omega$	I _{CC2}	V _A = V _{BB}	V _{BB} = -53 V	—	2.5	6.4	mA
		I _{EE2}	+26.5 V	V _{CC} = 5.25 V	-2.2	-1.2	_	mA
		I _{BB3}		V _{EE} = -5.25 V	-7.5	-4	_	mA
Power Supply Current	On-Hook	Icca	V _B = 0 V	V _{EG} = 0 V	-	2.5	6.6	mA
		I _{EE3}	V _A = V _{BB}		-2.2	-1.1	-	mA
	Off-Hook	I _{BB4}	V _B = -26.5 V		-15.6	-9.5	_	mA
200 Ω Feeding Mode	$R_L = 0 \Omega$	Icc4	V _A = V _{BB}		_	2.5	6.4	mA
		I _{EE4}	+26.5 V		-2.2	-1.2	_	mA

DC CHARACTERISTICS (Continued)

(Recommended operating condition unless otherwise noted.)

Parameter		Symbol	Condi	tion	Min.	Тур.	Max.	Unit
	I _{A1}	V _B = -24 V		47.5	54	65	mA	
Power Supply Current	I _{B1}	$V_A = V_{BB} + 24 V$		-65	-54	-47.5	mA	
440 Ω Feeding Mode		I _{A2}	V _B = -10 V	V _{BB} = -48 V	16.8	21	26.5	mA
		I _{B2}	$V_A = V_{BB} + 10 V$	V _{CC} = 5.0 V	26.5	-21	-16.8	mA
		I _{A3}	V _B = -24 V	V _{EE} = -5.0 V	72.5	83	91.4	mA
Loop Supply Current		I _{B3}	$V_A = V_{BB} + 24 V$	V _{EG} = 0 V	-91.4	-83	-72.5	mA
200 Ω Feeding Mode		I _{A4}	V _B = -10 V		35.7	45	58	mA
т. — — — — — — — — — — — — — — — — — — —		I _{B4}	$V_A = V_{BB} + 10 V$		58	-45	-35.7	mA
Line-Fault Drooping Curre	nt	I _{PG1}	V _A = GND	V _{BB} = -53 V	. —	22	28	mA
440 Ω Feeding Mode		I _{PB1}	$V_B = V_{BB}$	V _{CC} = 5.0 V	-28	-22	_	mA
Line-Fault Drooping Curre	nt	I _{PG2}	$V_A = GND$	V _{EE} = -5.0 V		29	36	mA
200 Ω Feeding Mode		I _{PB2}	V _B = V _{BB}	V _{EG} = 0 V	36	29		mA
Loop	Detection	I _{ON1}	V _{BB} = -43 V	V _{CC} = 5.0 V	11.1	12.4	14.2	mA
Detection	Release	IOFF1		V _{EE} =5.0 V	10.4	11.5	13.4	mA
Current	Detection	I _{ON2}	V _{BB} = -53 V	V _{EG} = 0 V	14.4	16.0	18.1	mA
	Release	I _{OFF2}	1		13.4	14.8	16.6	mA
Ring Trip Detection Volt.	RTPA	V _{RD1}	On-hook		-44	-43.3	-42.5	V
	RTPB	V _{RD2}	On-hook		-5	-4.4	-4	V
Line-Fault Detection Volt.	Line A to GND	V _{GD1}	V _B = Open	V _{BB} = -48 V	24	26.5	30	V
200 Ω Feeding Mode	Line B to V _{BB}		V _A = Open	$V_{CC} = 5.0 V$	24	26.5	30	V
Line-Fault Detection Volt.	Line A to GND	V _{GD2}	V _B = Open	V _{EE} = -5.0 V	11	15.5	21	V
440 Ω Feeding Mode	Line B to V _{BB}		V _A = Open	V _{EG} = 0 V	11	15.5	21	V
Line-Fault SCN	SCNA	I _{MA}	$V_B = V_{BB}$		3.3	4.4	5.9	mA
Mask Current	SCNB	I _{MB}	V _A = 0 V		5.9	-4.4	-3.3	mA
SCN Output	SCNA	V _{OLA}	l = 1.2 mA			0.02	0.4	V
Low Voltage	SCNB	V _{OLB}	V _{CC} = 5.25 V On-hook	V _{BB} = -48 V	_	0.02	0.4	v
SCN Output	SCNA	Voha	I =50 μA	V _{EE} ≈ –5.0 V	2.4	3.8	—	V
High Voltage	SCNB	V _{OHB}	V _{CC ≖} –4.75 V Off-hook	V _{EG} = 0 V Ref. to E	2.4	3.8		v

Note: Unless RTPA terminal is in use, it must be connected to VBB.

AC CHARACTERISTICS

-

(Recommended operating condition unless otherwise noted.)

Parameter	Parameter			tion	Min.	Тур.	Max.	Unit
4 W to 2 W Gain	G ₄₂	L = +4dBm	f = 1kHz	5.4	-4.4	-3.4	dB	
			f = 0.2 kHz		-0.1	+0.07		dB
			f = 0.3 kHz		-0.1	+0.04	+0.2	dB
			f = 0.4 kHz	Referenced	-0.1	+0.02	+0.2	dB
4 W to 2 W Gain Freque	ncy Response	G ₁₄₂	f = 0.6 kHz	to output at	-0.1	0	+0.2	dB
			f = 2.4 kHz	f=1 kHz	-0.1	-0.01	+0.2	dB
			f = 3.0 kHz	L =10 dBr	-0.1	-0.01	+0.2	dB
			f = 3.4 kHz		-0.1	-0.01	+0.2	dB
			L = +3 dBr	Referenced	-0.1	0	+0.1	dB
4 W to 2 W Gain Level L	inearity.	G _{L42}	L = -40 dBr	to output at	-0.1	0	+0.1	dB
		L =50 dBr	L =10 dBr f = 1 kHz	-0.2	0	+0.2	dB	
Idle Channel Noise		N _{i2}				-94	-76	dB
			L = 0 dBr		50	57	-	dB
4 W to 2 W		SN42	L = -30 dBr	f = 1 kHz	46	61	-	dB
Signal/Noise Ratio			L = -40 dBr		36	52	-	dB
			L = -45 dBr		31	47	-	dB
			f = 0.3 kHz	Adjust	43	60		dB
Longitudinal Balance		L _{B2W}	f = 1.0 kHz	REA	43	60		dB
			f = 3.4 kHz	48 to 53 Ω	43	60	_	dB
	V _{BB} to 2 W	PSRB			20	39	-	dB
Power Supply V _{CC} to 2 W Noise Rejection V _{EE} to 2 W		PSRC	L = 0.24 Vrms f = 1 kHz		20	41		dB
		PSRE			20	55	_	dB
	V _{EG} to 2 W	PSRR		20	43	_	dB	

Note: Unless RTPA terminal is in use, it must be connected to VBB.

MB4752A

SCN Logical Table

	Input Condition		SCNA	SCNB	Note
	Loop Detection	IL < I _{ON}	L	L	IL: Loop Current
Loop Detection	(Off-hook to On-hook)	IL > ION	н	н	I _{ON:} I _{ON1} , I _{ON2}
	Loop Release	I _L < I _{OFF}	н	Н	OFF: OFF1, OFF2
	(On-hook to Off-hook)	l _L > l _{OFF}	L	L	See DC Characteristics
	RTPA input	VRTPA < VRD1	L	L	V _{RTPA:} RTPA Input Volt.
Ring Trip Detection		VRTPA - VRD1	н	L	V _{RTPB:} RTPB Input Volt.
	RTPB input	V _{RTPB <} V _{RD2}	L	L	V _{RD1} : See DC Char.
		VRTPB > VRD2	н	L	V _{RD2} :
-		IA + IB < ION *2	L	L	
	Line A to Ground	IA + IB > ION *2 and IB < IMB	н	L	IA: Line A Current
Line-Fault Detection		IA + IB > ION *2 and IB > IMB	н	н	IB: Line B Current
		IA + IB < ION *2	L	L	IMA: See DC Char.
	Line B to Ground	IA + IB > ION *2 and IA < IMA	L	н	IMB: See DC Char.
		IA + IB > ION *2 and IA > IMA	н	н	

Note: Unless RTPA terminal is in use, it must be connected to VBB.

Line Fault Protection

2 \	W State	Feed Mode	Note
	VB + (VA – V _{BB} < VGD	Normal Feeding (No Protection)	VA: Line A Voltage VB: Line B Voltage
Line to Ground/V _{BB}	VB + (VA - V _{BB} > VGD	Feeding Resistor (6 times that of normal value)	VGD, VGD1, VGD2: See DC Char.






Figure 2. Power Supply Mode (440 Ω)

7







7

January 1990

FUĴĨTSU

MB87007A/MB87008A DTMF Pulse Dialer


The Fujitsu MB87007A/MB87008A is a Dual Tone Multifrequency (DTMF) pulse dialer for pushbutton telephone sets. It uses the Si-Gate CMOS process and is suitable for both DTMF and PULSE modes. The MB87007A/MB87008A can be switched from a PULSE mode to a DTMF mode by a mode selection entry or by an input from the keyboard. It has a 26-digit redial memory that permits the coexistence of PULSE and DTMF modes by a signal key entry.


- Pulse 10 pps, 20 pps, or DTMF operation that is selected by the mode switch pin (MODEIN)
- On-chip 26 digits of redial memory (up to 25 digits can be written into the memory)
- MB87007A has a make ratio of 39% and MB87008A has a make ratio of 33%
- LDT function is provided (switching from PULSE mode to DTMF mode by key entry)
- Beep tone for input confirmation can be output (for all effective key entry independently PULSE/DTMF modes)
- Mixed redialing of both PULSE and DTMF modes is possible

 Redial inhibit function is included for redial memory overflow

DATA SHEET

- PAUSE function is provided and pause accumulation is possible
- FLASH function is provided (ONHOOK mode is selected by keyboard input)
- Crystal or ceramic oscillator (3.579545 MHz) can be used
- Pause release function is provided (two or more consecutive pauses can be released)
- Operating voltages: PULSE mode: 2.0 V to 6.0 V DTMF mode: 2.5 V to 6.0 V (TA = -30 to 60°C)





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Rating	Symbol	Pin Name	Value	Unit
Power Supply Voltage	VDD	V _{DD}	GND – 0.3 to 7.0	v
Input Voltage	VI	All inputs	GND - 0.3 to V _{DD} + 0.3	v
Ouput Voltage	vo	All outputs	GND - 0.3 to V _{DD} + 0.3	v
Storage Temperature	T _{STG}		-55 to +150	°C

ABSOLUTE MAXIMUM RATINGS

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

© 1991 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.




Figure 1. MB87007A/MB87008A Block Diagram



PIN DESCRIPTIONS

. ...

-

	Pin	No.			
٧o	DIP	FPT	Symbol	Description	
Power Supply	1	1	V _{DD}	Power supply voltages: Pulse mode 2.0 V to 6.0 V DTMF mode 2.5 V to 6.0 V Memory Retention mode 2.0 V min.	
	10	12	GND	Ground	
Input	10 2 3 4 5 17 16 15 14	2 3 4 5 23 22 21 20	COL1 COL2 COL3 COL4 ROW1 ROW2 ROW3 ROW4	Ground Uses key entries from 2 of 7 or 2 of 8 keyboard with common GND. This I available with a single contact from A type key board and electronic input (lentry). Key input debouncing time is 23 ms typ. for both PULSE and DTMF mode Key input release guard time is 23 ms typ. for both PULSE and DTMF mode Key entry is accepted in PULSE/DTMF mode only when a single key (one key the keyboard) is pressed longer than the debouncing time. If two or more k are pressed, they are not accepted unless they are released one-by-one and last key is held closed longer than the debouncing time, after all other keys released. Key entry is accepted in DTMF mode only when either a single key (dual-t key) is pressed, or two or more keys in the same COL or ROW (single-tone key are pressed, longer than the debouncing time. If even one key is pressed COL4, the single-tone keys are ineffective. When multiple single-tone keys pressed, if they are released one-by-one, and the last key is held closed lor than the debouncing time (after all other keys are released), the key is effect as the dual-tone key. Hereafter, key entries are described with the premise that keys are held closed longer than the debouncing time. Pauses between key entries in PULSE and DTMF modes must be 50 m more. However, up to 50 ms is necessary from key entry to output start for single-tone output. Key switch contact resistance up to 5kΩ is allowable. This pin selects the pulse 10 pps, 20 pps and DTMF mode. Mode Setting PULSE mode 10 pps Open (1 M Ω or more) 20 pps V_{pp} <td>Low es. des. y on keys d the s are tone eys) ed in s are ctive osed as or</td>	Low es. des. y on keys d the s are tone eys) ed in s are ctive osed as or
				DTMF mode GND When mode switching is requested by MODEIN during PULSE or TC transmission, the request will not be accepted. The request is accepted by key entry after data entry transmission is comple in ONHOOK mode, MODEIN is set to a high impedance state.	

Continued on next page

PIN DESCRIPTIONS

	Pin	No.					
٧o	DIP	FPT	Symbol	Description			
				Hook switch input pin.			
				ONHOOK Mode Open or V _{DD}			
	1.1			OFFHOOK Mode GND			
Input	12	15	HKS	Output is inhibited in ONHOOK mode and PULSEOUT, DTMF/BEEPOUT, MUTE, and MODEOUT are set at a high impedance state. All key entries are set to HZ and the on-chip operational amplifier and oscillator (OSCIN = L, OSCOUT = L) become power down states. This pin is pulled up by a high resistance internally.			
				The input level is in the CMOS level.			
	8	. 10	OSCIN	Oscillator input pin.			
				This pin is pulled up by a high resistance in ONHOOK mode.			
	9	11	OSCOUT	Oscillator output pin.			
				This pin is pulled down by a high resistance in ONHOOK mode.			
				The output level is in the CMOS level and set to a high impedance state in ONHOOK mode.			
	7	9	MODEOUT	Low level is output in the PULSE mode and high level is output in the DTI mode, including the LDT function.			
				MODEOUT blinks on and off at a frequency of 2.5Hz typ., if there is no pause before and after mode switching in redial function.			
				Independent of PULSE/DTMF modes, the beep tone is output at the BEEPOUT when the FLASH key is pressed. The MODEOUT pin is output low level during the beep tone output. High impedance of 0.6 second typ. is output following the beep tone output. The key acceptance state (OFFHOOK mode) is now entered.			
	11	13	MUTE	N-channel open drain output.			
Outraint				The following are MUTE pin HZ conditions during PULSE/DTMF modes.			
Output				1. There is no key entry.			
				 When the FLASH key is pressed, HZ of 0.6 typ. second is output after the beep tone is output. 			
				 During pause output state. (However, when a key is pressed, MUTE is low lev- el while beep tone is being output.) 			
				4. During MODEOUT blinking.			
				After key entries become effective in the PULSE or DTMF modes, the output level is low during the beep tone transmission, pulse transmission in accordance with effective key entries, and DTMF output transmission.			
	13	16	PULSEOUT	N-channel open drain output.			
				High impedance (HZ) is set in ONHOOK or DTMF modes.			
				In PULSE mode, this pin is set low for pulse brakes, according to numerical key entries.			
				When the FLASH key is pressed in either the PULSE or DTMF mode, a low level is output for 600 milliseconds typ. after the beep tone is sent (even during a PULSE/DTMF send). The key acceptance state (OFFHOOK state) then returns. The make ratio for PULSE output is 39% for MB87007A and 33% for MB87008A.			



Continued on next page

PIN DESCRIPTIONS

- -

	Pin No.			
vo	DIP	FPT	Symbol	Description
	18	24	DTMF/ BEEPOUT	The DTMF/BEEPOUT pin is a bipolar emitter follower that can drive a 100 Ω load between pin and GND.
				In the DTMF mode (exclude COL4) when a single key (numeric, (*) or (#)) is pressed, a dual tone is output.
				Pressing two or more keys in the same ROW or COL on the keyboard outputs the signal tone in the ROW or COL.
				However, if a key in COL4 is pressed, DUAL TONE or single tone in the ROW or COL is not output (see Electrical Characteristics).
				If the FLASH key is pressed during DTMF sending, the beep tone is output at BEEPOUT and subsequent DTMF tones are not output. The ONHOOK mode is entered for 600 milliseconds typ. after which, MODEIN and key entries are placed in the acceptance state (OFFHOOK mode).
				Beep tone (key entry confirmation tone) is output in PULSE mode. The 41 ms typ. beep tone (1kHz square wave) is output when the following keys are pressed.
				1. Numerical key entry.
				2. First LDT key entry (subsequent LDT key entries are ineffective).
				3. Pause key entries: (*) or (P) key. (However, if the first key after OFFHOOK is the PAUSE key, the key entry is ineffective or not accepted.)
				4. Redial key entries: # or (RED)* key. (They are effective only when the redial key is the first key after OFFHOOK.)
				5. PAUSE release key entries: (*), (P), or (RED) key. (They are accepted only during redialing and effective only when MODEOUT is blinking or at a pause time during redialing.)
				6. FLASH key entry: F key. (For FLASH key entry, the beep tone is output in PULSE and DTMF modes.)
				When two or more keys are pressed simultaneously, that is, double or multiple key entries, the key entries are ineffective and the beep tone is not output. If DTMF mode tone request is received during a beep tone transmission, the beep tone is terminated even though the duration is 41 ms or shorter and DTMF tone is output.
				DUAL TONE output time conditions are as follows:
				1. 80 ms typ. for redial output.
				2. 80 ms typ, when the key entry time is within 130 ms typ, and more than the de- bouncing time.
				 DUAL TONE output is stopped at once if a key is pressed over 130 ms typ. and released.
				4. Signal tone is output from the end of debouncing time until the key is released.
				5. When a beep or DTMF tone is not being output, this pin is placed in a high im- pedance state.

* RED = Redial key

7

FUNCTIONAL DESCRIPTIONS

Ordinal Dialing

In the OFFHOOK mode, PULSE/DTMF signals are output according to the key input, regardless of number of key input figures. For the PULSE mode, any number of digital entries with keys 0 to 9. For the DTMF mode, any number of digital entries with keys 0 to 9, (*) and (*).

Up to 26 digits can be stored in the redial memory. In the PULSE mode, a redial digit is counted for any numeric, pause, and LDT entry. In the DTMF mode, a redial digit is counted for any numeric, (*), (*), and (P) entry.

In both the PULSE and DTMF modes, one digit is counted as mode information when MODEIN is used for mode switching. After OFFHOOK, the first numeric entry is counted as mode digit. In the PULSE mode the numeric key is counted as a mode digit. In the DTMF mode, a numeric key, (*), and (*) entry is counted as a mode digit. In either the OFFHOOK or PULSE modes, the mode-information digit is written into the redial memory.

Redialing Function

The redial memory is read out to execute the redialing operation when a redial key is the first key pressed in OFFHOOK state. In the PULSE mode, the redial keys are (#) and (*). In the DTMF mode, only the RED key is accepted for redial.

When 27 or more digits are written into the redial memory, PULSE or DTMF signals that correspond to the key entries are output, but the redialing operation is ineffective because of memory overflow. At this time, even if the first key pressed after the state change from ONHOOK to OFFHOOK is the redial key, the entry is not accepted and the beep tone is not output in either mode of operation.

After OFFHOOK, if a numeric or LDT key is the first entry in PULSE mode, or the first entry in the DTMF mode is a numeric, (*), (*) or a single-tone key entry (excluding $\overline{COL4}$), the redial memory is cleared and data is written into memory according to key entry information.

Mixed Redialing

Mixed redialing is executed when the mode is changed from the PULSE to DTMF mode (done by pressing the LDT key), or when MODE is changed during key entries.

If, at redialing, there is a pause before or after mode switching (including LDT), PULSE/DTMF is sent and PULSE/DTMF signals are transmitted after the pause. To redial when there is no pause before or after mode switching (including LDT), all operations must cease after mode switching and a HALT state is enabled. MODEOUT blinks (indicates that mode switching has no automatic pause) and prompts a pause release.

The pause release keys in PULSE mode are (*), RED, and the P key. In the DTMF mode, the RED and the P keys are used for pause release. PULSE and DTMF signals can now be sent by key entry. The FLASH key, is the only other acceptable entry.

During redial output, the (F) key is the only key entry accepted. The pause release key is only accepted when MODEOUT is blinking or during a pause at redialing.

Mode Switching

During PULSE or TONE transmissions, mode switching by MODEIN is not permitted; after transmission is complete, MODEIN can be used for mode switching.

When PULSE or DTMF modes are switched by MODEIN, one digit is stored into redial memory as mode information. After OFFHOOK, if the first key entry is numeric in the PULSE mode, or a numeric (*) or (*) in the DTMF mode, the mode-information digit is written into redial memory.

In the PULSE mode, after the LDT key is accepted only one time, the DTMF mode is selected (regardless of MODEIN pin switching). The LDT key is not accepted in the DTMF mode. The MODEIN pin switching enables the desired mode of operation to be selected.

Line Dial Tone (LDT) Function

If the LDT key is pressed in the PULSE mode, the DTMF mode is selected and DTMF tones can be output. In PULSE mode, only the first LDT key is accepted after key acceptance state (OFFHOOK mode) is entered. Once the LDT key is accepted, the following LDT key entries are ignored.

When the LDT key is used to enter the DTMF mode, all keys (excluding COL4 keys) provide dual-tone and single-tone outputs. (Note: If even one COL4 key is pressed, neither dual nor single tones are output.) The mode after that is not switched. If mode switching by LDT from memory is done during redialing, key entries after redialing are executed in DTMF mode regardless of the MODEIN state and the data is written into the redial memory. However, for effective keys (not the redial key) after ONHOOK changes to OFFHOOK, memory is reset and written in the current mode.

Pause Function

A pause state can be entered by pause key entry.

In the PULSE mode, a pause is introduced by pressing the (*) or (P) keys; in the DTMF mode (including LDT) only the (P) key is effective. If a pause key is the first key pressed after changing from ONHOOK to OFFHOOK, the entry is not accepted. One pause key entry introduces a pause state that is typically 4 seconds; contiguous pause (N X 4 seconds) can be executed by making consecutive key entries. The pause can be reduced by entering (P) or (RED) during a redialing pause time.

In the PULSE mode, the (*) key is used as a pause release key. Multiple pauses can be sent up to 500 times faster by entering a pause release key, that is, N X 4 seconds becomes N X 800 milliseconds.

Flash Function

Keyboard entries enable ONHOOK mode. Only the F key is used as a FLASH key in both PULSE and DTMF modes (including LDT).

When the F key is pressed, the ONHOOK mode is entered for 600 milliseconds (typical), after beep tone is sent. During this time, the key entry pin is not accepted. MODEIN, MUTE, MODEOUT, and DTMF/BEEPOUT pins are placed in the high-impedance state and the PULSEOUT pin is set low level. After 600 milliseconds (typical), the return of OFFHOOK is automatic and key entries can again be accepted.

Test (High-speed Mode)

A test mode circuit is built into the IC. In the ONHOOK state, pins OSCIN and OSCOUT are pulled down by a high resistance. To activate the test mode, tie the OSCIN high and apply clock signal to OSCOUT. The internal circuit operates up to 128 times faster than normal operation.





Figure 1. Keyboard Configuration

Figure 2. Reference Circuit



Key input capacitance (2 to 5, 14 to 17 pins) : 500 pF. When electronic input is used, there is no need for connecting a capacitance with key input pins.

KEY OPERATION DIAGRAM

— -

Redial key for PULSE mode	:	(RED (P)) = (RED) or (#)
Redial key for DTMF mode	:	(RED (D)) = (RED)
Pause key for PULSE mode	:	(P (P)) = (P) or (#)
Pause key for DTMF mode	:	(P (D)) = (P)
Pause release key of PULSE mode	:	(PR (P)) = (RED), (P), or (*)
Pause release key of DTMF mode	:	PR (D) = RED or P
Pause output	:	P = Pause

KEY ENTRIES IN PULSE MODE

When MODEIN is set to 10 pps

			PULSE	Output	
ноок	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON					
OFF	OPEN	12	1–2		
ON					
OFF	OPEN	RED (P)	1–2		
		3	3		
ON					
OFF	OPEN	RED (P)	123		
ON					
OFF	V _{DD}	RED (P)	1–2–3		
ON					
OFF	GND	RED (D)	1–2–3		
		4			4
					Continued on next page

Continued on next page

KEY ENTRIES IN PULSE MODE

1

When MODEIN is set to 20 pps

			PULSE Output		
HOOK	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON					
OFF	V _{DD}	12		1–2	
ON					
OFF	V _{DD}	RED (P)		1–2	
		3		3	
ON		_			
OFF	VDD	RED (P)		1-2-3	
ON				:	
OFF	OPEN	RED (P)		1-2-3	
ON					
OFF	GND	(RED (D)		123	
		4			4
		_			

KEY ENTRIES IN DTMF MODE

			PULSE Output		
ноок	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON					
OFF	GND	12			1–2
ON					
OFF	GND	(RED (D)			1–2
		3			3
ON		_			
OFF	GND	(RED (D)			1-2-3
ON					
OFF	OPEN	(RED (P)			1-2-3
ON					
OFF	GND	(RED (P)			1–2–3
		4		4	

Continued on next page

KEY ENTRIES WHEN THE LDT KEY IS USED

When there is a pause before LDT

-

			PULSE	Output	
ноок	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON					
OFF	OPEN	12 <u>P</u> (P)	1-2-P		3
ON		LDT 3			
OFF	GND	(RED (P))	1-2-P		3
		4	Ŭ		4
ON					
OFF	V _{DD}	RED (P)	1-2-P 1-2-P		3-4
ON					
OFF	GND	(RED (D)	1-2-P		3–4

KEY ENTRIES WHEN THE LDT KEY IS USED

When there is a pause after LDT

			PULSE Output		
ноок	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON					_
OFF	OPEN	12 💵	1–2		₽-3
ON		P (D) 3			_
OFF	GND	(RED (P))	1–2		(₽)-3
					4
ON					
OFF	V _{DD}	(RED (P)	1–2		P-3-4
ON					P-3-4
OFF	GND	RED (D)	1–2		(P)-3-4
	L				
					Continued on next page

KEY ENTRIES WHEN THE LDT KEY IS USED

When there is no pause before and after LDT

			PULSE Output		
ноок	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON					
OFF	OPEN	12	1–2		
		LDT 3			3
ON					
OFF	OPEN	(RED (P)	1-2-MODEOUT blinks		
		(PR (D)	Uning		3
		4			4
ON					
OFF		(RED (P)	1-2-MODEOUT blinks		
		(PR (D)	DHINKS		3-4
ON					
OFF	GND	RED (D)	1-2-MODEOUT		
		PR (D)	blinks		3-4

KEY ENTRIES WHEN PULSE/DTMF MODE IS SWITCHED (MIXED REDIAL)

When there is a pause before mode switching

		PULSE	Output	
MODEIN	Key Entry	10pps	20pps	DTMF Output
OPEN	12 <u>P (P)</u>	1-2-P		
V _{DD}	34 <u>P(P)</u>		3-4-(P)	
GND	5 * P (D)		Ŭ	5-*-(P)
OPEN	67	6-7		Ŭ
OPEN	(RED (P))	U	3-4-P	5-*-₽
		•,		
	(RED (P)	1-2-P 6-7	3-4-P	5-*-P
				9.
GND	(RED (D)	1-2-P 6-7	3-4-P	5-*-®
	OPEN V _{DD} GND OPEN OPEN	OPEN 1 2 P (P) V _{DD} 3 4 P (P) GND 5 ★ P (D) OPEN 6 7 OPEN RED (P) V _{DD} RED (P)	MODEIN Key Entry 10pps OPEN 1 2 P (P) 1-2-P V _{DD} 3 4 P (P) 1-2-P GND 5 * P (D) 6-7 OPEN 6 7 6-7 OPEN RED (P) 1-2-P GND 6-7 6-7 VDD RED (P) 1-2-P 6-7 6-7 6-7 VDD RED (D) 1-2-P	OPEN 1 $(2 P (P))$ 1-2- (P) V_{DD} 3 $(4 P (P))$ 1-2- (P) GND 5 $(* P (D))$ 6-7 OPEN 6 (7) 6-7 OPEN RED (P) 1-2- (P) V_{DD} RED (P) 1-2- (P) GND RED (P) 1-2- (P) GND RED (P) 1-2- (P) GND RED (D) 1-2- (P) 3-4- (P) 6-7

Continued on next page

KEY ENTRIES WHEN PULSE/DTMF MODE IS SWITCHED (MIXED REDIAL)

When there is a pause after mode switching

-

			PULSE	Output	
ноок	MODEIN	Key Entry	10pps	20ррз	DTMF Output
ON					
OFF	OPEN	12	1–2	-	
	V _{DD}	P (P) 3 4		P-3-4	
	GND	P (D) 5 🕈	_		₽-5-*
	OPEN	P(P)67	P-6-7		
ON					
OFF	OPEN	(RED (P))	1–2 (P)–6–7	₱-3-4	₽-5-*
ON			Ŭ		
OFF	V _{DD}	(RED (P))	1–2 P–6–7	₽-3-4	₽-5-*
ON OFF	GND		1.0		
	GND	(RED (D)	1-2 P-6-7	₽-3-4	℗-₅-*
L	L	L	L	I	Continued on next page

KEY ENTRIES WHEN PULSE/DTMF MODE IS SWITCHED (MIXED REDIAL)

			PULS	E Output	
ноок	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON	:				
OFF	OPEN	12	1–2		
		34		3-4	
	GND	5 🕈			5*
	OPEN	67	67		
ON				1	
OFF	OPEN	(RED (P)	1-2-MODEOUT blinks		
		(PR (P)	-	3-4-MODEOUT blinks	
		(PR (D)		Unite	5*-MODEOUT blinks
		(PR (P)	6–7		Dimite
ON					
OFF	V _{DD}	(RED (P)	1-2-MODEOUT blinks		
		(PR (P))		3-4-MODEOUT blinks	
		(PR (D)		DIHKS	5*-MODEOUT blinks
		(PR (P)	67		DIITIKS
ON OFF	GND				
UT	GIND	(RED (D)	1-2-MODEOUT blinks		
		(PR (P))		3-4-MODEOUT blinks	
		(PR (D))			5*-MODEOUT blinks
		(<u>PR (P)</u>)	6–7		0

When there is no pause before and after mode switching



REDIAL MEMORY INHIBIT FUNCTION

-

		PULSE Output		
MODEIN	Key Entry	10pps	20pps	DTMF Output
OPEN	(11 - 11)	1-1-1-1		
	25	25		
OPEN	RED (P)	1 - 11 - 1		
		25		
OPEN		1-11-1		
	26	26		
OPEN	(RED (P)	No output		
	2	2		
OPEN	RED (P)	2		
v				
VDD	RED (P)	2		
GND	(BED (D))	2		
				3
	U			
OPEN			i	1-11-1
				25
	25		į	
OPEN	RED (P)			1-11-1
				1 - 1 - 1 - 1 - 1 - 1 - 25
OPEN		1 – 1		
				1-11
	23			23
OPEN	(RED (P)	No output		No output
	OPEN OPEN OPEN VDD GND OPEN OPEN	OPEN 1 1 1 1 25 OPEN OPEN $RED (P)$ OPEN $11 11$ 26 OPEN OPEN $RED (P)$ 20 OPEN VDD RED (P) 20 OPEN VDD RED (P) 20 OPEN OPEN RED (P) 3 OPEN OPEN LDT (1) 25 OPEN OPEN HED (P) 25 OPEN OPEN 1 1 1 11 23 23	OPEN $1 1 \cdots 1 1$ $1 - 1 \cdots 1 - 1$ 25 OPEN RED (P) $1 - 1 \cdots 1 - 1$ OPEN $1 1 \cdots 1 1$ $1 - 1 \cdots 1 - 1$ 25 OPEN $1 1 \cdots 1 1$ $1 - 1 \cdots 1 - 1$ 25 OPEN RED (P) No output 2 PEN RED (P) 2 OPEN RED (P) 2 VDO RED (P) 2 GND RED (D) 2 3 OPEN LDT (1) \cdots $1 1$ 25 OPEN RED (P) 2 GND RED (P) 2 OPEN LDT (1) \cdots $1 - 1$ 25 OPEN Tot (1) $1 - 1$ OPEN 1 1 LDT (1) $1 - 1$ $1 - 1$ 23 23 $1 - 1$	OPEN 1 1 1 1 $1 - 1 - 1 - 1$ 25 $1 - 1 - 1 - 1$ 25 OPEN $RED (P)$ $1 - 1 - 1 - 1$ OPEN $1 1 - 1 - 1$ $1 - 1 - 1 - 1$ OPEN $1 1 - 1 - 1$ $1 - 1 - 1 - 1$ OPEN $1 1 - 1 - 1 - 1$ 26 OPEN $RED (P)$ No output 2 2 OPEN $RED (P)$ 2 Voo $RED (P)$ 2 GND $RED (P)$ 2 3 OPEN $1 - 1 - 1$ $1 - 1$ 25 25 OPEN $RED (P)$ 2 OPEN $RED (P)$ 2 3 $1 - 1$ 25 OPEN $RED (P)$ $1 - 1$ 23 $1 - 1$ $1 - 1$

RECOMMENDED OPERATING CONDITIONS

					Value			
Parameter	Symbol	Pin Name	Conditio	Min	Тур	Max	Unit	
Power Supply Voltage	V _{DD}	V _{DD}	PULSE mode and memory retention mode		2.0		6.0	v
			DTMF mode	2.5		6.0	v	
Input Voltage	V,	All Inputs			0		V _{DD}	v
Output Load Resistance	Ro	DTMF/ BEEPOUT	Between output pin and GND	DTMF mode	0.1		20	kΩ
				PULSE mode	0.1	10	100	kΩ
Operating Temperature	T _A				-30		60	°C



ELECTRICAL CHARACTERISTICS

-

V_{DD}: PULSE mode = 2.0 to 6.0 V, V_{DD}: DTMF mode = 2.5 to 6.0 V,TA = -30 to 60° C

						Value			
Parameter	Symbol	Pin Name	Condition		Min	Тур	Max	Unit	
Power Supply Current	I _{DD}		All output pins are open in DTMF mode			2.5	5.0	mA	
	I _{DP}		All output pins are open in PULSE mode			1.0	2.0	mA	
	I _{DST}	V _{DD}	All output pins, HKS pin open in Standby			1.5	10	μΑ	
	I _{DD1}	*bb	V _{DD} = 2.5 V TA = 25°C	All output pins open in DTMF		1.0	2.0	mA	
	I _{DD2}			All output pins open in PULSE		0.3	0.6	mA	
	TDST1			All output pins HKS open in Standby		0.2	1.0	μA	
Digital Input Voltage 1	V _{ih1}	COLT to COL4			0.8 V _{DD}		V _{DD}	v	
	VIL1	ROW1 to ROW4			0		$\frac{1}{5}$ V _{DD}	v	
Digital Input Voltage 2	V _{IH2}	HKS, MODEIN			0.8 V _{DD}		V _{DD}	v	
	V _{II2}				0		$\frac{1}{5}$ V _{DD}	v	
Digital Input Current 1	I _{IH1}		$V_1 = V_{DD}$		-0.01		$\frac{1}{5}V_{DD}$	mA	
	I ₀₁	COL1 to COL4 ROW1 TO ROW4	V _I = GND		0.01 V _{DD}		0.01	mA	
Digital Input Leakage Current 1	l _{iZ1}		Key entry HZ GND ≤ VI ≤ V _{DD}		-10		10	μA	
Digital Input Current 2	I _{IH2}		VI = V _{DD}		-0.01		$\frac{1}{75}$ V _{DD}	mA	
	I _{IL2}	MODEIN	VI = GND		-1/75 V _{DD}		0.01	mA	
Digital Input Leakage current 2	I _{IZ2}		$\begin{array}{l} \text{MODEIN HZ} \\ \text{GND} \leq \text{VI} \leq \text{V}_{\text{DD}} \end{array}$		-10		10	μА	
Digital Input Current 3	l _{iH3}	HKS	VI = V _{DD}		-10		10	μА	
Pull-up Resistor	R _{PLU}	нкъ			100	200	400	kΩ	

ELECTRICAL CHARACTERISTICS

					Value					
Parameter	Symbol	Pin Name	Condition	Min	Тур	Max	Unit			
	V _{OH}	MODEOUT	l _{OH} = −0.2 mA	V _{DD} 0.5		V _{DD}	v			
Digital Output Voltage	V _{OL}	MODEOUT, PULSEOUT, MUTE	l _o L = 0.5 mA	0		0.5	v			
BEEP TONE High Output Voltage	V _{BTOH}	DTMF/BEEPOUT	PULSE mode 100Ω is placed between output pin and GND	V _{DD} 1.0		V _{DD}	v			
Digital Output Off Leakage Current	l _{oL}	MUTE , PULSEOUT, MODEOUT	$GND \le V_0 \le V_{DD}$	-10		10	μА			
External Resistance when digital input is open	R _{DIO}	ROW1 TO ROW4 COL1 to COL4 HKS, MODEIN	Resistance connected to external circuit when in- put is open. The other end of the resistance must be between 0V and V _{DD} .	1			MΩ			
Pull-down Resistance	R _{PLD}	OSCIN,	ONHOOK mode	75	150	300	kΩ			
Oscillator Frequency	O _{SCIN}	OSCOUT			3.579545		MHz			
			No signal is output		0		V			
DTMF Output			Offset voltage when signals are output		0.63 V _{DD} -0.75		v			
Voltage		DTMFOUT	DTMF TONE output voltage		1.44		Vрр			
100 Ω placed between output pin and GND.	Aout	AOUT	AOUT	Aout	DTMFOUT	ROW single tone output voltage		0.64		Vр-р
			COLUMN single tone output voltage		0.80		Vрр			
			COLUMN/ROW tone ratio		2.0		dB			
Redial Memory Digit	N _{RKEY}	COL1 to COL4 ROW1 TO ROW4				26	digits			
Make Ratio	WMAKE	PULSEOUT	MB87007A		39		%			
			MB87008A		33		%			
Oscillation Start time	toss	OSCIN,		0	8	16	ms			
		OSCOUT		0	8	16	ms			
Key Entry HZ Hold time	t _{нzкн}	COLT to COL4 ROWT TO ROW4		0		5	ms			

ELECTRICAL CHARACTERISTICS

-

***************************************					Value		
Parameter	Symbol	Pin Name	Condition	Min	Тур	Max	Unit
MODEIN HZ Hold time	t _{HZMIH}	MODEIN		0		5	ms
MODEOUT HZ Hold time	t _{HZMOH}	MODEOUT		0		5	ms
Key Entry HZ Start time	t _{HZKS}	COLT to COL4 ROWT TO ROW4		0		5	ms
MODEIN HZ Start time	t _{HZMIS}	MODEIN		0		5	ms
MODEOUT HZ Start time	t _{HZMOS}	MODEOUT		0		5	ms
Pause Time	t _{PAS}	PULSEOUT, DTMF/BEEPOUT		3.85	4.0	4.15	s
MODEOUT Switch Start time 1	t _{MOC1}				12		ms
MODEOUT Switch Start time 2	t _{MOC2}			2	5	8	ms
MODEOUT HZ Start Time by F key entry	t _{MOFS}				72		ms
MODEOUT HZ Hold Time by F key entry	t _{MOFH}	MODEOUT		0.59	0.6	0.61	s
MODEOUT Blinking Period	t _{MOSI}			0.39	0.4	0.41	s
MODEOUT Change Start time by pause release key entry	t _{MOPS}				28		ms
DTMFOUT Output Start time when mode is switched	t _{mst}			2	10	15	ms
DTMF Output Start time by pause release key entry	t _{PDT}	DTMF/BEEPOUT			39		ms
PULSEOUT Output Hold time by F key entry	t _{PUFH}	PULSEOUT		0.59	0.6	0.61	s
PULSEOUT OUTPUT Start time by F key entry	t _{PUFS}	PULSEOUT			72	ontinued or	ms

Continued on next page

ELECTRICAL CHARACTERISTICS

						Value		
Parameter	Symbol	Pin Name	Cor	ndition	Min	Тур	Max	Unit
Key Entry Width1	t _{WK1}				50			ms
Key Entry Width2	t _{WK2}				50			ms
Key Input Pause Time	t _{РК}	COLT to-COL4			50			ms
Key Entry Debouncing time	t _{CH}	ROWT TO ROW4			21	23	25	ms
Key Entry Release Guard time	t _{RE}				21	23	25	ms
BEEP TONE Output Start time	t _{BES}					31		ms
BEEP TONE Output Width	t _{wBE}	DTMF/BEEPOUT			39	41	43	ms
MUTE LOW Output Start time	t _{MUS}					31		ms
	t _{musp1}	мите	1	0 pps	26	30	34	
MUTE LOW Output Hold time 1			2	0 pps	13	15	17	ms
			Dual Tone Output		100	110	120	
	t _{PDP}			10 pps mode	950	980	1016	
Pulse Predigital			MB87007A	20 pps mode	480	510.5	556	ms
Pause Time			110070004	10 pps mode	950	974	1016	ms
			MB87008A	20 pps mode	480	507.5	556	
				10 pps mode	38	39	40	
Pulse Make			MB87007A	20 pps mode	19	19.5	20	ms
Width	twma		MB87008A	10 pps mode	32	33	34	
			MD87008A	20 pps mode	16	16.5	17	ms
		PULSEOUT	MB87007A	10 pps mode	60	61	62	
Pulse Break	twee		MD6/UU/A	20 pps mode	30	30.5	31	ms
Width	•wbr		MB87008A	10 pps mode	66	67	68	ms
			WD07006A	20 pps mode	33	33.5	34	
		I	MB87007A	10 pps mode	900	939	960	me
Pulse Interdigital	tl _{DP}	×	WD0/UU/A	20 pps mode	450	469.5	480	- ms
Pause Time	- 101		MB87008A	10 pps mode	900	933	960	ms
			1007000A	20 pps mode	450	466.5	480	

ELECTRICAL CHARACTERISTICS

- --


			, , , , , , , , , , , , , , , , , , ,	Value			
Parameter	Symbol	Pin Name	Condition	Min	Тур	Мах	Unit
MUTE LOW Output Hold time 2	t _{MUSP2}	MUTE	Single Tone Output	0		8	ms
DUAL TONE Output Time	t _{WDT}			78	80	82	ms
DTMF Interpause Time	t _{DTP}			78	80	82	ms
Single Tone Output start time	t _{sis}	DTMF/BEEPOUT			31		ms
Single Tone Output stop time	t _{SISP}	BTMI/BEE: 001		0		8	ms
DUAL TONE Output start time	t _{DTS}				39		ms
DUAL TONE Output stop time	t _{DTSP}			0		5	ms
MUTE Hold Time 1 by PAUSE key entry	t _{PSM1}	MUTE		0	10	20	ms
MUTE Hold Time 2 by PAUSE key entry	t _{PSM2}			75	90	105	ms
MODEOUT Blinking Start time	t _{мозт}	MODEOUT		0	5	10	ms

Item	Symbol	Standard DTMF (Hz)	DTMF Output Signai* (Hz)	Error to Standard TDMF (%)
ROW1	FR1	697	696.95	0.01
ROW2	FR2	770	770.13	+0.02
ROW3	FR3	852	852.27	+0.03
ROW4	FR4	941	940.99	-0.01
COL1	FC1	1209	1209.31	+0.03
COL2	FC2	1336	1335.65	-0.03
COL3	FC3	1477	1476.71	-0.02

DTMF OUTPUT SIGNALS

Note: *Oscillation frequency 3.579545 MHz

Figure 4. Key Input Timing




Notes: ¹Key Input Debouncing Time tC Key entry is accepted if low level is longer than 23 ms typ.

²Key Input Release Guard Time tRE Key release is recognized if low level is longer than 23 ms typ.




TIMING CHART 1-A

When there is a pause before LDT key in PULSE mode




TIMING CHART 1-B




When there is a pause before LDT key in PULSE mode

TIMING CHART 2-A




TIMING CHART 3-A


In DTMF mode




TIMING CHART 3-B



PACKAGE DIMENSIONS





June 1991

FUĴĨTSU

= DATA SHEET =

MB87009 Dual Tone Multi-Frequency/Pulse Dialer

The Fujitsu MB 87009 is an IC for pushbutton telephone sets using Si gate CMOS process and can be used for both DTMF and PULSE modes.

The MB 87009 can be switched from PULSE mode to DTMF mode by mode selection entry or by input from the keyboard.


The MB 87009 contains a 26-digit redial memory, permitting coexistence of PULSE and DTMF modes, enabling mixed redialing in both PULSE and DTMF modes by a single key entry.

- Pulsed 10 pps, 20 pps, or DTMF operation can be selected by the mode switch pin (MODEC).
- 26-digit redial memory is built in (up to 25 digits can actually be written in the memory).
- Selectable make ratio by MA/BR: 39% or 33%.
- LDT function is provided (key entry enables switching from PULSE mode to DTMF mode).
- Beep tone for input confirmation can be output (for all effective key entry independently of PULSE/DEMF mode.
- Redial inhibit function is included for redial memory overflow.
- Mixed redialing of both PULSE and DTMF modes is possible.
- PAUSE function is provided and pause accumulation is possible.
- FLASH function is provided (ONHOOK mode is entered by keyboard entry).
- Crystal or ceramic oscillator (3.579545 MHz) can be used.
- PAUSE release function is provided (two or more consecutive pauses can be released).
- Operating voltage (-30°C to 60°C) PULSE mode : 2.0 to 6.0 V DTMF mode : 2.5 to 6.0 V


ABSOLUTE RATINGS

Rating	Symbol	Value	Unit
Power voltage	V _{DD}	GND-0.3 to 7.0	v
Input voltage	V _{IN}	GND-0.3 to V _{DD} +0.3	v
Output voltage	V _{OUT}	GND-0.3 to V _{DD} +0.3	v
Storage temperature	T _{STG}	-55 to 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



EXPLANATION OF THE BLOCK DIAGRAM

Setting the HKSW pin from "H" to "L" changes the mode from ONHOOK to OFFHOOK, activating the 3.579545 MHz oscillator and entering a key entry accepting state.

MODEC pin entry in OFFHOOK mode enables selection of PULSE mode 10 pps or 20 pps or DTMF mode. In PULSE mode, DTMF mode can be set by pressing the LDT key. The keyboard logic circuit discriminates key entry information on ROW1 to ROW4 and COL1 to COL4 pins, and transmits key information to the control logic circuit after a time interval for debouncing, for effective key entry.

The control logic circuit controls the memory circuit, beep tone generator, pulse output generator, and DTMF output

generator according to key entry information.


The memory circuit contains a 26-digit redial memory. Onetouch redialing is possible after mode and key entry information is stored.

Independently of PULSE/DTMF mode, the beep tone generator operates to output beep tone to the BEEPOUT pin for all effective key entries.

The pulse output generator detects the memory output when the PULSE mode is selected, and outputs to the POUT pin as many PULSE signals "L" as the number depending on effective memory data in PULSE mode.

The make rate is 39% when MA/BR is "H", and 33% when "L."

When the DTMF mode is selected, the DTMF output generator outputs DTMF tones from the DTMF OUT pin according to effective memory data output. Row and column program counters and DA converter generate row and column sine wave signals, which are added by the analog adder to generate DTMF tones.



MB87009

PIN DESCRIPTION

Pin No.	Pin name	I/O	Description					
1	V _{DD}	Power supply	2.0 to 6.0 V in PULSE mode – Voltages 2.5 to 6.0 V in DTMF mode 2.0 V min. for maintaining memory					
11	GND							
2 3 4 5 19 18 17 16	COL1 COL2 COL3 COL4 ROW1 ROW2 ROW3 ROW4	Input pin	 Key entries to this IC are from the 2 of 7 or 2 of 8 keyboard using common GND. This IC is available with a single contact (FORM A) type keyboard and electronic input ("L" entry). Debouncing time is 34 ms typ. for both PULSE and DTMF. Key entry is accepted in PULSE mode only when a single key (one key on the keyboard) is pressed longer than the debouncing time. If two or more keys are pressed, they are not accepted unless they are released one by one and the last key is held closed longer than the debouncing time after all other keys are released. Key entry is accepted in DTMF mode only when either a single key (DUAL TONE key) is pressed or two or more keys in the same COL or ROW (single tone keys) are pressed longer than the debouncing time. However, if even one key is pressed in COL4, single tone keys are ineffective. When multiple single tone keys are pressed, if they are released one by one and the last key is held closed longer than the debouncing time. However, if even one key is pressed in COL4, single tone keys are ineffective. When multiple single tone keys are pressed, if they are released one by one and the last key is held closed longer than the debouncing time. Pause between key entries in PULSE and DTMF mode is required to be 50 ms or more. However, for single tone outputs, up to 50 ms is necessary from key entry to output start. Key switch contact resistance up to 5 kΩ is allowable. 					
			- Switch to select make rate as listed below:					
			MA/BR Make Rate Break Rate					
6	MA/BR		"V _{DD} " 39 61					
			"GND" 33 67					
			 Prohibited to switch it during PULSE/DTMF outputting. Input level is CMOS level. 					



PIN DESCRIPTION (Cont'd)

Pin No.	Pin name	1/0		Description					
			 Switch to select Pulse 10 pps, 20 pps, or DTMF operation. 						
			The table below shows mode settings.						
			Mode						
7	MODEC		PULSE mode	10 pps	Open (1 MΩ or i	more)			
	WODEC		FOLSE mode	20 pps	V _{DD}				
			DTMF mode		GND				
				•			g pulse or tone transmission, oted by key entry after data		
			 In ONHOOK r 	node, a hig	gh impedance (HZ) i	s set.			
			– Hook switch e	ntry					
			ONHOOK	mode	Open or V _{DD}]			
			OFFHOO	K mode	GND				
14	HKSW	Input pin	 Output inhibit state is entered in ONHOOK mode and POUT, DTMFOUT, BEEPOUT, MUTE, and MODEO are set to HZ. All key entries are set to HZ and the built-in operational amplifier and oscillator (X1 = "L", X2 = "L") enter power down states in ONHOOK mode. 						
			 This pin is pull 	led up by a	a high resistance in th	ne IC.			
			 The input leve 	I is CMOS	level.				
			 Resonator inpl 	ut pin.					
9	X1		 Pulled down to 	o ''L'' by a	high resistance in O	иноок	mode.		
			 Both crystal ar 	nd ceramic	resonators are availa	able (3.5	579545 MHz).		
			- Resonator out	put pin.					
10	X2		- Pulled down to	o"L" by a	high resistance in O	иноок	mode.		
		Output pin	- Both crystal ar	nd ceramic	resonators are avails	ole (3.57	9545 MHz).		
		pin	- CMOS output	 CMOS output pin which is set to HZ in ONHOOK mode. 					
8	MODEO		 Outputs "L" level in PULSE mode, and "H" level in DTMF mode (including the LDT function). 						
					ff at a frequency of 2 vitching in redialing f		yp. if there is no pause		

PIN DESCRIPTION (Cont'd)

Pin No.	Pin name	1/0	Description
8	MODEO		 Independently of PULSE/DTMF mode, the beep tone is output at the BEEPOUT when the FLASH key is pressed. HZ of 0.6 second typ. is output after the beep tone is output. After that, key acceptance state (OFFHOOK mode) is entered.
12	MUTE		 NCH open drain output pin. The following are MUTE pin HZ conditions in PULSE and DTMF modes. (1) When there is no key entry. (2) After the beep tone is output when the FLASH key is pressed (0.6 s typ.) (3) During pause state However, MUTE is "L" while the beep tone is output. (4) During MODEO blinking. After key entries become effective in PULSE and DTMF modes, the pin level is "L" during output of the beep tone, pulses, or DTMF according to effective key entries.
13	BEEPOUT	Output pin	 CMOS Three-State Output. High-Impedance when the beep tone is not output. Independently of PULSE/DTMF mode, the beep for input confirmation is output for all effective key entry. BEEPTONE is output in 41 ms typ. at 1 kHz in rectangler pulse.
15	POUT		 NCH open drain output pin. HZ in ONHOOK and DTMF modes. In PULSE mode, this pin is "L" for pulse breaks according to numerical key entries. In PULSE and DTMF modes, when the FLASH key is pressed, "L" level is output for 0.6 second typ. after the beep tone is sent even during PULSE/DTMF sending, and a key acceptance state (OFFHOOK mode) returns.
20	DTMF OUT		 Bipolar type NPN emitter-follower pin. It can drive a load of 100Ω (between pin and GND). When an ordinary single key is entered in DTMF mode, DUAL TONE of numerical, (*), and ∰ keys is output (COL4 column is not allowed). Pressing two or more keys in the same ROW or COL on the keyboard outputs the single tone in the ROW or COL. However, if a key in COL4 is pressed, DUAL TONE or single tone in the ROW or COL is not output. See Section 8.4 for single tone output frequencies.

1.000

PIN DESCRIPTION (Cont'd)

Pin No.	Pin name	I/O	Description
			 In the FLASH key is pressed during DTMF sending, the beep tone is output at BEEPOUT and subsequent DTMF tones are not output. After beep tone output, nearly ONHOOK mode of 0.6 second typ. is entered, and then, key acceptance state (OFFHOOK mode) is entered.
20	DTMF OUT	Output	 DUAL TONE output time conditions:
	001	pin	1) 80 ms TYP for redial output.
			 80 ms TYP when the key entry time is within 130 ms typ. more than the debouncing time.
			 DUAL TONE output stops being generated at once if a key is pressed over 130 ms TYP and released.
			 Single tone is output from the end of debouncing time until the key is released.
			 HZ when the DTMF tone is not output.

OPERATION AND FUNCTION USE CONDI-TIONS

Ordinary dialing

Dialing is done by entering numerical keys (1 to 0 keys) in PULSE mode and numerical, , and keys in DTMF mode regardless of the number of digits of key input in OFFHOOK, PULSE, or DTMF signals according to the key input acouptut.

The redial memory is 26 digits. A digit is counted for numerical, pause, and $\boxed{\text{LDT}}$ keys in PULSE mode and for numerical, [M], [H], and \boxed{P} keys in DTMF mode.

One digit is counted as mode information for mode switching by MODEC for both PULSE and DTMF modes. The first key after OFFHOOK is counted as one digit as mode information for numerical keys in PULSE mode and numerical, K, and H keys in DTMF mode, and is written into the redial memory.

Redial function

The redial memory is read to execute redialing only if the redial key is the first key pressed in OFFHOOK state.

The redial key, (*), and (RED) keys are used in PULSE mode and only the (RED) key in DTMF mode.

When 27 or more digits are written into the redial memory, PULSE or DTMF signals corresponding to the key entries are output, but the redialing operation is ineffective because of memory overflow. At this time, even if the first key pressed after the state changes from ONHOOK to OFF-HOOK is the redial key, the redial key is not accepted and the beep tone is not output regardless of $\ensuremath{\mathsf{PULSE}}$ or $\ensuremath{\mathsf{DTMF}}$ mode.

If a numerical or \fbox{DT} key is the first key entry in PULSE mode after OFFHOOK or a numerical, H, H, or singletone key (excluding COL4) in DTMF mode, the memory is reset and data is written into the redial memory according to key entry information.

Mix redial function

If the mode is changed from PULSE to DTMF mode by pressing the <u>LDT</u> key, or MODEC is switched during key entries, mix redialing is executed.

If there is a pause before or after mode switching (including the LDT function) at redialing, PULSE/DTMF is sent and DTMF/PULSE signals are sent after the pause. However, for redialing in which there is no pause before or after mode switching (including the LDT function), the operation stops immediately after mode switching and a HALT state is entered. MODEO blinks to indicate that the mode switching has no auto pause, prompting pause release. The pause release key at this time is M, [RED], and [P] keys in PULSE mode, and [RED] and [P] keys in DTMF mode. By key entry, the operation sending subsequent PULSE/DTMF signals is returned. Key entries other than the above are not accepted, except the [E] key.

MB87009

Mode switching

When mode switching is requested by MODEC during pulse or tone transmission, the request will not be accepted. The request becomes acceptable after data transmission.

One digit is used as mode information in both PULSE and DTMF modes when the mode is switched by MODEC. If the first key entry is a numerical in PULSE mode after OFF-HOOK or a numerical, (R), H in DTMF mode, mode information is written into redial memory.

In PULSE mode, the <u>LDT</u>key is accepted only once. After that, DTMF mode is fixed regardless of MODEC pin switching.

In DTMF mode, the <u>LDT</u> key is not accepted. MODEC pin switching enables the desired mode to be selected.

LDT function

If the <u>LDT</u>key is pressed in PULSE mode, the mode changes to DTMF mode in which DTMF tones can be sent. "In PULSE mode, only first <u>LDT</u> key is accepted after key acceptance state (OFFHOOK mode) is entered. Once <u>LDT</u> key is accepted, the following <u>LDT</u> key entries are ignored.

When DTMF mode is entered by the LDT key, dual tones of keys, excepting COL4 and single tones, can be output. (If even one COL4 key is pressed, dual and single tones on the ROW or COL are not sent.) The mode after that is not switched. If mode switching by LDT from memory is done during redialing, key entries after redialing are executed in DTMF mode regardless of the MODEC state and the data is additionally written into the redial memory. However, for effective keys other than the redial key after ONHOOK changes to OFFHOOK memory is reset and written in the current mode.

PAUSE function

A pause state can be entered by pause key entry.

In PULSE mode, both ★ and P keys can be used as the pause key. In DTMF mode (including the LDT function), only the P key is used.

If the pause key is the first key pressed after ONHOOK changes to OFFHOOK, the key is not accepted.

One pause key entry can make a 4.0 second typ. pause state. N \times 4.0 second typ. pauses can be made by multiple consecutive pause key entries.

Pause duration can be reduced by entering [P] and [RED keys during redialing pause time. In PULSE mode, the [*] key can also be used as a pause release key.

When multiple consecutive pauses are written, the consecutive pauses are all sent fast by entering a pause release key. (N x 4.0 second typ. pause time becomes N x 8.0 ms pause time because the pauses are sent at a speed up to 500 times as fast.)

FLASH function

Keyboard entries enable ONHOOK mode. Only the F key is used as a FLASH key in both PULSE and DTMF modes (including the LDT function). When the F key is pressed, ONHOOK mode is entered for 0.6 second TYP after the beep tone is sent. The key entry pin, MODEC, MUTE, DTMF-OUT, and BEEPOUT during the time become HZ and the POUT pin outputs level "L". OFFHOOK mode returns after 0.6 second typ, and key entries can be accepted.

TEST MODE (High speed mode) function

TEST MODE circuit is built into the chip. At ONHOOK, X1 and X2 are pulled down by high resistances. By making the X1 pin "H" and entering a clock from the X2 pin, TEST MODE is enabled to operate internal circuits up to 128 times as fast.

KEY OPERATION DIAGRAM

Redial key:	RED (P)	=	RED or #
	RED (D)	=	RED
Pause key:	P (P)	=	P or \star
	P (D)	=	Р
Pause release key:	PR (P)	=	RED, P, or 😣
	RED (D)	=	RED or P
	P = Pau	se	

Key Entries In PULSE Mode When MODEC is set to 10 pps

(Jacob)	MODEC	Kaulantuu	PULSE output		DTMF output
Hook	MODEC	Key entry	10 pps	20 pps	
ON					
OFF	OPEN	12	1-2		
ON					
OFF	OPEN	RED (P)	1-2		
		3	3		
ON					
OFF	OPEN	RED (P)	1-2-3		
ON					
OFF	V _{DD}	RED (P)	1-2-3		
ON					
OFF	GND	RED (D)	1-2-3		
		4			4

MB87009

When MODEC is set to 20 pps

	MODEO	K	PULSE	E output	DTMF output
Hook	MODEC	Key entry	10 pps 20 pps		
ON					
OFF	V _{DD}	1 2		1-2	
ON					
OFF	V _{DD}	RED (P)		1-2	
		3		3	
ON					
OFF	V _{DD}	RED (P)		1-2-3	
ON					
OFF	OPEN	RED (P)		1-2-3	
ON					
OFF	GND	RED (D)		1-2-3	
		4			4

7

Key Entries In DTMF Mode

llest	MODEC	K	PULS	E output	DTMF output
Hook	MODEC	Key entry	10 pps	20 pps	DTMF output
ON					
OFF	GND	12			1-2
ON					
OFF	GND	RED (D)			1-2
		3			3
ON					
OFF	GND	RED (D)			1-2-3
ON					
OFF	OPEN	RED (D)			1-2-3
ON					
OFF	V _{DD}	RED (P)			1-2-3
		4		4	

Hook	MODEC	Key entry	PULSE	output	
HOOK	MODEC	Ney entry	10 pps	20 pps	DTMF output
ON					
OFF	OPEN	1 2 P (P) LDT 3	1-2- (P)		3
ON					
OFF	OPEN	RED (P)	1-2-P		
					3
		4			4
ON					
OFF	V _{DD}	RED (P)	1-2-P		
					3-4
ON					
OFF	GND	RED (D)	1-2-P		
					3-4

Key Entries When The LDT Key Is Used

When there is a pause before LDT

When there is a pause after LDT

Hook	MODEC	Kt	PULSE	Eoutput	DTMF output
ноок	MODEC	Key entry	10 pps	20 pps	DTWP output
ON OFF	OPEN	1 2 LDT P (D) 3	1-2		(P)-3
ON OFF	OPEN	RED (P)	1-2		(P)·3
ON OFF	۷ _{DD}	4 RED (P)	1-2		4 (P)-3-4
ON OFF	GND	RED (D)	1-2		P-3-4

	110550	K	PULSE	output	DTME
Hook	MODEC	Key entry	10 pps	20 pps	DTMF output
ON					
OFF	OPEN	1 2 LDT 3	1-2 MODEO blinks		3
ON			Ļ		
OFF	OPEN	RED (P) PR (D)	1-2		3
ON		4	MODEO blinks ↓		4
OFF	V _{DD}	RED (P)	1-2		
ON		PR (D)	MODEO blinks ↓		3-4
OFF	GND	RED (D)	1-2		
		PR (D)			3-4

When there is no pause before and after LDT

Key Entries When PULSE/DTMF Mode Is Switched (Mix Redial)

When there is a pause before mode switching

Hook	MODEC	Kaulontru	PULSE	output	DTMF output
HOOK	MODEC	Key entry	10 pps	20 pps	D I MI Output
ON OFF	OPEN V _{DD} GND	1 2 P (P) 3 4 P (P) 5 * P (D) 6 7	1-2-P	3-4-P	5-*- (P)
01	OPEN		6-7		3 (F)
ON OFF	OPEN	RED (P)	1-2-P	3-4-P	5-*-P
01			6-7		
ON OFF	V _{DD}	RED (P)	1-2- P	3-4- P	5.*. (P)
ON			6-7		
OFF	GND	RED (D)	1-2-P	3-4-P	
			6-7		5-*-P

Hook	MODEC	Kayaatay	PULSE	output	DTMF output
HOOK	WODEC	Key entry	10 pps	20 pps	
ON OFF	OPEN V _{DD}	12 P(P)34	1-2	P-3-4	
ON	GND OPEN	P(P)34 P(D)5 * P(P)67	P-6-7		(P) -5-*
OFF	OPEN	RED (P)	1-2	P -3-4	
ON			P-6-7		P-5-*
OFF	V _{DD}	RED (P)	1-2	P -3-4	
ON			P-6-7		P-5-*
OFF	GND	RED (D)	1-2	P -3-4	
			P-6-7		P-5-*

When there is a pause after mode switching

Hook	MODEC	Kaulontau	PULSE	output	DTMF output
HOOK	MODEC	Key entry	10 pps	20 pps	
ON OFF ON	OPEN V _{DD} GND OPEN	1 2 3 4 5 ⊮ 6 7	1-2 6-7 MODEO	3-4	5-*
OFF	OPEN	RED (P)	blinks ↓ 1-2	MODEO blinks ↓	MODEO
ON		PR (P) PR (D) PR (P)	6-7 MODEO	3-4	MODEO blinks ↓ 5-*
OFF	V _{DD}	RED (P)	blinks ↓ 1-2	MODEO blinks ↓ 3-4	MODEO blinks
ON		PR (D) PR (P)	6-7 MODEO blinks ↓		5.*
OFF	GND	RED (D)	1-2	MODEO blinks ↓	
		PR (P) PR (D)		3-4	MODEO blinks ↓ 5-*
		PR (P)	6-7		-

When there is no pause before and after mode switching



٦

т

Hook	MODEC	Key entry	PULSE OL	itput	DTMF output
HOOK	WODEC	Key entry	10 pps	20 pps	
ON OFF	OPEN	1 11 1 25	<u>.1-1 1-1</u> 25		
ON OFF	OPEN	RED (P)	<u>.1-1 1-1</u> 25		
ON OFF	OPEN		<u>.1-1 1-1</u> , 26		
ON OFF	OPEN	RED (P) 2	Not output 2		
ON OFF ON	OPEN	RED (P)	2		
OFF ON	V _{DD}	RED (P)	2	1	
OFF	GND	RED (D) 3	2	1	3
ON OFF	OPEN	LDT1 11 1 25			<u>. 1-1 1-1</u> , 25
ON OFF	OPEN	RED (P)			<u>.1-1 1-1</u> 25
ON OFF	OPEN	1 1 LDT1 1 11 23	1-1		<u>1-1 1-1</u> 23
ON OFF	OPEN	RED (P)	No output		No output

Redial Memory Inhibit Function Г

т

Т

Rating	Symbol	Condition			Unit	
nating	Gymbol	Sonation	Min.	Тур	Max	Onic
Power voltage	V _{DD}	In PULSE mode and when memory is maintained	2.0	-	6.0	v
		In DTMF mode	2.5	-	6.0	v
Input voltage	V _{IN}		0	-	V _{DD}	V
Output load condition	RO	Between output pin and GND	0.1	-	20	kΩ
Ambient temperature	TA		-30	-	60	°C

RECOMMENDED OPERATING CONDITIONS



Electrical Characteristics

$\begin{pmatrix} 2.0 \ to \ 6.0 \ V \ in \ PULSE \ mode \\ V_{DD} & 2.5 \ to \ 6.0 \ V \ in \ DTMF \ mode \\ T_A = \ -30 \ to \ 60^\circ C \\ \end{pmatrix}$

		Condition				Value		
Parameter			Pin name	Symbol	Min	Typ Max 2.5 5.0 1.0 2.0 1.5 10 1.0 2.0 0.3 0.6 0.2 1.0	Unit	
	All output pins are OPEN in DTMF mode. All output pins are OPEN in PULSE mode. All output pins and HKSW pins are OPEN in standby state.			IDD	-	2.5	5.0	mA
Supply Current				IDDP	-	1.0	2.0	mA
				I _{DDSB}	-	1.5	10	μA
	V _{DD} = Output pins are OPEN in DTMF mode. 2.5V Output pins are OPEN in PULSE mode. T _A = Output pins and PULSE mode. Output pins and HKSW pin are OPEN in stand- by state.	OPEN in DTMF	V _{DD}	IDDL	_	1.0	2.0	mA
		OPEN in		IDDPL	_	0.3	0.6	mA
				_	0.2	1.0	μΑ	
Digital Input Voltage			COL1 to COL4,	V _{IHI}	4/5 X V _{DD}	-	V _{DD}	v
1			ROW1 to ROW4	VILI	0	_	V _{DD} /5	v

Parameter	Condition	1944	Symbol		Value		Unit
Parameter		Pin name	Зушьог	Min	Тур	Max	Unit
Digital Input		HKSW,	V _{IH2}	4/5 X V _{DD}	-	V _{DD}	v
Voltage 2		MODEC, MA/BR	V _{IL2}	0	-	V _{DD} /5	v
Digital Input	When V _{IN} = V _{DD}		I _{IH1}	-0.01	-	V _{DD} /5	mA
Current 1	When V _{IN} = GND	COL1 to COL4,	I _{IL1}	-V _{DD} /100	_	0.01	mA
Digital Input Leakage 1	When key entry is HZ $GND \leq V_{IN} \leq V_{DD}$	COL4, ROW1 to ROW4	IILK1	-10	_	10	μΑ
Digital Input	When V _{IN} = V _{DD}		1 _{IH2}	-0.01	-	V _{DD} /75	mA
Current 2	When V _{IN} = GND	- MODEC -	I _{IL2}	-V _{DD} /75	_	0.01	mA
Digital Input Leakage 2	When MODEC is HZ GND ≦ VIN ≦ V _{DD}		I _{ILK2}	-10	-	10	μA
Digital Input Current 3	When V _{IN} = V _{DD}	HKSW, MA/BR	I _{IH3}	-10	-	10	μA
Pull-up Resistance		HKSW	R _{PLU}	100	200	400	kΩ
Digital Input Leakage 3	When V _{IN} = GND	MA/BR	I _{ILK3}	-10	-	10	μA
	When I _{OH} = -0.2 mA	MODEO, BEEP OUT	V _{он}	V _{DD} -0.5	-	V _{DD}	v
Digital Output Voltage	When I _{OL} = 0.5 mA	MODEO, POUT, MUTE, BEEP OUT	V _{OL}	0		0.5	v
Digital Output Off Leakage Current	$GND \leq V_{OUT} \leq V_{DD}$	MUTE, POUT, MODEO, BEEP OUT	I _{OFFLK}	-10	_	10	μΑ
External resis- tance when digital input is open	Resistance connected to external circuit when input is open. The other end of the resistance must be between 0 V and V _{DD} .	COL1 to COL4, ROW1 to ROW4, HKSW, MODEC	R _{dext}	1	-	_	MΩ

Electrical Characteristics (Cont'd)

MB87009

Electrical Characteristics (Cont'd)

Parameter	Condition		Symbol	Value			Unit
Falanietei		Pin name	Зупьог	Min	Тур	Max	Unjt
Pull-down Resistance	In ONHOOK mode	X1, X2	R _{PLD}	75	150	300	kΩ
Oscillator Frequency		X1, X2	f _{IN}	-	3.579545	_	MHz
	When no signal is output.	DTMF OUT	V _{aout}	-	0	-	V
DTMF output When 100Ω	Offset voltage when signals are output.				0.63xV _{DD} -0.75	_	v
is connected between out-	DTMF TONE output voltage			_	1.44	-	Vp-p
put pin and GND	ROW signal tone output voltage				0.64		Vp-p
	COLUMN single tone output voltage				0.80	_	Vp-p
	COLUMN/ROW TONE ratio			-	2.0	-	dB
Number of Redial Memory Digits		COL1 to COL4, ROW1 to ROW4	N _{KEY}	-	_	26	dig- its
Make Ratio	MA/BR = V _{DD}	POUT		-	39	-	%
	MA/BR = GND	2001		-	33	-	%
Oscillation Start Time		V4 V2	t _{start}	0	8	16	ms
Oscillation Stop Time		X1, X2	tSTOP	0	8	16	ms
Key Entry HZ Hold Time		COL1 to COL4, ROW1 to ROW4	t _{HZK}	0	_	5	ms
MODEC HZ Hold Time		MODEC	^t нzмc	0	-	5	ms
MODEO HZ Hold Time		MODEO	t _{нzмo}	0	_	5	ms
Key Entry HZ Start Time		COL1 to COL4, ROW1 to ROW4	tzks	0		5	ms
MODEC HZ Start Time		MODEC	t _{zmcs}	0	_	5	ms

Parameter	Condition		Symbol	Value			Unit
		Pin name	Symbol	Min	Тур	Max	
MODEO HZ Start Time			t _{zmos}	0	-	5	ms
MODEO Switch Start Time 1			t _{MOSW1}		12	-	ms
MODEO Switch Start Time 2			t _{MOSW2}	-	5	-	ms
MODEO HZ Start Time by F Key Entry		MODEO	tzmosf	_	83	-	ms
MODEO HZ Hold Time by F Key Entry			^t hzmosf	_	0.6		S
MODEO Blink- ing Period			tmoblnk	-	0.4	-	s
MODEO Switch Start Time by Pause Release Key			^t moswp∟	_	39	-	ms
Pause Time		POUT, DTMFOUT	^t P AUSE	-	4.0	-	s
DTMF Output Start Time by Pause Release Key		DTMFOUT	toutpl	_	50	_	ms
POUT Output Hold Time by F Key Entry		POUT	t _{нрн}	-	0.6	-	ms
POUT Output Start Time by F Key Entry			t _{pouts}		83	-	ms
DTMFOUT Output Start Time when the Mode is Switched		DTMFOUT	t _{outsws}	-	10	_	ms
Key Entry Width 1		COL1 to COL4, ROW1 to	^t wк1	50		-	ms
Key Entry Width 2			t _{WK2}	50	-	-	ms
Pause Between Key Entries		ROW4	^t РК	50	_	_	ms

Electrical Characteristics (Cont'd)

MB87009

ElectricalCharacteristics (Cont'd)

Parameter	Condition		Sumbol	Value			Unit	
rarameter			Pin name	Symbol	Min	Тур	Max	Onit
Key Entry Debouncing Time			COL1 to COL4, ROW1 to ROW4	tachat	-	34	-	ms
BEEPTONE Output Start Time				t _{beeps}	-	42		ms
BEEPTONE Output Width			BEEPOUT	twbeep	-	41		ms
MUTE LOW Output Start Time			MUTE	t _{MS}	-	42	_	ms
MUTE LOW	For 10 pps		MOTE		26	30	34	
Output Hold Time 1	For 20 pps			t _{HML1}	13	15	17	ms
Time T	When DUAL	TONE is output			100	110	120	
	MA/BR = "VDD"	For 10 pps		t _{ppdp}	950	990	1016	
Pulse Pre-		For 20 pps			480	520.5	566	
digital Pause	MA/BR =	For 10 pps			950	984	1016	
	"GND"	For 20 pps			480	517.5	556	
	MA/BR =	For 10 pps		twm	-	39	-	ms
Pulse Make	"VDD"	For 20 pps			-	19.5	-	1115
Width		For 10 pps			-	33	-	ms
		For 20 pps	POUT		-	16.5	-	1115
		For 10 pps			-	61	-	ms
Pulse Break		For 20 pps		-	30.5	-		
Width	MA/BR =	For 10 pps]	twbrk	-	67	-	- ms
	"GND"	For 20 pps			-	33.5	-	1115
Pulse Inter- digital Pause	MA/BR = "VDD"	For 10 pps		twidp	900	469.5	960	ms
		For 20 pps			450	469.5	480	
	MA/BR =	For 10 pps			900	933	960	- ms
	"GND"	For 20 pps			450	466.5	480	1113



D	Condition	Question	Value			Unit	
Parameter		Pin name	Symbol	Min	Тур	Max	Unit
MUTE LOW Output Hold Time 2	When single tone is output	MUTE	^t HML2	0	-	45	ms
DUALTONE Output Time			t _{wdt}	78	80	82	ms
DTMF Inter- pause			tinps	78	80	82	ms
Single Tone Output Start Time		DTMFOUT	tsings	-	42	-	ms
Single Tone Output Stop Time		DTWI COT	t _{singe}	0	-	5	ms
DUALTONE Output Start Time			t _{duals}	_	50	_	ms
DUALTONE Output Stop Time			t _{duale}	0	-	5	ms
MUTE Hold Time 1 by Pause Key		MUTE	^t psm1	0	10	20	ms
MUTE Hold Time 2 by Pause Key		MUTE	t _{PSM2}	75	90	105	ms
MODEO Blink- ing Start Time		MODEO	t _{MOBS}	0	5	10	ms

Electrical Characteristics (Cont'd) -


.....





MB87009


ltem	Symbol	Standard DTMF (Hz)	DTMF output signals (Hz) (Oscillator frequency 3.579545 MHz)	Error to standard DTmF (%)
ROW1	FR1	697	696.95	-0.01
ROW2	FR2	770	770.13	+0.02
ROW3	FR3	852	852.27	+0.03
ROW4	FR4	941	940.99	-0.01
COL1	FC1	1209	1209.31	+0.03
COL2	FC2	1336	1335.65	-0.03
COL3	FC3	1477	1476.71	-0.02


DTMF OUTPUT SIGNALS






















PACKAGE DIMENSIONS (Suffix: P)





PACKAGE DIMENSIONS (Suffix: PF)

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.

April 1991 Edition 2.0 FUĴITSU



DUAL TONE MULTI FREQUENCY RECEIVER

DATA SHEET :

The MB87017B is a one chip DTMF receiver with an input amplifier gain adjuster and low power consumption, integrating filter and decoder circuits. The MB87017B can select either automatic guard time setting mode or adjustable external guard time setting mode.

This circuit consists of SCFs (Switched Capacitor Filters) and decoders which convert 16 types of DTMF tone pairs into hexadecimal four-bit codes.

- All DTMF receiver functions are integrated on one chip.
- Low power consumption
- · Built-in input amplifier gain adjustment circuit

ABSOLUTE MAXIMUM RATINGS (See NOTE)

· Selectable automatic or adjustable external guard time setting modes



PLASTIC PACKAGE (DIP-18P-M02)

Symbol Value Ratinos Unit Supply Voltage VDD +6.0 ۷ -0.3 to Vpp + 0.3 v Analog Input Voltage VAIN **Digital Input Voltage** VDIN -0.3 to V_{DD} + 0.3 ٧ TA °C Operating Temperature 0 to +70 Storage Temperature TSTG -55 to +125 °C


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright[©] 1991 by FUJITSU LIMITED


PIN ASSIGNMENT



7

BLOCK DIAGRAM





PIN DESCRIPTIONS

-


Pin Number				-
DIP	FPT	Symbol	1/0	Description
1	1	Ain	1	Analog input pin (non-inverted operational amplifier input)
2	2	Gai	I	Operational amplifier gain adjustment pin 1 (inverted operand amplifier in- put). Operational amplifier gain adjustment pin 2 (operand amplifier output pin).
3	3	Ga2	0	* These pins are provided for operational amplifier gain adjustment. The polarity of G_{A1} is opposite to that of G_{A2} .
4	5	VREF	0	Reference voltage output pin. (1/2 VDD)
5	6	AG	-	Analog ground pin
6	7	TEST	-	Test pin. Usually set to ground level.
7	8	OSC1	1	Clock input pin.
8	11	OSC2	0	Clock output pin. * Connect a 3.5795 MHz crystal between OSC1 and OSC2 pins.
9	12	GND	-	Ground pin
10	13	TOE	1	Three-state output enable pin. ★ Data from Q₁ to Q₄ may be output when this pin is set to "High".
11 to 14	14, 15 18, 19	Q₁ to Q₄	0	Three-state data output pin.
15	20	DS	0	Signal detection pin. * This pin goes to "High" when an valid tone pair is received and de- coded, and the data in the output data-bus is updated.
16	21	DF	0	Frequency detection pin. * This pin goes to "High" when a received tone pair is acknowledged as the valid DTMF signal frequency.
17	23	GT	0	Guard time mode select pin. ★ When GT pin is clamped to V _{DD} , automatic guard time setting circuit is selected; Guard Time Present (GTP) and Guard Time Absent (GTA) are set to 20 milliseconds. ★ See functional descriptions on page 5. ★ When GT pin exceeds 1/2V _{DD} , DS pin outputs high level. When GT pin is less than 1/2V _{DD} , DS pin outputs low level.
18	24	Vdd	-	Positive supply voltage pin. * The voltage must be +5 V ±5%.
-	4, 9 10, 16 17, 22	NC	_	No connection

FUNCTIONAL DESCRIPTIONS

FILTER

The filters consist of 3 sixth-order SCFs. The dial tone removal filter (including the 60 Hz filter) output is connected to the individual hysteresis comparators through the low group and high group filters.

In the figure below, the solid line shows the characteristics of the low group filter while the broken line shows the characteristics of the high group filter. At a frequency of 770 Hz, it is assumed that 0 dB are lost. Therefore, this point is used for reference.



DECODER

1. Digital Frequency-detecting Circuit

The DF (Detect Frequency) pin goes to "High" when the detector circuit acknowledges the output signals from the two comparators as valid DTMF signal frequencies in the digital frequency detecting block.

2. Guard Time Setting Circuit

Automatic or adjustable external guard time setting modes are provided. Guard time has two types: GTP (Guard Time Present) and GTA (Guard Time Absent).

2.1 Automatic Guard Time Setting Circuit

When GT pin is clamped to V_{DD} , automatic guard time setting circuit is selected; t_{GTP} and t_{GTA} are set to 20 milliseconds. The output signal from the filters may be acknowledged as a DTMF signal if:

- ① A signal with valid DTMF frequency lasts more than 40 milliseconds. This signal is decoded into a DTMF signal. These pulses correspond to the input signal enable period and disable period for alternative current characteristics.
- ② A period of more than 40 milliseconds exists between DTMF signals n and (n + 1). If this is not the case the DTMF signal (n + 1) is disabled.

These pulses correspond to the inter-digit pauses for acceptance and rejection for alternative current characteristics.


In \oplus , it takes the DS (Detect Signal) pin GTP to acknowledge that the input signal is a DTMF signal after DF switches to "High". The DS pin switches to "High" when the input signal is acknowledged as a DTMF signal.

In @, it takes the DS pin GTA to disable DTMF signal n after DF switches to "Low". The DS pin switches to "Low" when the signal is disabled. (See Page 10 for the timing chart.)

tsda > tgtp + tpdf tida > tadf + tgta 2.2 Adjustable External Guard Time Setting Circuit

The simplified adjustable external guard time setting circuit shown below enables any guard time present (GTP) or guard time absent (GTA) setting.

The guard time is adjusted by selecting external register R when the external capacitor is 0.1 µF.



2.3 Automatic Guard-time/Adjustable External Guard-time Setting Mode Selection Circuit

- Adjustable external guard time setting mode Adjustable external guard time setting mode (GT pin is set low) is selected on the rising edge of the detected frequency (DF).
- Automatic guard time setting mode The automatic guard time setting mode (GT pin is set high) is selected the power-on reset signal and on the rising edges of the DF.
- 2.4 Power-on Reset Circuit


The power-on reset circuit generates a reset signal to initialize the automatic guard time or adjustable guard time setting circuit when power is applied.

The power-on reset circuit specifications and timing diagram are shown below.

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Remarks
Power supply rise time Power supply fall time	t. tı	0.1	-	50	ms	Power-on reset operation conditions
Power-off time	tott	100	-	-	ms	

FUNCTIONAL DESCRIPTIONS

Power-on reset timing diagram



NOTE: If the values of power supply rise time, fall time, and power off time shown in the table are not satisfied, the power-on


The adjustable external guard time setting circuit will not enter malfunction even if the power-on reset signal is not generated. Therefore, if power supply conditions disable the power-on reset circuit, the adjustable external guard setting circuit can

be used.



OUTPUT CIRCUIT


When the signal detector pin (DS) switches to "High", a received tone pair is stored in the output circuit register. The output latch status may be output on the output bus by setting the three state control input (TOE) to "High".



	A _{in} I	nput	Input	Output				
Dial	Low group: fo	High group: fo	TOE	Q.	Q3	Q2	Qı	
1	697	1209	1	0	0	0	1	
2	697	1336	1	0	0	1	0	
3	697	1447	1	0	0	1	1	
4	770	1209	1	0	1	0	0	
5	770	1336	1	0	1	0	1	
6	770	1477	1	0	1	1	0	
7	852	1209	1	0	1	1	1	
8	852	1336	1	1	0	0	0	
9	852	1477	1	1	0	0	1	
0	941	1336	1	1	0	1	0	
*	941	1209	1	1	0	1	1	
#	941	1477	1	1	1	0	0	
Α	697	1633	1	1	1	0	1	
В	770	1633	1	1	· 1	1	0	
С	852	1633	1	1	1	1	1	
D	941	1633	1	0	0	0	0	

SAMPLE DIFFERENCE INPUT CONFIGURATION

The MB87017B uses a difference input amplifier and provides for a bias power source (V_{REF}) to apply a bias voltage to the input signal. This also allows a pin to connect a gain adjustment resistor to the amplifier output.



RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Supply Voltage	VDD	4.75	5.0	5.25	v
Input Voltage	Vi	0	-	Vdd	v
Oscillation Frequency	fosc	3.5759	3.5795	3.5831	MHz
OSC1 Pin Load Capacitance	CLDI	10.0	-	50.0	pF
OSC2 Pin Load Capacitance	CLDO	10.0	-	50.0	pF
GA2 Pin Load Resistance	Ru	50	-	-	kΩ
GA2 Pin Load Capacitance	CLA	-	-	100	pF
Operating temperature	TA	0	_	70	°C

DC CHARACTERISTICS

 $V_{DD} = 5 \text{ V} \pm 5\%$, $T_A = 0^{\circ}\text{C}$ to 70°C

		a	Rating			
Parameter	Symbol	Condition	Minimum	Typical	Maximum	Unit
Power Consumption	P₀	f = 3.58 MHz, V _{DD} = 5 V	-	25	37	mW
Low Level Input Voltage	ViL		0	-	0.8	v
High Level Input Voltage	Vн		2.0	-	VDD	v
Low Level Input Leak Current	In.	Vi = GND	-10	-	10	μA
High Level Input Leak Current	I 14	$V_1 = V_{DD}$	-10	-	10	μA
Low Level Output Voltage	Vol	I _{oL} = 2 mA	0	-	0.4	v
High Level Output Voltage	Vон	I _{он} = −0.4 mA	2.4	-	VDD	v
V _{REF} Output Voltage	VREF		-	2.5	-	v



AC CHARACTERISTICS

 $V_{DD} = 5 \text{ V} \pm 5\%$, $T_A = 0^{\circ}\text{C}$ to 70°C

D	0	Condition		Unit		
Parameter	Symbol	Condition	Minimum	Typical	Maximum	Unit
Signal Input Level		$T_{A} = 25^{\circ}C, V_{DD} = 5 V$	-29	-10	-1	dBm
TWIST *2			-	±10	-	dB
Allowable Frequency Deviation			±1.5 ±2 Hz	-	-	%
Prohibited Frequency Deviation			±3.5	_	-	%
*3 Allowable Noise Level			-	-12	_	dB
Allowable Dial Tone Level			-	22	_	dB
Input Signal Detection Timing (Present)	t _{PDF}		5	11	14	ms
Input Signal Detection Timing (Absent)	tadf		0.5	4	8.5	ms
^{+5, 6} Input Signal Enable Period (Accept)	tsda		-	-	40	ms
*5, 6 Input Signal Enable Period (Reject)	t _{sdR}		20	-	_	ms
•5, 6 Inter-digit Pause (Accept)	tipa		-	-	40	ms
•5, 6 Inter-digit Pause (Reject)	tipa		9	-	-	ms
Input Clock Frequency	fin		3.5759	3.5795	3.5831	MHz
Clock Rise Time	tr		-	-	110	ns
Clock Fall Time	tf		-	-	110	ns
Clock Duty	DR		-	50	_	%

*1 dBm: 600 ohm reference

*2 TWIST = High group tone voltage/Low group tone voltage

*3 Allowable noise = Total allowable noise within the range 300 Hz to 3.4 kHz/Minimum amplitude tone level in valid tone pairs


*4 Allowable dial tone level = Total allowable normal dial tone volume/Minimum amplitude tone in valid tone pairs


*5 See Timing Chart.

*6 Specified values are referenced to the automatic guard time setting mode. See page 5 for t_{GTP}, and t_{GTA} in the adjustable external guard time setting mode.

MB87017B

TIMING CHART





MB87017B

January 1990

rsu

DATA SHEET

MB87029 DTMF Pulse Dialer

rom PULSE mode to DTMF and PULSE modes and can be switched rom PULSE mode to DTMF mode by a mode selection entry or by input from the keyboard. The MB87029 contains a 26-digit redial memory that permits the coexistence of PULSE and DTMF modes, enabling mixed redialing in both PULSE and DTMF modes by a signal key entry.

- DTMF operation can be selected by the mode switch pin (MODÉIN)
- On-chip 26 digits of redial memory (up to 25 digits can actually be written in the memory)
- Selectable make ratio by MA/BR: 39% or 33%
- Line Dial Tone (LDT) function is provided (switching from PULSE mode to DTMF mode by key entry)
- Output of a beep tone for input confirmation (for all effective key entry independently PULSE/DTMF modes)
- · Redial inhibit function is included for redial memory overflow

Rating

Positive Supply Voltage

 Mixed redialing of both PULSE and DTMF modes


- and pause accumulation is possible
- Single-tone output is enabled by SCNT pin
- FLASH function is provided (ONHOOK mode is selected by keyboard input)
- FLASH output time, 0.1 second or 0.6 second, is selected by FCNT pin
- Crystal or ceramic oscillator (3,579545 MHz) can be used
- Pause release function is provided (two or more consecutive pauses can be released)
- Operating voltages: PULSE mode: 2.0 V to 6.0 V DTMF mode: 2.5 V to 6.0 V $(TA = -30 \text{ to } 60^{\circ}\text{C})$

Value

GND - 0.3 to 7.0

Unit

v



ABSOLUTE MAXIMUM RATINGS Symbol

 \mathbf{V}_{DD}

Input Voltage	VI	All inputs	$GND - 0.3$ to $V_{DD} + 0.3$	v				
Ouput Voltage	VO [.]	All outputs	$GND - 0.3$ to $V_{DD} + 0.3$	v				
Storage Temperature	T _{STG}		55 to +150	°C				

Pin Name

V_{DD}

Permanent device damage may occur if absolute maximum ratings are Note: exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

C 1991 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.

7-123




Figure 1. MB87029 Block Diagram

PIN DESCRIPTIONS

-

	Pin	No.						
vo	DIP	FPT	Symbol	Description				
Power Supply	1	1	V _D D	Power supply voltages:	Pulse mode 2.0 V t DTMF mode 2.5 V Memory Retention	to 6.0 V		
	11	12	GND	Ground				
Input	2 3 4 5 21 20 19 18	2 3 5 6 23 22 21 20	COL1 COL2 COL3 COL4 ROW1 ROW2 ROW3 ROW4	Uses key entries from 2 of 7 or 2 of 8 keyboards with common GND. This IC is available with a single contact from A type keyboard and electronic input (Low entry). Key input debouncing time is 23 ms typ. for both PULSE and DTMF modes. Key input release guard time is 23 ms typ. for both PULSE and DTMF modes. Key entry is accepted in PULSE/DTMF modes only when a single key (one key) on the keyboard) is pressed longer than the debouncing time. If two or more keys are pressed, they are not accepted unless they are released one-by-one and the last key is held closed longer than the debouncing time, after all other keys are released. Key entry is accepted in DTMF mode only when either a single key (dual-tone key) is pressed or two or more keys in the same COL or ROW (single-tone keys) are pressed longer than the debouncing time, after all other keys are released. Key is held closed longer than the debouncing time, after all other keys are pressed longer than the debouncing time. If one key in COL4 is pressed, the single-tone keys is net flective as the dual-tone key. Hereafter, key entries are described with the premise that keys are held closed longer than the debouncing time. Pauses between key entries in PULSE and DTMF modes must be 50 ms or more. However, up to 50 ms is necessary from key entry to output start for single-tone outputs.				
	6	7	MA/BR	This pin selects the make	e rate.			
				MA/BR	Make Rate (%)	Break Rate (%)		
					39	61		
				GND Make ratio switching by I The input level is in the C	67 uring PULSE/DTMF transmiss	sion.		
	6	7	MODEIN	This pin selects the puls	se mode, 10 pps, 20	pps, or the DTMF mode.		
1				MODEIN Mode				
				V _{DD} Pulse Mode 20 pps				
				Open (1 MΩ or more) Pulse Mode10 pps				
				GND	DT	MF Mode		
				Mode switching is not completed, mode switchi In the ONHOOK mode, t	ing is honored by ke		n is	

PIN DESCRIPTIONS

	Pin	No.					
vo	DIP	FPT	Symbol	Description			
				Hook switch input pin.			
				ONHOOK Mode Open or V _{DD}			
	14	15	HKS	Output is inhibited in ONHOOK mode, and PULSEOUT, DTMFOUT, BEEPOUT, MUTE, and MODEOUT are set at a high impedance state.			
				All key entries are set to HZ and the on-chip operational amplifier and oscillator (OSCIN = L, OSCOUT = L) become power down states.			
				This pin is pulled up by a high resistance internally.			
Input				The input level is in the CMOS level.			
	9	10	OSCIN	Oscillator input pin. In the ONHOOK mode, this pin is pulled to a low level by a high resistance.			
	16	17	FNCT	This pin selects FLASH time period.			
				FNCT FLASH output time			
				V _{DD} 0.6 second			
				GND 0.2 second			
				Switching is prohibited during PULSE/DTMF transmission. Input level is in the CMOS level.			
	17	18	SCNT	This input enables a single-tone output.			
				SCNT Single tone output			
				V _{DD} Output			
				GND Not output			
				Switching is prohibited during a PULSE/DTMF transmission. Input level is in the CMOS level.			
	10	11	OSCOUT	Oscillator output pin. In the ONHOOK mode, this pin is pulled to a low level by a high resistance.			
Output	8	9	MODEOUT	In the ONHOOK mode, this pin is pulled to a low level by a high resistance. The output is in the CMOS level and set to a high impedance state in the ONHOOK mode. Low level is output in the PULSE mode and high level is output in the DTMF mode, including the LDT function. MODEOUT blinks on and off at a frequency of 2.5 Hz typ., if there is no pause before and after mode switching in redial function. When the FLASH key is pressed in either PULSE or DTMF mode, High impedance is output for a 0.6 second (typical) following the BEEP tone output. The key acceptance state (OFFHOOK mode) is now entered.			

continued on next page

PIN DESCRIPTIONS

-

	Pin No.			
vo	DIP	FPT	Symbol	Description
Output	12	13	MUTE	 N-channel open drain output. In both PULSE and DTMF modes, the MUTE pin is in a high impedance state for the following conditions: 1. There is no key entry. 2. After the beep tone is output and the FLASH key is pressed, HZ is output for 0.6 second (typical). 3. During pause output state. (However, when key is pressed, MUTE is low level while beep tone is being output.) 4. During MODEOUT blinking. After key entries become effective in the PULSE or DTMF modes, the MUTE pin is low during output of the beep tone, pulse output (according to numeric key to pressed).
	13	14	BEEPOUT	entry), and output of DTMF. The output is in CMOS level and the pin is set to a high impedance state unless beep tone is output. In PULSE/DTMF modes, the beep tone is output according to effective key entries. Beep tone is output in 41 ms typ. at 1 kHz in rectangular pulse.
	13	14	PULSEOUT	N-channel open drain output. This pin is in a high impedance state in the ONHOOK mode or DTMF mode. In PULSE mode, this pin is at low for brakes (according to numerical key entries). When the FLASH key is pressed in the PULSE or DTMF mode, a low level is output for 600 ms typ. after the beep tone is sent (even during a PULSE/DTMF send). The key acceptance state (OFFHOOK mode) then returns.
	22	24	DTMFOUT	 This DTMFOUT output pin is a bipolar follower that can drive a 100 Ω load between pin and GND. When a single key (numerical, * or *) is pressed in the DTMF modes, dual tone is output. Pressing two or more keys in the same FOW or COL on the keyboard outputs the signal tone in the ROW or COL. If a key in COL4 is pressed, then the DUAL TONE or single tone in the ROW or COL is not output. (Please see Electrical Characteristics.) If the FLASH key is pressed during DTMF sending, the beep tone is output at BEEPOUT and subsequent DTMF tones are not output. The ONHOOK mode is entered for 600 ms typ. after the key acceptance state (OFFHOOK mode) is entered. DUAL TONE output time conditions are as follows: 80 ms typ. for redial output 80 ms typ. when the key entry time is within 130 ms typ. and more than the debouncing time DUAL TONE output is stopped at once if a key is pressed longer than 130 ms typ. and released. Signal tone is output from the end of debouncing time until the key is released.

FUNCTIONAL DESCRIPTIONS

Ordinal Dialing

In OFFHOOK mode, PULSE/DTMF signals are output according to the key input, regardless of the number of key input figures. For the PULSE mode, any number of digital entries with keys 0 to 9. For the DTMF mode, any number of digital entries with keys 0 to 9, (*) and (*).

Up to 26 digits can be stored in the redial memory. In the PULSE mode, a redial digit is counted for any numeric, pause, and LDT entry. In the DTMF mode, a redial digit is counted for any numeric, (*), (*), and (P) entry.

In both the PULSE and DTMF modes, one digit is counted as mode information when MODEIN is used for mode switching. After OFFHOOK, the first numeric entry is counted as a mode digit. In the PULSE mode the numeric key is counted as a mode digit. In the DTMF mode, a numeric key, (*), and (*) entry is counted as a mode digit. In either OFFHOOK or PULSE modes, the mode-information digit is written into the redial memory.

Redialing Function

The redial memory is read out to execute the redialing operation when a redial key is the first key pressed in OFFHOOK state. In the PULSE mode, the redial keys are (#) and (*). In the DTMF mode, only the RED key is accepted for redial.

When 27 or more digits are written into the redial memory, PULSE or DTMF signals that correspond to the key entries are output, but the redialing operation is ineffective because of memory overflow. At this time, even if the first key pressed after the state change from ONHOOK to OFFHOOK is the redial key, the entry is not accepted and the beep tone is not output in either mode of operation.

After OFFHOOK, if a numeric or LDT key is the first entry in PULSE mode, or the first entry in the DTMF mode is a numeric, (*), (*) or a single-tone key entry (excluding COL4), the redial memory is cleared and data is written into memory according to key entry information.

Mixed Redialing

Mixed redialing is executed when the mode is changed from the PULSE to DTMF mode (done by pressing the LDT key), or when MODE is changed during key entries.

If, at redialing, there is a pause before or after mode switching (including LDT), PULSE/DTMF is sent and PULSE/DTMF signals are transmitted after the pause. To redial when there is no pause before or after mode switching (including LDT), all operations must cease after mode switching and a HALT state is enabled. MODEOUT blinks (indicates that mode switching has no automatic pause) and prompts a pause release.

The pause release keys in PULSE mode are (*), RED, and the P key. In the DTMF mode, the RED and the P keys are used for pause release. PULSE and DTMF signals can now be sent by key entry. The FLASH key is the only other acceptable entry.

During redial output, the F key is the only key entry accepted. The pause release key is only accepted when MODEOUT is blinking or during a pause at redialing.

Mode Switching

During PULSE or TONE transmissions, mode switching by MODEIN is not permitted; after transmission is complete, MODEIN can be used for mode switching.

When PULSE or DTMF modes are switched by MODEIN, one digit is stored into redial memory as mode information. After OFFHOOK, if the first key entry is numeric in the PULSE mode, or a numeric (*) or (*) in the DTMF mode, the mode-information digit is written into redial memory.

In the PULSE mode, after the LDT key is accepted only one time, the DTMF mode is selected (regardless of MODEIN pin switching). The LDT key is not accepted in the DTMF mode. The MODEIN pin switching enables the desired mode of operation to be selected.

Line Dial Tone (LDT) Function

If the LDT key is pressed in the PULSE mode, the DTMF mode is selected and DTMF tones can be output. In PULSE mode, only the first LDT key is accepted after key acceptance state (OFFHOOK mode) is entered. Once LDT key is accepted, the following LDT key entries are ignored.

When the LDT key is used to enter the DTMF mode, all keys (excluding COL4 keys) provide dual-tone and single-tone outputs. (Note: If even one COL4 key is pressed, neither dual nor single tones are output.) The mode after that is not switched. If mode switching by LDT from memory is done during redialing, key entries after redialing are executed in DTMF mode regardless of the MODEIN state and the data is written into the redial memory. However, for effective keys (not the redial key) after ONHOOK changes to OFFHOOK, memory is reset and written in the current mode.

Pause Function

A pause state can be entered by pause key entry.

In the PULSE mode, a pause is introduced by pressing the *#* or P keys; in the DTMF mode (including LDT) only the P key is effective. If a pause key is the first key pressed after changing from ONHOOK to OFFHOOK, the entry is not accepted. One pause key entry introduces a pause state that is typically 4 seconds; contiguous pause (N X 4 seconds) can be executed by making consecutive key entries. The pause can be reduced by entering P or RED during a redialing pause time.

In the PULSE mode, the (*) key is used as a pause release key. Multiple pauses can be sent up to 500 times faster by entering a pause release key, that is, N X 4 seconds becomes N X 800 milliseconds.

Flash Function

Keyboard entries enable ONHOOK mode. Only the F key is used as a FLASH key in both PULSE and DTMF modes (including LDT).

When the F key is pressed, the ONHOOK mode is entered for 600 milliseconds (typical) after beep tone is sent. During this time, the key entry pin is not accepted. MODEIN, MUTE, MODEOUT, and DTMF/BEEPOUT pins are placed in the high-impedance state and the PULSEOUT pin is set low level. After 600 milliseconds (typical), the return of OFFHOOK is automatic and key entries can again be accepted.

Test (High-speed Mode)

A test mode circuit is built into the IC. In the ONHOOK state, pins OSCIN and OSCOUT are pulled down by a high resistance. To activate the test mode, tie the OSCIN high and apply clock signal to OSCOUT. The internal circuit operates up to 128 times faster than normal operation.




Figure 2. Keyboard Configuration

KEY OPERATION DIAGRAM

Redial key for PULSE mode	: (RED (P)) = (RED) or (#)
Redial key for DTMF mode	: (RED (D)) = (RED)
Pause key for PULSE mode	: (P (P)) = (P) or (#)
Pause key for DTMF mode	: (P (D) = (P)
Pause release key of PULSE mode	: (PR (P)) = (RED), (P), or (*)
Pause release key of DTMF mode	: (PR (D)) = (RED) or (P)
Pause output	: (P) = Pause

KEY ENTRIES IN PULSE MODE

When	MOD	EIN	is set	to 10	pps

			PULSE	Output	
ноок	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON					
OFF	OPEN	12	1–2		
ON					
OFF	OPEN	RED (P)	1–2		
		3	3		
ON					
OFF	OPEN	RED (P)	1-2-3		
ON					
OFF	V _{DD}	RED (P)	1-2-3		
ON					
OFF	GND	RED (D)	1–2–3		
		4			4
					continued on next page

continued on next page

KEY ENTRIES IN PULSE MODE

When MODEIN is set to 20 pps

			PULSE	E Output	
HOOK	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON					
OFF	V _{DD}	12		1–2	
ON					
OFF	V _{DD}	(RED (P)		1–2	
		3		3	
ON		_		and the second	
OFF	V _{DD}	(RED (P)		1-2-3	
ON					
OFF	OPEN	(RED (P)		1-2-3	
ON					
OFF	GND	(RED (D)		1-2-3	
		4			4
	l				

KEY ENTRIES IN DTMF MODE

			PULSE	Output	
ноок	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON					
OFF	GND	12			1–2
ON					
OFF	GND	(RED (D)			1–2
		3			3
ON		_			
OFF	GND	(RED (D)			1-2-3
ON					
OFF	OPEN	RED (P)			1-2-3
ON					
OFF	GND	(RED (P)			1-2-3
		4		4	

continued on next page

KEY ENTRIES WHEN THE LDT KEY IS USED

			PULSE Output		
ноок	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON				1	
OFF	OPEN	12 <u>P</u> (P)	1-2-P		3
ON		LDT 3			
OFF	GND	(RED (P))	1-2-P		3
		4	Ŭ		4
ON					
OFF	V _{DD}	RED (P)	1-2-P		3-4
ON					
OFF	GND	(RED (D)	1-2-P		34

When there is a pause before LDT

KEY ENTRIES WHEN THE LDT KEY IS USED

When there is a pause after LDT

			PULSE Output		
ноок	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON					
OFF	OPEN	12 [17]	1–2		(₽-3
ON		P (D) 3			_
OFF	GND	(RED (P))	1–2		(P)-3
		<u>(</u>			4
ON		_			
OFF	V _{DD}	RED (P)	1–2		P-3-4
ON					
OFF	GND	(RED (D)	1–2		P-3-4

continued on next page

KEY ENTRIES WHEN THE LDT KEY IS USED

When there is no pause before and after LDT

		PULSE	Output	
MODEIN	Key Entry	10pps	20pps	DTMF Output
OPEN		1–2		3
				-
OPEN	(RED (P))	1-2-MODEOUT blinks		
	(PR (D)			3
	4			4
V _{DD}	(RED (P) (PR (D))	1-2-MODEOUT blinks		3-4
GND	RED (D) (PR (D)	1-2-MODEOUT blinks		34
	OPEN OPEN V _{DO}	OPEN (1 2) LDT 3 OPEN (P) (PR (D) (4) V _{DD} (RED (P) (PR (D) (PR (D) (PR (D)) (PR (D)) (PR (D)) (PR (D))	MODEIN Key Entry 10pps OPEN 1 2 1-2 LDT 3 1-2 1-2 OPEN RED (P) 1-2-MODEOUT blinks VDD RED (P) 1-2-MODEOUT blinks VDD RED (P) 1-2-MODEOUT blinks GND RED (D) 1-2-MODEOUT blinks	OPEN 1 (2) 1-2 LDT (3) 1-2-MODEOUT OPEN RED (P) 1-2-MODEOUT VDD RED (P) 1-2-MODEOUT GND RED (D) 1-2-MODEOUT

KEY ENTRIES WHEN PULSE/DTMF MODE IS SWITCHED (MIXED REDIAL)

When there is a pause before mode switching

			PULSE	Output	
ноок	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON					
OFF	OPEN	12 P (P)	1-2-P		
	V _{DD}	34 <u>P</u> (P)	-	3-4-P	
	GND	5 * P (D)		Ŭ	5-*-P
	OPEN	67	6-7		Ŭ
ON	1				
OFF	OPEN	(RED (P))	1-2-(P) 6-7	3-4-P	5-*-P
ON					
OFF	V _{DD}	(RED (P))	1-2-P 6-7	3-4-P	5-*-P
ON					
OFF	GND	(RED (D)	1-2-P 6-7	3-4-P	5-*-₽

continued on next page

KEY ENTRIES WHEN PULSE/DTMF MODE IS SWITCHED (MIXED REDIAL)

		mode switching	PULSE	Output	
ноок	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON OFF	OPEN V _{DD} GND	12 (P_(P) 34 (P_(D) 5 *	1–2	P-3-4	℗⊸
ON	OPEN	(P) 6 7	₽-6-7		
OFF	OPEN	(RED (P)	1–2 (P)–6–7	₽ -3-4	P-5-*
ON OFF	V _{DD}	(RED (P))	1-2 (P)-6-7	℗ -3-4	@-₅-*
ON OFF	GND	(RED (D))	1-2 P-6-7	₽-3-4	₽-5-*
ON					
OFF	OPEN V _{DD} GND OPEN	12 34 5* 67	1-2 6-7	34	5-*
ON OFF	OPEN	(RED (P)) (PR (P)) (PR (D)) (PR (P))	1-2-MODEOUT blinks 6-7	3-4-MODEOUT blinks	5-*-MODEOUT blinks
ON			-/		
OFF	V _{DD}	(PR (P)) (PR (P)) (PR (D)) (PR (P))	1–2–MODEOUT blinks 6–7	3-4-MODEOUT blinks	5*-MODEOUT blinks
ON OFF	GND	(RED (D) (PR (P)) (PR (D)) (PR (P))	1–2–MODEOUT blinks 6–7	3-4-MODEOUT blinks	5*-MODEOUT blinks

When there is a pause after mode switching

			PULSE	EOutput	
ноок	MODEIN	Key Entry	10pps	20pps	DTMF Output
ON				· · ·	, , , , , , , , , , , , , , , , , , ,
OFF	OPEN	10 - 11	1 - 1 - 1 - 1 25		
ON		25	25		
OFF	OPEN	RED (P)	1-11-1		
ON			1 - 1 - 1 - 1 - 1 = 1 25		
OFF	OPEN	11 - 11			
ON		26	$\underbrace{1-1\cdots 1-1}_{26}$		
OFF	OPEN	(RED (P))	No output		
		2	2		
ON		U			
OFF	OPEN	RED (P)	2		
ON					
OFF	V _{DD}	RED (P)	2		
ON OFF	CND		2		
UFF	GND	(RED (D)	2		
		3			3
ON OFF	OPEN				
	OFEN				1-11
ON					25
OFF	OPEN				
OFF		(RED (P)			1 - 1 - 1 - 1 - 1 - 1 - 25
OFF	OPEN		1-1		20
					1.1.1.1.1.1.1
					1 - 1 - 1 - 1 - 1 - 1 - 23
ON					
OFF	OPEN	(RED (P)	No output		No output

REDIAL MEMORY INHIBIT FUNCTION

RECOMMENDED OPERATING CONDITIONS

					Value		
Parameter	Symbol	Pin Name	Condition	Min	Тур	Max	Unit
Power Supply Voltage	pply Voltage V _{DD} V	V _{DD}	PULSE mode and memory retention mode	2.0		6.0	v
			DTMF mode	2.5		6.0	v
Input Voltage	Vı	All Inputs		0		V _{DD}	v
Output Load Resistance	Ro	DTMFOUT	Between output pin and GND	0.1		20	kΩ
Operating Temperature	T _A			-30		60	°C

ELECTRICAL CHARACTERISTICS

V_{DD} : PULSE mode = 2.0 to 6.0 V, V_{DD} : DTMF mode = 2.5 to 6.0 V, TA = -30 to 60°C

					Value			
Parameter	Symbol	Pin Name		Condition	Min	Тур	Max	Unit
	I _{DD}			utput pins are n in DTMF mode		2.5	5.0	mA
	I _{DP}		All o oper	utput pins are n in PULSE mode		1.0	2.0	mA
Power Supply Current	I _{DST}	V _{DD}		utput pins, HKS open in Standby		1.5	10	μA
	I _{DD1}	₹DD	V _{DD} =	All output pins open in DTMF		1.0	2.0	mA
	I _{DP1}		2.5V	All output pins open in PULSE		0.3	0.6	mA
	TDST1		TA = 25°C	All output pins HKS open in Standby		0.2	1.0	μA
Digital Input	V _{IH1}	COLT to COL4			0.8 V _{DD}		V _{DD}	v
Voltage 1	V _{IL1}	ROW1 to ROW4		0		$\frac{1}{5}$ V _{DD}	v	
Digital Input	V _{IH2}	HKS, FCNT MODEIN, SCNT			0.8 V _{DD}		V _{DD}	v
Voltage 2	V _{IL2}	MA/BR	SCNT	0		$\frac{1}{5}$ V _{DD}	v	
Digital Input	IIH1			$V_1 = V_{DD}$	-0.01		$\frac{1}{5}V_{DD}$	mA
Current 1	I _{IL1}	COL1 to COL4 ROW1 TO ROW4		V _I = GND	-0.01 V _{DD}		0.01	mA
Digital Input Leakage Current 1	I _{IZ1}			ey entry HZ ND ≤ V _I ≤ V _{DD}	-10		10	μA
Digital Input	I _{IH2}		Vi = Vi	סכ	-0.01		$\frac{1}{75}$ V _{DD}	mA
Current 2	I _{IL2}	MODEIN	V _I = G	ND	1/75 V _{DD}		0.01	mA
Digital Input Leakage Current 2	I _{IZ2}		MODE GND 5	EIN HZ ≤ V _I ≤ V _{DD}	-10		10	μA
Digital Input	I _{IL3}	MA/BR, SCNT, FCNT	V _i = G	ND	-10		10	μA
Current 3	I _{IH3}	HKS, MA/BR, SCNT, FCNT	Vi = Vi	DC	-10		10	μА

ELECTRICAL CHARACTERISTICS

					Value		
Parameter	Symbol	Pin Name	Condition	Min	Тур	Max	Unit
Pull-up Resistor	RPLU	HKS		100	200	400	kΩ
	V _{OH}	MODEOUT BEEPOUT	l _{OH} = -0.2mA	V _{DD} 0.5		V _{DD}	ν
Digital Output Voltage	V _{OL}	Modeout, Pulseout, Mute, Beepout	I _{OL} = 0.5mA	0		0.5	v
Digital Output Off Leakage Current	lol	MUTE, PULSEOUT, MODEOUT, BEEPOUT	$GND \le V_0 \le V_{DD}$	-10		10	μA
External Resistance when digital input is open	R _{DIO}	ROWT TO ROW4 COL1 to COL4 HKS, MODEIN	Resistance connected to external circuit when in- put is open. The other end of the resistance must be between O V and V_{DD} .	1			MΩ
Pull-down Resistance	R _{PLD}	OSCIN,	ONHOOK mode	75	150	300	kΩ
Oscillator Frequency	O _{SCIN}	OSCOUT			3.579545		MHz
			No signal is output		0		V
DTMF Output			Offset voltage when signals are output		0.6 V _{DD} 0.75		v
Voltage	A _{OUT}	DTMFOUT	DTMF TONE output voltage		1.44		Vр–р
100Ω placed between output pin and GND.	~out	DIMIOUT	ROW single tone output voltage		0.64		Vрр
			COLUMN single tone output voltage		0.80		Vрр
			COLUMN/ROW tone ratio		2.0		dB
Redial Memory Digit	N _{RKEY}	COLT to COL4 ROW1 TO ROW4				26	digits
Make Ratio	WMAKE	PULSEOUT	MA/BR = V _{DD}		39		%
mane Hallo	**MAKE		MA/BR = GND		33		%
Oscillation Start time	toss	OSCIN,		0	8	16	ms
Oscillation Stop time	tossp	OSCOUT		0	8	16	ms

ELECTRICAL CHARACTERISTICS

				Γ	Value		
Parameter	Symbol	Pin Name	Condition	Min	Тур	Max	Unit
Key Entry HZ Hold time	t _{нzкн}	COLT to COL4 ROWT TO ROW4		0		5	ms
MODEIN HZ Hold time	t _{HZMIH}	MODEIN		0		5	ms
MODEOUT HZ Hold time	t _{нzмон}	MODEOUT		0		5	ms
Key Entry HZ Start time	t _{HZKS}	COL1 to COL4 ROW1 TO ROW4		o		5	ms
MODEIN HZ Start time	t _{HZMIS}	MODEIN	•	o		5	ms
MODEOUT HZ Start time	t _{HZMOS}	MODEOUT		0		5	ms
Pause Time	t _{PAS}	PULSEOUT, DTMFOUT		3.85	4.0	4.15	s
MODEOUT Switch Start time 1	t _{MOC1}				12		ms
MODEOUT Switch Start time 2	t _{MOC2}			2	5	8	ms
MODEOUT HZ Start Time by F key entry	tmofs	MODEOUT			72		ms
MODEOUT HZ			FCNT = V _{DD}	0.59	0.6	0.61	s
Hold Time by F key entry	t _{MOFH}		FCNT = GND	0.09	0.1	0.11	3
MODEOUT Blinking Period	t _{MOSI}			0.39	0.4	0.41	s
MODEOUT Change Start time by pause release key entry	t _{MOPS}				28		ms
DTMFOUT Output Start time when mode is switched	t _{mst}			2	10	15	ms
DTMF Output Start time by pause release key entry	t _{PDT}	DTMFOUT			39		ms
PULSEOUT Output Hold time			FCNT = V _{DD}	0.59	0.6	0.61	s
by F key entry	t _{PUFH}	PULSEOUT	FCNT = GND	0.09	0.1	0.11	3
PULSEOUT OUTPUT Start time by F key entry	t _{PUFS}	FULSEOUT			72		ms

ELECTRICAL CHARACTERISTICS

		[Value			
Parameter	Symbol	Pin Name	Co	ndition	Min	Тур	Max	Unit
Key Entry Width1	t _{WK1}	COL1 to COL4 ROW1 TO ROW4			50			ms
Key Entry Width2	t _{WK2}				50			ms
Key Input Pause Time	t _{PK}				50			ms
Key Entry Debouncing time	t _{CH}				21	23	25	ms
Key Entry Release Guard time	t _{RE}				21	23	25	ms
BEEP TONE Output Start time	t _{BES}					31		ms
BEEP TONE Output Width	t _{wBE}	DTMF/BEEPOUT			39	41	43	ms
MUTE LOW Output Start time	t _{MUS}	MUTE				31		ms
			10 pps		26	30	34	ms
MUTE LOW Output Hold time 1	t _{MUSP1}		20 pps		13	15	17	
			Dual Tone Output		100	110	120	
	t _{PDP}		MA/BR = V _{DD}	10 pps mode	950	980	1016	ms
Pulse Predigital				20 pps mode	480	510.5	556	
Pause Time			MA/BR = GND	10 pps mode	950	974	1016	ms
				20 pps mode	480	507.5	556	
Pulse Make Width	twma		MA/BR = V _{DD}	10 pps mode	38	39	40	ms
				20 pps mode	19	19.5	20	
			Ma/BR = GND	10 pps mode	32	33	34	ms
				20 pps mode	16	16.5	17	
		PULSEOUT	MA/BR = V _{DD}	10 pps mode	60	61	62	ms
Pulse Break Width	t _{wBR}			20 pps mode	30	30.5	31	
			MA/BR = GND	10 pps mode	66	67	68	ms
				20 pps mode	33	33.5	34	
	t _{IDP}		MA/BR = V _{DD}	10 pps mode	900	939	960	
Pulse Interdigital Pause Time				20 pps mode	450	469.5	480	ms
	NUP		MA/BR = GND	10 pps mode	900	933	960	ms
				20 pps mode	450	466.5	480	1113

continued on next page

7-141


ELECTRICAL CHARACTERISTICS

				Value			
Parameter	Symbol	Pin Name	Condition	Min	Тур	Max	Unit
MUTE LOW Output Hold time 2	t _{MUSP2}	MUTE	Single Tone Output	0		8	ms
DUAL TONE Output Time	t _{WDT}			78	80	82	ms
DTMF Interpause Time	t _{отр}			78	80	82	ms
Single Tone Output start time	t _{sis}	DTMF/BEEPOUT	SCNT = V _{DD}		31		ms
Single Tone Output stop time	t _{SISP}	DIM DELL COT		0		45	ms
DUAL TONE Output start time	t _{DTS}				39		ms
DUAL TONE Output stop time	t _{DTSP}			0		5	ms
MUTE Hold Time 1 by PAUSE key entry	t _{PSM1}	MUTE		0	10	20	ms
MUTE Hold Time 2 by PAUSE key entry	t _{PSM2}			75	90	105	ms
MODEOUT Blinking Start time	t _{MOST}	MODEOUT		0	5	10	ms

DTMF OUTPUT SIGNALS


Item	Symbol	Standard DTMF (Hz)	DTMF Output Signal* (Hz)	Error to standard TDMF (%)
ROW1	FR1	697	696.95	-0.01
ROW2	FR2	770	770.13	+0.02
ROW3	FR3	852	852.27	+0.03
ROW4	FR4	941	940.99	-0.01
COL1	FC1	1209	1209.31	+0.03
COL2	FC2	1336	1335.65	-0.03
COL3	FC3	1477	1476.71	-0.02

Note: *Oscillation frequency 3.579545 MHz




Notes: ¹ Key Input Debouncing Time tCH Key entry is accepted if low level is longer than 23 ms typ. ²Key Input Release Guard Time tRE Key release is recognized if low level is longer than 23 ms typ.

TIMING CHART 1-A




When there is a pause before LDT key in PULSE mode

TIMING CHART 1–B When there is a pause before LDT key in PULSE mode



TIMING CHART 2–A

When there is no pause before or after LDT key in PULSE mode




TIMING CHART 2–B


when there is	s no pause before or after LDT key in PULSE mode
нкѕ	"H" "L"
OSCIN OSCOUT	"H" 3.579545 MHz
KEY Entry	"H"HZREDP Rep
MODEIN (OPEN)	"H ²
MODEIN (V _{DD})	"H" (20 pps) "L"
MODEOUT	
PULSEOUT	
DTMFOUT	
MUTE	"H" "L"
BEEPOUT	"H" "L"

MB87029


TIMING CHART 3–A




TIMING CHART 3–B



PACKAGE DIMENSIONS





7

MB87029

May 1991 Edition 2.0

DATA SHEET =




DUAL TONE MULTI FREQUENCY RECEIVER

The MB87057 is a one chip DTMF receiver with an input amplifier gain adjuster and low power consumption, integrating filter and decoder circuits. The MB87057 can automatically set guard times.

This circuit consists of SCFs (Switched Capacitor Filters) and decoders which convert 16 types of DTMF tone pairs into hexadecimal four-bit codes.

- All DTMF receiver functions are integrated on one chip.
- · Low power consumption
- Built-in input amplifier gain adjustment circuit
- · Automatic guard time setup



ΓSU

FU

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Ratings	Symbol	Value	Unit
Supply Voltage	Voo	+6.0	v
Analog Input Voltage	Vain	-0.3 to V _{DD} + 0.3	v
Digital Input Voltage	Vdin	–0.3 to V _{DD} + 0.3	v
Operating Temperature	TA	0 to +70	°C
Storage Temperature	Tstg	55 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Copyright@ 1991 by FUJITSU LIMITED


MB87057

PIN ASSIGNMENT



7

BLOCK DIAGRAM



(DIP PACKAGE)

PIN DESCRIPTIONS


Pin Ni DiP	umber FPT	Symbol	vo	Description
1	1	Ain	1	Analog input pin (non-inverted operational amplifier input)
2	2	Gai	1	Operational amplifier gain adjustment pin 1 (inverted operand amplifier in- put). Operational amplifier gain adjustment pin 2 (operand amplifier output pin).
3	3	Ga2	ο	 These pins are provided for operational amplifier gain adjustment. The polarity of G_{A1} is opposite to that of G_{A2}.
4	5		0	Reference voltage output pin. $(1/2 V_{DD})$
5	6	AG	-	Analog ground pin
6	7	TEST	-	Test pin. Usually set to ground level.
7	8	OSC1	ł	Clock input pin.
8	11	OSC2	0	Clock output pin. * Connect a 3.5795 MHz crystal between OSC1 and OSC2 pins.
9	12	GND	-	Ground pin
10	13	TOE	I	Three-state output enable pin. ★ Data from Q₁ to Q₄ may be output when this pin is set to "High".
11 to 14	14, 15 18, 19	Q₁ to Q₄	0	Three-state data output pin.
15	20	DS	0	Signal detection pin. * This pin goes to "High" when an available tone pair is received and de- coded, and the data in the output data-bus is updated.
16	21	DF	0	Frequency detection pin. This pin goes to "High" when a received tone pair is acknowledged as the valid DTMF signal frequency.
17	23	GT	0	Since "H" has been output, secure the pin in the "Open" or $V_{\mbox{\tiny DD}}$ position.
18	24	Vdd	-	Positive supply voltage pin. * The voltage must be +5 V ±5%.
_	4, 9 10, 16 17, 22	NC	-	No connection

FUNCTIONAL DESCRIPTIONS

1. FILTER

The filters consist of 3 sixth-order SCFs. The dial tone removal filter (including the 60 Hz filter). Output is connected to the individual hysteresis comparators through the low group and high group filters.

In the figure below, the solid line shows the characteristics of the low group filter while the broken line shows the characteristics of the high group filter. At a frequency of 770 Hz, it is assumed that 0 dB are lost. Therefore, this point is used for reference.



2. DECODER

2.1 Digital Frequency-detecting Circuit

The DF (Detect Frequency) pin goes to "High" when the detector circuit acknowledges the output signals from the two comparators as valid DTMF signal frequencies in the digital frequency detecting block.

2.2 Guard Time Setup Circuit

The automatic setup mode is provided for guard time setup. Guard time has two types: GTP (Guard Time Present) and GTA (Guard Time Absent).

2.2.1 Automatic guard-time setup circuit

The automatic guard time setup circuit sets both tare and tara to 20 ms. The output signal from the filters may be acknowledged as a DTMF signal if:

- ① A signal with valid DTMF frequency lasts more than 40 ms. This signal is decoded into a DTMF signal. These pulses correspond to the input signal enable period and disable period for alternative current characteristics.
- ② A period of more than 40 ms exists between DTMF signals n and (n + 1). If this is not the case the DTMF signal (n + 1) is disabled.

These pulses correspond to the inter-digit pauses for acceptance and rejection for alternative current characteristics.

In ①, it takes the DS (Detect Signal) pin GTP to acknowledge that the input signal is a DTMF signal after DF switches to "High". The DS pin switches to "High" when the input signal is acknowledged as a DTMF signal.


In @, it takes the DS pin GTA to disable DTMF signal n after DF switches to "Low". The DS pin switches to "Low" when the signal is disabled. (See Page 8 for the timing chart.)

tsda > tgtp + tpdf tida > tadf + tgta

FUNCTIONAL DESCRIPTIONS

3. OUTPUT CIRCUIT


When the signal detector pin (DS) switches to "High", a received tone pair is stored in the output circuit register. The output latch status may be output on the output bus by setting the three state control input (TOE) to "High".



	A _{in} I	Input		Ou	lput		
Dial	Low group: fo	High group: fo	TOE	۵.	Q3	Qa	Qi
1	697	1209	1	0	0	0	1
2	697	1336	1	0	0	1	0
3	697	1447	1	0	0	1	1
4	770	1209	1	0	1	0	0
5	770	1336	1	0	1	0	1
6	770	1477	1	0	1	1	0
7	852	1209	1	0	1	1	1
8	852	1336	1	1	0	0	0
9	852	1477	1	1	0	0	1
0	941	1336	1	1	0	1	0
*	941	1209	1	1	0	1	1
#	941	1477	1	1	1	0	0
Α	697	1633	1	1	1	0	1
В	770	1633	1	1	1	1	0
С	852	1633	1	1	1	1	1
D	941	1633	1	0	0	0	0

4. SAMPLE DIFFERENCE INPUT CONFIGURATION

The MB87057 uses a difference input amplifier and provides for a bias power source (V_{REF}) to apply a bias voltage to the input signal. This also allows a pin to connect a gain adjustment resistor to the amplifier output.



RECOMMENDED OPERATING CONDITIONS

Parameter			Rating		Unit
Parameter	Symbol	Minimum	Typical	Maximum	Unit
Supply Voltage	VDD	4.75	5.0	5.25	··· V
Input Voltage	V ₁	0	-	Vdd	v
Oscillation Frequency	fosc	3.5759	3.5795	3.5831	MHz
OSC1 Pin Load Capacitance	CLDI	10.0	· _ ·	50.0	pF
OSC2 Pin Load Capacitance	CLDO	10.0	-	50.0	pF
GA2 Pin Load Resistance	Ru	50	-	-	kΩ
GA2 Pin Load Capacitance	Си	-	-	100	ρF
Operating temperature	TA	0	-	70	°C

DC CHARACTERISTICS

 $V_{DD} = 5 \text{ V} \pm 5\%$, $T_A = 0^{\circ}\text{C}$ to 70°C

-							
Parameter	Symbol Condition		Minimum	Typical	Maximum	Unit	
Supply Voltage	VDD		4.75	5.0	5.25	v	
Power Consumption	P₀	$f = 3.58 \text{ MHz}, V_{DD} = 5 \text{ V}$	-	25	37	mW	
Low Level Input Voltage	Vil		0	-	0.8	v	
High Level Input Voltage	VIH		2.0	_	VDD	v	
Low Level Input Leak Current	հւ	Vi = GND	-10	-	10	μA	
High Level Input Leak Current	Цн	$V_i = V_{DD}$	-10	-	10	μA	
Low Level Output Voltage	Vol	l _{oL} = 2 mA	0	-	0.4	v	
High Level Output Voltage	Vон	l _{он} = −0.4 mA	2.4	-	VDD	V	
VREF Output Voltage	VREF		-	2.5	- '	v	

AC CHARACTERISTICS

$V_{DD} = 5$	۷	±5%,	T. =	0°C to	70°C
--------------	---	------	------	--------	------

Dense medane	6	0		Rating			
Parameter	Symbol	Condition	Minimum	Typical	Maximum	Unit	
*1 Signal Input Level		$T_{A} = 25^{\circ}C, V_{DD} = 5 V$	-29	-10	-1	dBm	
TWIST *2			-	±10	-	dB	
Allowable Frequency Deviation			±1.5 ±2 Hz	-	-	%	
Prohibited Frequency Deviation			±3.5	-	-	%	
Allowable Noise Level			-	-12	-	dB	
Allowable Dial Tone Level			-	22	-	dB	
Input Signal Detection Timing (Present)	t _{PDF}		5	11	14	ms	
Input Signal Detection Timing (Absent)	tadf		0.5	4	8.5	ms	
Input Signal Enable Period (Accept)	t _{sda}		-	_	40	ms	
Input Signal Enable Period (Reject)	t _{SDR}		20	-	-	ms	
Inter-digit Pause (Accept)	tipa		-	-	40	ms	
Inter-digit Pause (Reject)	t _{IPR}		9		-	ms	
Input Clock Frequency	f _{in}		3.5759	3.5795	3.5831	MHz	
Clock Rise Time	tr		_	-	110	ns	
Clock Fall Time	tf		_	-	110	ns	
Clock Duty	DR		-	50	-	%	

*1 dBm: 600 ohm reference

*2 TWIST = High group tone voltage/Low group tone voltage

*3 Allowable noise = Total allowable noise within the range 300 Hz to 3.4 kHz/Minimum amplitude tone level in valid tone pairs

*4 Allowable dial tone level = Total allowable normal dial tone volume/Minimum amplitude tone in valid tone pairs

*5 See Timing Chart.


MB87057

#N + 1 #N + 1 #N Input = #N **t**ipa **t**ipr tene **İ**SDA tADF tpp DF **İ**GTP ÎGTA DS GT TOE Q₁ to Q₄ #N – 1 #N #N + 1

TIMING CHART


7

PACKAGE DIMENSIONS



MB87057

PACKAGE DIMENSIONS



7

Section 8

Coders/Decoders (CODECs) — At a Glance

Page	Device	Companding Law	Operation	Package Options	•	
8-3	MB6021A* 6022A	μ-Law A-Law	Sync/Async Sync/Async		Plastic Plastic	DIP LCC

*Available in North America only

Coders/Decoders (CODECs)

Telecommunications Data Book

October 1991

= DATA SHEET =

MB6021/6022 PCM CODEC


The Fujitsu CMOS BD6020 series consists of both μ -law and A-law single-chip codec/filter ICs for either synchronous-only or sync/async operation. These monolithic, single-channel, voice-frequency codecs incorporate both transmit and receive circuitries that are used for PCM (pulse coded modulation) systems.

- · Transmit high-pass and low-pass filters
- Receive low-pass filter with SinX/X Correction
- Anti-aliasing filter
- Conforms to CCITT and AT&T specifications
- Synchronous and asynchronous operation: MB6021, MB6022
- Serial data rates of 64 kHz to 3.152 MHz
- PLL circuits as internal clock generator
- Internal voltage reference
- Internal auto-zero circuit
- TTL compatible digital interface
- Input gain adjust amplifier
- Pin selectable on-chip analog loopback
- μ-law: MB6021
 A-law: MB6022
- Package: 16-pin ceramic DIP package (Suffix: -CZ)

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Pin MB6021 MB6022	Min.	Max.	Unit
Positive Supply Voltage	+Vs	7	-0.3	7	V
Negative Supply Voltage	-Vs	16	-7	0.3	V
Reference Supply Voltage	V _{REF}	6	-Vs	+Vs	v
Analog Input Voltage	V _{AIN}	1	-V _s -0.3	+V _S +0.3	v
Digital Input Voltage	V _{DIN1}	8, 9, 10, 11, 12	-0.3	+V _s +0.3	v
Digital Input Voltage	V _{DIN2}	14	-V _S 0.3	+V _S +0.3	v
Storage Temperature	T _{STG}		55	150	°C

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




FUITSU

^{© 1991} by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.

MB6021 MB6022

BLOCK DIAGRAM



8

FUNCTIONAL DESCRIPTION

The transmit section in the upper-half of the block diagram is composed of an input gain amplifier, an anti-aliasing filter (ANTI-ALIAS), a band-pass filter (COS, LPT, and HPF), and a compressing coder (CODER). An auto-zero circuit (AZ) is also included in this section. The receive section (lower half) is composed of an expanding decoder (DECODER) and a low-pass filter (LPF).

TRANSMIT SECTION

Analog signals are input to an operational amplifier to provide gain adjustment. This amplifier is followed by a 2nd order analog anti-aliasing filter (ANTI-ALIAS). This filter provides attenuation of 40 dB (typical) at the 256 kHz effective clock frequency of the following switched capacitor cosine filter (COS). From the cosine filter, the signals enter a 5th order low-pass (LPF) clocked at 128 kHz, followed by a 3rd order high-pass filter (HPF) clocked at 128 kHz. The resulting band-pass characteristics meet both the D3/D4 specification and the CCIT G.712 recommendation. The output of the high-pass filter is then sampled by the coder (CODEC) at 8 kHz. This coder transforms the analog signals into 8-bit words using compressing law. The encoded PCM data is then output serially from the CUTPUT REGISTER at a frequency determined by the external clock, 64 kHz to 3.152 MHz. An auto-zero circuit (AZ) is utilized for DC offset correction.

RECEIVE SECTION

This filter smooths the decoded signals and corrects for SinX/X attenuation caused by the 8 kHz sample and hold operation. The decoder (DECODER) reconstructs the analog signals from the PCM data using expanding law. The decoder is followed by a 5th order low pass filter (LPF). This filter smooths the decoded signals and corrects them for the SinX/X attenuation due to the 8 kHz sampling and holding operation.

INTERNAL CLOCK

Two independent phase locked loops (PLL) generate internal clocks for the transmit and receive sections from the respective synchronization clocks (XSYNC and RSYNC).

ANALOG LOOPBACK MODE

The analog loopback mode allows all decoding and coding functions to be exercised without using the analog input (AIN) and analog output (AOUT). In this mode, a digital input signal is decoded and internally routed to the transmit filters.

The output is available from the digital output (DOUT). The analog output (AOUT) is forced to the analog ground (AG) level. The analog loopback mode is selected by connecting the PD/L input to the negative supply voltage (–VS).

POWER DOWN MODE

Two power down modes are provided. The transmit and receive sections independently go into power down operation in the absense of the respective synchronization clock (XSYNC and RSYNC). If the external power down input (PD/L) is connected to a TTL low level, both the transmit and receive section are powered down regardless of the synchronization clocks. During power down operation, AOUT is forced to the level of AG, and DOUT goes into a high-impedance state.

TEST MODE

The VREF/T pin is connected to -VS, test mode allows independent evaluation of the coder and decoder. In this mode, AIN is internally connected to the input of the coder and its output is available on the DOUT pin. Also, the output of the decoder is made available on pin AOUT.

MB6021 MB6022

PIN DESCRIPTION

MB6021,	MB6022	
Pin Name	Pin No.	Description
AIN	1	Analog Input. This is an input pin for analog signals to be filtered and coded.
GA1 GA2	2 3	Gain Adjust 1 Gain Adjust 2 These pins are provided for adjusting the gain of transmit section. GA1 and GA2 are the inverting input and output of the amplifier, respectively. GA2 can drive a load impedance of 10 to 20 k Ω and 50 pF or less.
AG	4	Analog Ground. All analog signals are referenced to this pin.
AOUT	5	Analog Output. This pin outputs the decoded and filtered analog signals. It can drive a load impedance of 3 $k\Omega$ or greater, and 100 pF or less. This output is forced to AG level in the analog loopback mode and power down mode.
VREF/T	6	Reference Voltage Supply/Test. This pin is provided for the supply of an external voltage refer- ence, for the selection of an internal reference, or for the selection of test mode. If VREF/T is greater than 2 V, the external voltage reference is selected. In this mode, a 2.5 V reference is rec- ommended. If this pin is at the TTL low level or left open, the internal reference (2.5 V) is se- lected. If this pin is connected to –VS, the test mode with the internal reference results. In this mode, AIN is internally connected to the input of the coder and its output is available on the DOUT pin. Also, the output of the decoder is directly available on the AOUT pin.
+VS	7	Positive Voltage Supply, +5 V \pm 5%.
DIN	8	Digital Input. This is a TTL compatible input to the decoder and accepts an eight-bit data word into the shift register on the falling edge of RCLK.
RCLK	9	Receive Clock. This TTL compatible input defines the bit rate on the receive PCM highway. The device can operate with clock rates of 64 kHz to 3.152 MHz. The digital PCM codes are accepted on the falling edge of the clock.
XCLK	10	Transmit Clock. This TTL compatible input defines the bit rate on the transmit PCM highway. The device can operate with bit rates of 64 kHz to 3.152 MHz. The digital PCM codes are shifted out of the digital output (DOUT) pin on the rising edge of the XCLK.
RSYNC	11	Receive Synchronization Clock. This TTL compatible input defines the beginning of the receive timeslot on the receive PCM highway. It must be synchronized with RCLK. The clock rate is typically 8 kHz and its duration can be equal to or more than one RCLK cycle.
XSYNC	12	Transmit Synchronization Clock. This TTL compatible input defines the beginning of the transmit timeslot on the transmit PCM highway. It must be synchronized with XCLK. The clock rate is typically 8 kHz and its duration can be equal to or more than one XCLK cycle.
DG	13	Digital Ground. All digital signals are reference to this pin.
PD/L	14	Power Down/Analog Loopback. This three level input is provided for the selection of power down mode or analog loopback mode. If this pin is at the TTL high level, the normal operation is selected. If this pin is at the TTL low level, the device is powered down regardless of the synchronization clocks. If this pin is connected toVS, the analog loopback mode is selected. In this mode, the output of the receive filter in internally connected to the input of the transmit filter and AOUT is forced to AG level.
DOUT	15	Digital Output. This is a TTL compatible open-drain output. A pull-up resistor greater than 0.5 k Ω must be connected to +VS. PCM digital codes are shifted out of the device on the rising edges of XCLK in a serial format. This output goes into high-impedance state when eight bits are shifted out of the output shift register.
–VS	16	Positive Voltage Supply, –5 V \pm 5%.

RECOMMENDED OPERATING CONDITIONS

Rating	Pin	Symbol	Min.	Тур.	Max.	Unit
Positive Supply Voltage	7	+VS	+4.75	+5.0	+5.25	v
Negative Supply Voltage	16	-VS	-5.25	5.0	-4.75	v
External Reference Voltage	6	VREF		2.5		v
Internal Reference Voltage*	6	VIREF	-0.8	0	0.8	v
Digital Output Load Resistance	15	RDL	0.5	_	- 1	kΩ
Digital Output Load Capacitance	15	CDL		_	144	pF
Analog Output Load Resistance	5	RL	3	_	-	kΩ
Analog Output Load Capacitance	5	CL		-	100	pF
Operating Temperature	_	T _{OP}	0	25	70	°C

Note: *VREF/T pin (pin No. 6) may be left open to select Internal Reference Voltage

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Conditions	Pin MB6021/22	Symbol	Min.	Тур.	Max.	Unit
Positive Supply Current	Operating	7	+l _{vs}		7.0	10.0	mA
Negative Supply Current	Operating	16	-l _{vs}	-10.0	5.0	-	mA
Positive Supply Current	XSYNC = RSYNC = VIL SYNC = VIL	7	+Ivsst	_	1.0	2.0	mA
Power Down Mode	PD/L = VIL			-	0.3	1.0	mA
Negative Supply Current	XSYNC = RSYNC = VIL SYNC = VIL	16	-lvsst	-0.5	-0.1	_	mA
Power Down Mode	PD/L = VIL			-0.5	-0.1		mA
Reference Supply Current	VREF/T = 2.5 V	6	IVREF	10	40	100	μA
Digital Input High Voltage		8, 9, 10, 11, 12, 14	VIH	2.0	_	+VS	v
Digital Input Low Voltage		8, 9, 10, 11, 12, 14	ViL	0	-	0.8	v
Digital Input High Current		8, 9, 10, 11, 12, 14	I _{IH}			10	μA
Digital Input Low Current		8, 9, 10, 11, 12, 14	I _{IL}	_	_	10	μΑ
Digital Input Capacitance		8, 9, 10, 11, 12, 14	C _{DIN1}	-	_	10	рF
Digital Input Capacitance		-	C _{DIN2}	-	—	20	pF
Digital Output Low Voltage	$R_{DL} = 0.5 \text{ k}\Omega$ + $I_{OL} = 0.4 \text{ mA}$	15	V _{OL1}	-	-	0.4	v
Digital Output Leakage Current		15	lio	-		10	μΑ
Digital Output Capacitance		15	C _{DOUT}	-		12	pF
Analog Input Offset Voltage		1		-200	0	200	mV
Analog Input Resistance		1	R _{AIN}	300	-	-	kΩ
Analog Input Capacitance		1	C _{AIN}	-		10	pF
Analog Output Offset Voltage		5	AOUTOFF	-150		150	mV
Analog Output Resistance		5	RAOUT	-	10	30	Ω

AC CHARACTERISTICS (MB6021, MB6022)


(Recommended operating conditions unless otherwise noted.)

	I			Value			
Parameter	Conditions	Pin MB6021/22	Symbol	Min.	Тур.	Max.	Unit
Digital Input Rise Time	$0.8 \text{ V} \rightarrow 2.0 \text{ V}$	8, 9, 10, 11, 12	t,	-	_	50	ns
Digital Input Fall Time	$2.0 \text{ V} \rightarrow 0.8 \text{ V}$	8, 9, 10, 11, 12	ţ	_	-	50	ns
Shift Clock Frequency		9, 10	Fc	64		3152	kHz
Shift Clock High Width	V _{IH} = 2.0 V	9, 10	twch	140		-	ns
Shift Clock Low Width	V _{iL} = 0.8 V	9, 10	t _{WCL}	140	_	_	ns
Synchronization Frequency		11, 12	Fs	_	8	_	kHz
Synchronization High Width	V _{IH} = 2.0 V	11, 12	t _{wsH}	1/Fc Fc: MHz)	_	117	μА
XSYNC to XCLK Delay	_	10, 12	t _{sx}	100		_	ns
XCLK to XSYNC Delay		10, 12	t _{xs}	50	_		ns
RSYNC to RCLK Delay	_	9, 11	t _{SR}	100	_	_	ns
RCLK to RSYNC Delay		9, 11	t _{RS}	50		-	ns
RCLK to DIN Delay	_	8, 9	t _{RD}	50	—	_	ns
DIN to RCLK Delay		8, 9	t _{DR}	50		-	ns
XCLK or XSYNC to DOUT Delay	Note 1, Bit 1	10, 12, 15	t _{ZD}	30	_	200	ns
XCLK to DOUT Delay	Note 1, Bit 2 – 8	10, 15	t _{XD}	30	—		ns
XCLK to DOUT Disable Time	High-Z	10, 15	t _{DZ}	30		-	ns
DOUT Fall Time	_	15	t _{DF}	10		100	ns

Note: DOUT Load Conditions: $R_{DL} = 0.5 \text{ k}\Omega$, $C_{DL} = 144 \text{ pF}$, $+I_{OL} = 0.4 \text{ mA}$

MB6021 MB6022

TIMING DIAGRAM



8

TRANSMISSION CHARACTERISTICS OF μ -LAW (MB6021)

(Recommended operating conditions unless otherwise noted.)

				Γ	Value		
Parameter	Cond	litions	Symbol	Min.	Тур.	Max.	Unit
Signal to Distortion (A to A)	1020 Hz tone (C message)	+3 to30 dBm0 40 dBm0 45 dBm0	SDA	35.0 30.0 25.0	—	_	dB dB dB
Signal to Distortion (A to D)	1020 Hz tone (C message)	+3 to -30 dBm0 -40 dBm0 -45 dBm0	SDX	36.0 31.0 26.0	—		dB dB dB
Signal to Distortion (D to A)	1020 Hz tone (C message)	+3 to -30 dBm0 -40 dBm0 -45 dBm0	SDR	36.0 31.0 26.0	_	—	dB dB dB
Gain Tracking (A to A)	1020 Hz tone	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0	GTX	-0.4 -0.8 -2.0	—	0.4 0.8 2.0	dB dB dB
Gain Tracking (A to D)	1020 Hz tone	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0	GTX	-0.2 -0.4 -0.8	-	0.2 0.4 0.8	dB dB dB
Gain Tracking (D to A)	1020 Hz tone	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0	GTR	-0.2 -0.4 -0.8	-	0.2 0.4 0.8	dB dB dB
Frequency Response (A to A)	0 to 60 Hz 60 to 300 300 to 300 3000 to 34 3400 to 44 4.6 to 12 k Relative to	Hz 00 Hz 100 Hz 500 Hz	FRA	24.0 -0.2 -0.2 -0.2 Note 1 64.0	_	0.3 1.6	dB dB dB dB dB dB dB
Frequency Response (A to D)	0 to 60 Hz 60 to 300 300 to 300 3000 to 34 3400 to 44 4.6 to 12 k Relative to	Hz 00 Hz 100 Hz 500 Hz	FRX	24.0 -0.1 -0.1 -0.1 Note 2 32.0		0.15 0.8	dB dB dB dB dB dB dB
Frequency Response (D to A)	0 to 300 H 300 to 300 3000 to 34 3400 to 46 4.6 to 12 k Relative to	00 Hz 100 Hz 500 Hz	FRR	-0.1 -0.1 -0.1 Note 2 32.0		0.15 0.8	dB dB dB dB dB dB

Notes: 1. 29 (1 – Sin
$$\frac{\pi(4000 - f)}{1200}$$
)

2. 29 (1 – Sin
$$\frac{\pi(4000 - f)}{1200}$$
)

MB6021 MB6022

TRANSMISSION CHARACTERISTICS OF µ-LAW (MB6021) (Continued)

				Value		
Parameter	Conditions	Symbol	Min.	Тур.	Max.	Unit
Idle Channel Noise (A to A)	C message	ICNA	-	80	-72.0	dBm0c
Idle Channel Noise (A to D)	C message	ICNX	_	83	-74.0	dBm0c
Idle Channel Noise (D to A)	C message	ICNR	-	83	-78.0	dBm0c
Crosstalk (A to A)	1020 Hz, 0dBm0	СТА	_		66	dB
Crosstalk (D to D)	1020 Hz, 0dBm0	CTD	-	_	-66	dB
Absolute Level	Overload Level 3.17 dMb0	VABS	—	2.500	_	V _{OP}
Analog Input Level	1020 Hz, 0dBm0 ±VS = ±5.0 V, T _A = 25 °C	AIL	-	1.227		V _{rms}
Analog Output Level	1020 Hz, 0dBm0 ±VS = ±5.0 V, T _A = 25 °C	AOL	1.206	1.227	2.248	V _{rms}
Gain Accuracy (A to A)	1020 Hz, 0dBm0 Internal VREF \pm VS = \pm 5.0 V, T _A = 25 °C	GAA	-0.5 -0.3	0 0	+0.5 +0.3	dB dB
Gain Accuracy (A to D)	1020 Hz, 0dBm0 Internal VREF \pm VS = \pm 5.0 V, T _A = 25 °C Variation with power supply Variation with temperature	GAX	0.25 0.15	0 0 ±0.02 ±0.001	+0.25 +0.15	dB dB dB dB/°C
Gain Accuracy (D to A)	1020 Hz, 0dBm0 Internal VREF \pm VS = \pm 5.0 V, T _A = 25 °C Variation with power supply Variation with temperature	GAR	0.25 0.15	0 0 ±0.02 ±0.001	+0.25 +0.15	dB dB dB dB/°C
Propagation Delay (A to A)	FC ≥ 1544 kHz	PDA	-	-	540	μs

TRANSMISSION CHARACTERISTICS OF µ-LAW (MB6021) (Continued)

			Value			
Parameter	Conditions	Symbol	Min.	Тур.	Max.	Unit
Delay to Distortion (A to A)	500 to 600 Hz 600 to 1000 Hz 1000 to 2600 Hz 2600 to 2800 Hz 1020 Hz, 0dBm0 Relative to minimum delay	DDA	_	_	1.5 0.75 0.25 1.5	ms ms ms ms
PSRR (+VS) (A to A)	0 < f ≤ 50 kHz Idle Channel Noise (C Message) +VS +50 m V _{OP} AIN = AG	PSRRA+	25	30	_	dB
PSRR (–VS) (A to A)	0 < f \leq 50 kHz Idle Channel Noise (C Message) -VS +50 m V _{OP} AIN = AG	PSRRA-	35	40	_	dB
Intermoduration (A to A)	AIN a. 0.47 kHz, – 10 dBm0 b. 0.32 kHz, – 10 dBm0 AOUT (a – b)	IMA1	_	-	-38	dB
Intermoduration (A to A)	AIN a. 1.02 kHz,9 dBm0 b. 0.05 kHz,23 dBm0 AOUT (2a b)	IMA2	-	_	-52	dBm0
Signal Frequency Noise (A to A)	0 to 4 kHz 4 to 200 kHz AIN = AG	SFNA	_	_	70 50	dBm0 dBm0
Discrimination (A to A)	AIN = 0dBm0 4.6 to 200 kHz	DISA	30			dB
In Band Spurious (A to A)	2nd, 3rd Harmonic AIN = 0dBm0, 700 - 1100 Hz	IBSA	43	_		dB

8

TRANSMISSION CHARACTERISTICS OF A-LAW (MB6022)

(Recommended operating conditions unless otherwise noted.)

				Value			
Parameter	Conc	litions	Symbol	Min.	Тур.	Max.	Unit
	CCITT G.712 Method 2 1020 Hz tone P Message	+3 to –30 dBm0 –40 dBm0 –45 dBm0		35.0 30.0 25.0	_	-	dB dB dB
Signal to Distortion (A to A)	CCITT G.712 Method 1	3 dBm0 6 to27 dBm0 34 dBm0 40 dBm0 55 dBm0	SDA	28.0 35.5 33.5 28.5 13.5		_	dB dB dB dB dB
	CCITT G.712 Method 2 1020 Hz tone P Message	+3 to –30 dBm0 –40 dBm0 –45 dBm0		36.0 31.0 26.0	—	_	dB dB dB
Signal to Distortion (A to D)	CCITT G.712 Method 1	3 dBm0 6 to27 dBm0 34 dBm0 40 dBm0 55 dBm0	SDX	30.0 36.0 34.0 29.5 14.5		_	dB dB dB dB dB
Signal to Distortion (D to A)	CCITT G.712 Method 2 1020 Hz tone P Message	+3 to -30 dBm0 -40 dBm0 -45 dBm0		36.0 31.0 26.0	-	_	dB dB dB
	CCITT G.712 Method 1	3 dBm0 6 to27 dBm0 34 dBm0 40 dBm0 55 dBm0	SDR	30.0 36.0 34.0 29.5 14.5	_	_	dB dB dB dB dB

TRANSMISSION CHARACTERISTICS OF A-LAW (MB6022) (Continued)

				Value			
Parameter	Cond	itions	Symbol	Min.	Тур.	Max.	Unit
Gain Tracking (A to A)	CCITT G.712 Method 2 1020 Hz tone	+3 to -30 dBm0 -40 to -50 dBm0 -50 to -55 dBm0	GTA	-0.4 -0.8 -2.0	-	0.4 0.8 2.0	dB dB dB
	CCITT G.712 Method 1	–10 to –50 dBm0 –55 to –60 dBm0		-0.5 -1.0	_	0.5 1.0	dB dB
Gain Tracking (A to D)	CCITT G.712 Method 2 1020 Hz tone	+3 to -30 dBm0 -40 to -50 dBm0 -50 to -55 dBm0	GTX	0.2 0.4 0.8	-	0.2 0.4 0.8	dB dB dB
	CCITT G.712 Method 1	–10 to –50 dBm0 –50 to –55 dBm0 –55 to –60 dBm0		0.25 0.4 0.8	_	0.25 0.4 0.8	dB dB dB
Gain Tracking (D to A)	CCITT G.712 Method 2 1020 Hz tone	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0	GTR	0.2 0.4 0.8	-	0.2 0.4 0.8	dB dB dB
	CCITT G.712 Method 1	–10 to –50 dBm0 –50 to –55 dBm0 –55 to –60 dBm0		0.25 0.4 0.8	_	0.25 0.4 0.8	dB dB dB
Frequency Response (A to A)	300 to 3000 3000 to 3400 3400 to 4600 4.6 to 12 kHz			24.0 -0.2 -0.2 -0.2 Note 1 64.0	_	0.3 1.6	dB dB dB dB dB dB
Frequency Response (A to D)	0 to 60 Hz 60 to 300 Hz 300 to 3000 3000 to 3400 3400 to 4600 4.6 to 12 kHz Relative to 0	Hz) Hz) Hz	FRX	24.0 -0.1 -0.1 -0.1 Note 2 32.0	_	0.15 0.8	dB dB dB dB dB dB
Frequency Response (D to A)	0 to 300 Hz 300 to 3000 3000 to 3400 3400 to 4600 4.6 to 12 kHz Relative to 0) Hz) Hz	FRR	-0.1 -0.1 -0.1 Note 2 32.0		0.15 0.8	dB dB dB dB dB

Notes: 1. 29 (1 – Sin
$$\frac{\pi(4000 - f)}{1200}$$
)

2. 14.5 $(1 - \sin \frac{\pi (4000 - f)}{1200})$

MB6021 MB6022

TRANSMISSION CHARACTERISTICS OF A-LAW (MB6022) (Continued)


			Value			
Parameter	Conditions	Symbol	Min.	Тур.	Max.	Unit
Idle Channel Noise (A to A)	P Message	ICNA		80	-72.0	dBm0p
Idle Channel Noise (A to D)	P Message	ICNX	_	83	-74.0	dBm0p
Idle Channel Noise (D to A)	P Message	ICNR	—	83	78.0	dBm0p
Crosstalk (A to A)	1020 Hz, 0dBm0	СТА	_	_	66	dB
Crosstalk (D to D)	1020 Hz, 0dBm0	CTD	-	_	66	dB
Absolute Level	Overload Level 3.14 dBm0	VABS	_	2.500		V _{OP}
Analog Input Level	1020 Hz, 0dBm0 Internal VREF ±VS = ±5.0 V, T _A 25 °C	AIL	_	1.231	_	V _{rms}
Analog Output Level	1020 Hz, 0dBm0 Internal VREF ±VS = ±5.0 V, T _A 25 °C	AOL	1.210	1.231	1.252	Vms
Gain Accuracy (A to A)	1020 Hz, 0dBm0 Internal VREF ± VS = ± 5.0 V, T _A 25 °C	GAA	0.5 0.3	0 0	+0.5 +0.3	dB dB
Gain Accuracy (A to D)	1020 Hz, 0dBm0 Internal VREF \pm VS = \pm 5.0 V, T _A 25 °C Variation with Power Supply Variation with Temperature	GAX	0.25 0.15	0 0 ±0.02 ±0.001	+0.25 +0.15	dB dB dB dB/ °C
Gain Accuracy (D to A)	1020 Hz, 0dBm0 Internal VREF \pm VS = \pm 5.0 V, T _A 25 °C Variation with Power Supply Variation with Temperature	GAR	-0.25 -0.15	0 0 ±0.02 ±0.001	+0.25 +0.15	dB dB dB dB/ °C
Propagation Delay (A to A)	FC ≥ 1544 kHz	PDA	_	-	540	μs

TRANSMISSION CHARACTERISTICS OF A-LAW (MB6022) (Continued)

	1		Value			
Parameter	Conditions	Symbol	Min.	Тур.	Max.	Unit
Delay to Distortion (A to A)	500 to 600 Hz 600 to 1000 Hz 1000 to 2600 Hz 2600 to 2800 Hz 1020 Hz, 0dBm0 Relative to Minimum Delay	DDA	_	_	1.5 0.75 0.25 1.5	ms ms ms ms
PSRR (+VS) (A to A)	0 < f ≤ 50 kHz Idle Channel Noise (P Message) +VS +50 m V _{OP} AIN = AG	PSRRA+	25	30		dB
PSRR (VS) (A to A)	0 < f ≤ 50 kHz Idle Channel Noise (P Message) +VS +50 m V _{OP} AIN = AG	PSRRA-	35	40		dB
Intermoduration (A to A)	AIN a. 0.47 kHz, -10 dBm0 b. 0.32 kHz, -10 dBm0 AOUT (2a-b)	IMA1	_	-	-38	dB
Intermoduration (A to A)	AIN a. 1.02 kHz, –9 dBm0 b. 0.05 kHz, –23 dBm0 AOUT (a–b)	IMA2	—	-	-52	dBm0
Single Frequency Noise (A to A)	0 to 4 kHz 4 kHz to 200 kHz AIN = AG	SFNA	_	_	70 50	dBm0 dBm0
Discrimination (A to A)	AIN = dBm0 4.6 kHz to 200 kHz	DISA	30	_	_	dB
In Band Spurious (A to A)	2nd, 3rd Harmonic AIN = dBm0, 700 to 1100 kHz	IBSA	43	_		dB

MB6021 MB6022

PACKAGE DIMENSIONS



8

- Section 9

Quality and Reliability — At a Glance

Page

- 9–3 Quality Control at Fujitsu 9–4 Quality Control Processes at Fujitsu

Quality and Reliability

Telecommunications Data Book

Quality Control at Fujitsu

Built-in Quality and Reliability


Fujitsu's integrated circuits work. The reason they work is Fujitsu's single-minded approach to built-in quality and reliability, and its dedication to providing components and systems that meet exacting requirements allowing no room for failure.

Fujitsu's philosophy is to build quality and reliability into every step of the manufacturing process. Each design and process is scrutinized by individuals and teams of professionals dedicated to perfection.

The quest for perfection does not end when the product leaves the Fujitsu factory. It extends to the customer's factory as well, where integrated circuits are subsystems of the customer's final product. Fujitsu emphasizes meticulous interaction between the individuals who design, manufacture, evaluate, sell, and use its products.


Quality control for all Fujitsu products is an integrated process that crosses all lines of the manufacturing cycle. The quality control process begins with inspection of all incoming raw materials and ends with shipping and reliability tests following final test of the finished product. Prior to warehousing, Fujitsu products have been subjected to the scrutiny of man, machine, and technology, and are ready to serve the customer in the designated application.


Quality Control Processes at Fujitsu



Continued on next page

Quality Control Processes at Fujitsu (Continued)





Section 10

Ordering Information — At a Glance

Page Title

- 10--3 10--4 10--6 IC Packages, Inserted Types IC Packages, Surface Mounted Types Part Number System

Telecommunications Data Book

IC Packages

This section on Fujitsu packages is arranged as follows:

- 1. Package technology: inserted or surface mount types.
- 2. Package types within the technology.
- Package type illustration and description with (a) package width(s) and (b) lead pitch (when applicable).
- 4. Package material.
- 5. Package ordering code. This code appears as a suffix to the product part number. See Part Number System in this section.

For the most up-to-date device and packaging information, including available packages and exact ordering code, please contact your nearest Fujitsu Sales Office, Sales Representative, or Distributor. (See the Sales Information section of this book.)

Inserted Packages

Pa	ckage Type		Description	Package Material	Fujitsu Ordering Code (Suffix)
			Dual In-line Package	Plastic	P or M ¹
		~	Package widths: 300, 400, 600, 900 mil	CerDIP	Z
DIP	A MAR		Lead pitch: 100 mil	Ceramic with frit seal	Т
	Sellin.	Post in the second second second second second second second second second second second second second second s		Ceramic with metal seal	С
			Shrink Dual In-line	Plastic	PSH
SH DIP			Package Lead pitch: 70 mil	CerDIP	ZSH
SHUP	S TIM		Loud pitol. / o thin	Ceramic with frit seal	TSH
	1 ANNI .	r fillin.		Ceramic with metal seal	CSH
			Skinny Dual In-line Package	Plastic	PSK
SK DIP		Package width: 300 mil	CerDIP	ZSK	
SKUIP	A THE A		Lead pitch: 100 mil	Ceramic with frit seal	TSK
	s Willin.	r fillin.		Ceramic with metal seal	CSK
			Slim Dual In-line Package	Plastic	PSL
			Package width: 400 mil Lead pitch: 100 mil	CerDIP	ZSL
SL DIP		THURSDAY &	Lead pich. Too mil	Ceramic with frit seal	TSL
	Allin.	Allhun		Ceramic with metal seal	CSL
			Pin Grid Array Package	Plastic	PR
PGA				Ceramic with metal seal	CR
rua	MANANAMAN				
			Single In-line Packag	Plastic	PS
SIM	STATE AND		(For modules only.)		
SIP		Contraction of the second	Single In-line Package Lead pitch: 100 mil	Plastic	PL
	Thu.		L	L	1

Continued on next page

Inserted Packages (Continued)

Pa	ckage Type	Description	Package Material	Fujitsu Ordering Code (Suffix)
ZIP	mmm	Zig-zag In-line Package Package width: 100 mil Lead pitch:50 mil 100 mil (modules)	Plastic	PSZ

Surface Mount Packages

Package Type	Description	Package Material	Fujitsu Ordering Code (Suffix)
FPT	Flat (Disk Button type) Package	Ceramic	CF
	Leadless Chip Carrier Lead pitch: 40, 50 mil	Ceramic with Frit seal	TV
		Ceramic with metal seal	cv
	(Plastic) Leaded Chip Carrier	Plastic	PD or PV
PLCC	Lead pitch: 50 mil		
	Quad Flat Package	Plastic	PFQ
	Lead pitch: 0.65, 0.80, 1.00 mm; 0.50 mm for straight leads	Ceramic	CFQ
SQFP	Shrink Quad Flat Package Lead pitch: 0.50 mm	Plastic	PFQV or PFV
	Thin Quad Flat Package	Plastic	PFT
TOFP	(Thin profile) Lead pitch: 0.50 mm		
	Small Outline Package	Plastic	PJ
SOJ	with J-leads Lead pitch: 50 mil	Ceramic	<u>ພ</u>

Continued on next page

Package Type		Description	Package Material	Fujitsu Ordering Code (Suffix)
FPT		Flat (Disk Button type) Package	Ceramic	CF
		Small Outline Package	Plastic	PF
		Lead pitch: 50 mil	Ceramic	CF
SOP			Cerpack with gullwing leads	ZFL
	Changer Car		Ceramic with metal seal and gullwing leads	CFL
		Shrink Small Outline	Plastic	PFV
SSOP	Francis	Package Lead Pitch: 0.65, 0.80, 1.00 mm		
		Thin Small Outline Package	Plastic with normal leads	PFTN
TSOP		(Thin profile) Lead pitch: 0.50, 0.55, 0.60 mm	Plastic with reverse bend leads	PFTR

Surface Mount Packages (Continued)


Memory Cards

Package Type		Description	Package Material	Fujitsu Ordering Code (Suffix)
		68-Pin Card	Plastic	
68-Pin Card				


Ordering Information

Part Number System

Standard Products Part Number Found on most Standard Products: Memory, Analog, Logic, Telecommunications, Microprocessor, and Special Controller Products



8-Pin SMT Piezoelectric SAW Filter



Examples:

Memory Product, MB81C1001A–60 PFTN		Analog Product, M	IB3731PS
MB	Fujitsu	MB	Fujitsu
81C1001	DRAM Device	3731	Audio Power Amplifier
Α	Die Revision	PS	Plastic SIP (Package)
60	Access Speed (60 ns)		
	Low Power Feature	Controller Product	, MB8876AC
	Plastic SOP (Package) with normal leads	MB	Fujitsu
		8876	Floppy Disk Controller
		Α	Die Revision
Telecommunications	Product, MB87086AP	С	Ceramic DIP (Package)
MB	Fujitsu		with metal seal
87086	PLL Device		
Α	Die Revision		
Р	Plastic DIP (Package)		

Section 11

Sales Information — At a Glance

Page	Title
11-3	Introduction to Fujitsu
113	Fujitsu Limited (Japan)
11-4	Fujitsu Microelectronics, Inc. (U.S.A.)
116	Fujitsu Electronic Devices Europe
118	Fujitsu Microelectronics Asia PTE Ltd. (Singapore)
11-9	Integrated Circuits Corporate Headquarters – Worldwide
11–10	FMI Sales Offices for North and South America
11-11	FMI Representatives – USA
11-14	FMI Representatives – Canada, Mexico, and Puerto Rico
11–15	FMI Distributors – USA
11-17	FMI Distributors – Canada
11–18	FMG, FML, and FMIL Sales Offices for Europe
11–19	FMG, FML, and FMIL Distributors – Europe
11-20	FMAP Sales Offices for Asia, Australia and Oceania
1121	FMAP Representatives – Asia and Australia
1121	FMAP Distributors – Asia

11-1

Sales Information

Telecommunications Data Book

11

Telecommunications Data Book

Sales Information

Introduction to Fujitsu

Fujitsu Limited (Japan)

Fujitsu Limited was founded as a telecommunications equipment manufacturer in 1935, and today is not only one of Japan's leading telecommunications companies, but also one of the world's largest computer manufacturers.

This leadership has resulted, at least in part, from the superb quality of the company's semiconductors and electronic components. Manufactured by the company's Electronics Devices Operations Group, these vital electronic devices also contribute to the high reliability and performance of products made by many other manufacturers around the world.

Today, Fujitsu is one of the world's top manufacturers of semiconductors and electronic components. In Japan, Fujitsu's R&D laboratories for semiconductor and electronic components are situated in Kawasaki and Mie, and manufacturing works are located in Iwate, Aizu, Wakamatsu and Suzaka. Fujitsu also has six affiliated manufacturing works in the country. Overseas facilities in the U.S, Europe, and Asia also help to meet the growing global demand for Fujitsu semiconductors and electronic components.

Fujitsu enforces strict quality control at all stages of production, from materials selection through manufacturing to final testing. As a result, Fujitsu's electronic devices are known for their extremely high reliability and excellent cost-to-performance ratio.

Fujitsu manufactures a full line of semiconductors and electronic components to meet the diverse applications of a wide variety of customers. Backed by Fujitsu's extensive R&D commitment equal to over 10 percent of annual sales, Fujitsu's electronic devices stay on the cutting edge of electronics technology.

Fujitsu Microelectronics, Inc. (U.S.A.)

Fujitsu Microelectronics, Inc. (FMI), with headquarters in San Jose, California, was established in 1979 as a wholly-owned Fujitsu Limited subsidiary for the marketing, sales, and distribution of Fujitsu integrated circuit and component products. Since 1979, FMI has grown to four marketing divisions and two manufacturing divisions. FMI offers a complete array of components including semiconductor products for its customers throughout North and South America.

The Advanced Products Division (APD) is responsible for designing and selling a full line of SPARC processors, peripheral chips, and the EtherStar™ LAN controller that it designed. The EtherStar LAN controller is the first VLSI device to integrate both StarLAN™ and Ethernet® protocols into one device. The core of APD's EtherStar chip was the result of a cooperative venture with Ungermann-Bass.

The Microwave and Optoelectronics Division (MOD) markets GaAs FETs and FET power amplifiers, lightwave and microwave devices, optical devices, emitters, and SI transistors.

The Electronic Components Division (ECD) markets connectors, keyboards, thermal printers, plasma displays, and relays.

The largest FMI marketing division is the Integrated Circuits Division (ICD) which markets the following standard devices, components, and ASICs.

Memory Pr	oa	ucis
-----------	----	------

BiCMOS SRAMs Bipolar PROMs CMOS Masked ROMs CMOS SRAMs DRAMs ECL RAMs EEPROMs EPROMs NOVRAMs STRAMs (self-timed RAMs)

Memory Module Products

Memory Card Products

Memory Cards: EPROM, Flash, OTPROM, and SRAM Controller Design kits Programming adaptors

Telecommunication Products

Modems Piezoelectric devices PLLs Prescalers Telephone ICs VCOs

CODECs

DRAM modules

Sales Information

Introduction to Fujitsu

Microprocessor Products 4-bit microcontrollers DSPs Logic Products Interface devices Translator circuits Ultra high-speed ECL. Analog Products Audio ICs Comparators Converters, A/D and D/A Darlington transistor arrays Disk drive ICs Linear devices MOSFET arrays Motor drivers Operational amps Power supply control ICs RETs VCOs Hybrid Products Custom modules Multi-chip modules Thick- and Thin-film T ² Special Purpose Controller Products SCSI controllers Data communication controllers: ECC, Ethermet, Floppy disk, Multiprotocol, and DMA Video controllers: CRT, PIP, and TV display ASIC Products CMOS gate arrays GaAs gate arrays GAS gate arrays CMOS standard cells ASIC Gallery TM (SuperMacros TM , Compiled Cells) CAD Reference Environment that integrates with third-party CAD tools	•	
Translator circuits Ultra high-speed ECL. Analog Products Audio ICs Comparators Comparators Converters, A/D and D/A Darlington transistor arrays Disk drive ICs Linear devices MOSFET arrays MOSFET arrays MOSFET arrays Motor drivers Operational amps Power supply control ICs RETs VCOs Hybrid Products Custom modules Thick- and Thin-film T2 Special Purpose Controller Products ScSI controllers Data communication controllers: Products SCSI controllers Data communication controllers: ECC, Ethernet, Floppy disk, Multiprotocol, and DMA Video controllers: CRT, PIP, and TV display ASIC Products CMOS gate arrays (channeled and channelless) ECL gate arrays BiCMOS gate arrays GaAs gate arrays GMS gate arrays GANGS standard cells ASIC Galley™ (SuperMacros™, Compiled Cells) CAD Reference Environment that integrates with ASIC Calley™	Microprocessor Products	
Comparators Converters, A/D and D/A Darlington transistor arrays Disk drive ICs Linear devices MOSFET arrays Motor drivers Operational amps Power supply control ICs RETs VCOs Hybrid Products Custom modules Multi-chip modules Tick- and Thin-film T2 Special Purpose Controller Products SCSI controllers Data communication controllers: ECC, Ethernet, Floppy disk, Multiprotocol, and DMA Video controllers: CRT, PIP, and TV display ASIC Products CMOS gate arrays BiCMOS gate arrays BiCMOS gate arrays CMOS standard cells ASIC Gallery TM (SuperMacros TM , Compiled Cells) CAD Reference Environment that integrates with	Logic Products	Translator circuits
Multi-chip modules Thick- and Thin-film T ² Special Purpose Controller Products SCSI controllers Data communication controllers: ECC, Ethernet, Floppy disk, Multiprotocol, and DMA Video controllers: CRT, PIP, and TV display ASIC Products CMOS gate arrays (channeled and channelless) ECL gate arrays BiCMOS gate arrays GaAs gate arrays CMOS standard cells ASIC Gallery™ (SuperMacros™, Compiled Cells) CAD Reference Environment that integrates with	Analog Products	Comparators Converters, A/D and D/A Darlington transistor arrays Disk drive ICs Linear devices MOSFET arrays Motor drivers Operational amps Power supply control ICs RETs
Products SCSI controllers Data communication controllers: ECC, Ethernet, Floppy disk, Multiprotocol, and DMA Video controllers: CRT, PIP, and TV display ASIC Products CMOS gate arrays (channeled and channelless) ECL gate arrays BiCMOS gate arrays GaAs gate arrays CMOS standard cells ASIC Gallery™ (SuperMacros™, Compiled Cells) CAD Reference Environment that integrates with	Hybrid Products	Multi-chip modules Thick- and Thin-film
Products SCSI controllers Data communication controllers: ECC, Ethernet, Floppy disk, Multiprotocol, and DMA Video controllers: CRT, PIP, and TV display ASIC Products CMOS gate arrays (channeled and channelless) ECL gate arrays BiCMOS gate arrays GaAs gate arrays CMOS standard cells ASIC Gallery™ (SuperMacros™, Compiled Cells) CAD Reference Environment that integrates with	Special Purpose Controller	
ECL gate arrays BiCMOS gate arrays GaAs gate arrays CMOS standard cells ASIC Gallery™ (SuperMacros™, Compiled Cells) CAD Reference Environment that integrates with		Data communication controllers: ECC, Ethernet, Floppy disk, Multiprotocol, and DMA Video controllers:
	ASIC Products	ECL gate arrays BiCMOS gate arrays GaAs gate arrays CMOS standard cells ASIC Gallery™ (SuperMacros™, Compiled Cells) CAD Reference Environment that integrates with



Design and customer support for ASIC products are available throughout the country and at FMI Sales Offices located in Atlanta, Boston, Chicago, Dallas, Denver, Irvine, Minneapolis, Portland, and San Jose,

FMI's manufacturing divisions are in San Diego, California and Gresham, Oregon. The San Diego Manufacturing Division (SMD) assembles and tests memory devices. The Gresham Manufacturing Division (GMD) began manufacturing in 1988. GMD fabricates wafers, and produces ASIC products and DRAM memories.

Fujitsu Electronic Devices Europe:

Fujitsu Mikroelektronik GmbH (FMG), West Germany Fujitsu Microelectronics Limited (FML), U.K. Fujitsu Microelectronics Italia S.R.L (FMIL), Italy Fujitsu Microelectronics Ireland, Ltd. (FME), Ireland

> Fujitsu Mikroelektronik GmbH (FMG) was established in June 1980 in Frankfurt, West Germany, as Fujitsu's European headquarters and is a totally owned subsidiary of Fujitsu Limited, Tokyo. Fujitsu Microelectronics Limited (FML) is a sister company based in Maidenhead, England and dedicated to serving the U.K., Ireland, and Scandanavia. Fujitsu Microelectronics Italia (FMIL) is based in Milan, Italy and serves Italy, Spain, Portugal, and the rest of Southern Europe. Together, FMG, FML, and FMIL supply the European market with a full range of semiconductors and electronic components. Sales offices are located in Munich, Frankfurt, Stuttgart, Paris, Eindhoven, Milan, Maidenhead, and Stockholm.

Fujitsu Microelectronics Ireland, Ltd. (FME) was established in 1980, in Dublin, Ireland, as Fujitsu's European Assembly Center for integrated circuits. FME produces DRAMs, EPROMs, and other LSI memory products.

Fujitsu has two European VLSI design centers, both in the U.K. The Manchester Design Center, in operation since 1983, is equipped with two mainframe computers and is linked by satellite to production plants in Japan and the U.S. Staffed with a team of experienced engineers, the center is involved in the design of VLSI standard products, SuperMacros, CAD tools and ASICs. A second design center was set up in London in 1990 for designing telecommunication ICs. Additionally, Fujitsu offers a network of 17 ASIC design centers in eight European countries.

Fujitsu has further demonstrated its commitment to the European market by commencing construction of a full wafer fabrication plant in Durham in the North of England. The new plant is due to start production of 4 megabyte DRAMs and ASICs in 1991.

The range of semiconductor products offered by FMG, FML, and FMIL for the European market includes:

Memory Products	DRAMs SRAMs EPROMs EEPROMs Mask ROMs Bipolar PROMs Video RAMs ECL RAMs Memory modules Memory cards
ASIC Products	CMOS gate arrays BiCMOS gate arrays Bipolar (ECL) gate arrays Gallium Arsenide gate arrays CMOS standard cells ECL gate masterslice devices Wide range of ASIC design software
Microprocessor Products	4-Bit Microcontrollers 4- 8- and 16-bit F ² MC flexible Microcontrollers 32-Bit SPARC [™] RISC microprocessors 32-Bit GмicRo [™] TRON-based CISC microprocessors
Telecommunication Products	Prescalers PLLs CODECs LAN devices DSPs SCSI and LAN devices ISDN products Telecom devices for the GSM Pan-European digital cellular telephone system.
Analog Products	OP Amps Comparators A/D and D/A Converters Application Specific ICs
-	nponents offered by FMG, FML, and FMIL , keyboards, thermal printers, plasma displays,

liquid crystal displays, hybrid ICs, and piezoelectric devices.

Fujitsu Microelectronics Asia PTE Ltd. (Singapore)

Fujitsu Microelectronics Asia PTE Ltd. (FMAP) opened in August 1986, in Hong Kong, as a wholly-owned Fujitsu subsidiary for sales of electronic devices to the Asian, Australian, and Southwest Pacific markets. In 1990, FMAP moved to a new location in Singapore.

FMAP offers memory, ASIC, microprocessor, and telecommunication products along with Fujitsu's wide range of electronic components.

SPARC[™] is a trademark of Sparc International. EthersRaf[™] is a trademark of Varox Corporation. EtherSRaf[™] is a trademark of Fujitsu Microelectronics, Inc. StarLAN[™] is a trademark of AT&T. Gwaco[™] is a trademark of Fujitsu Microelectronics, Inc. SICOpon[™] is a trademark of Fujitsu Microelectronics, Inc. ViewCAD[™] is a trademark of Fujitsu Microelectronics, Inc.

SPARC[™] is a trademark of Sparc International.

Integrated Circuits Corporate Headquarters — Worldwide

International Corporate Headquarters

FUJITSU LIMITED Marunouchi Headquarters 6–1, Marunouchi 1–chome Chiyoda–ku, Tokyo 100 Japan Tel: (03) 3216-3211 Telex: 781–22833 FAX: (03) 3213-7174

For integrated circuits marketing information please contact the following:

Headquarters for Japan

FUJITSU LIMITED Integrated Circuits and Semiconductor Marketing Furukawa Sogo Bldg. 6–1, Marunouchi 2–chome Chiyoda–ku, Tokyo 100 Japan Tel: (03) 3216-3211 Telex: 781–2224361 FAX: (03) 3211-3987

Headquarters for North and South America

FUJITSU MICROELECTRONICS, INC. Integrated Circuits Division 3545 North First Street San Jose, CA 95134–1804 USA Tel: (408) 922–9000 Telex: 910–338–0190 FAX: (408) 432–9044

Headquarters for Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6–10 6072 Dreieich–Buchschlag Germany Tel: (06) 103 6900 Telex: 411963 FAX: (06) 103 690122

Headquarters for Asia, Australia and Oceania

FUJITSU MICROELECTRONICS ASIA PTE LIMITED 06-04/-07 Plaza By The Park No. 51 Bras Basah Road Singapore 0718 Tel: (65) 336–1600 Telex: RS 55573 FESPL FAX: (65) 336–1609

Fujitsu Microelectronics, Inc. (FMI) Sales Offices — North and South America

NORTHERN CALIFORNIA

Fujitsu Microelectronics, Inc. 10600 N. De Anza Blvd. Suite 225 Cupertino, CA 95014 Tel: (408) 996–1600 FAX: (408) 725–8746

SOUTHERN CALIFORNIA

Fujitsu Microelectronics, Inc. Century Centre 2603 Main Street Suite 510 Irvine, CA 92714 Tel: (714) 724–8777 FAX: (714) 724–8778

COLORADO (Denver)

Fujitsu Microelectronics, Inc. 5445 DTC Parkway Suite 300 Englewood, CO 80111 Tel: (303) 740–8880 FAX: (303) 740–8988

GEORGIA (Atlanta)

Fujitsu Microelectronics, Inc. 3500 Parkway Lane Suite 210 Norcross, GA 30092 Teł: (404) 449–8539 FAX: (404) 441–2016

ILLINOIS (Chicago)

Fujitsu Microelectronics, Inc. One Pierce Place Suite 1130 West Itasca, IL 60143–2681 Tel: (708) 250–8580 FAX: (708) 250–8591

MASSACHUSETTS (Boston)

Fujitsu Microelectronics, Inc. Bay Colony Corp. Center Suite 2500 1000 Winter Street Waltham, MA 02154 Tel: (617) 487–0029 FAX: (617) 890–9002

MINNESOTA (Minneapolis)

Fujitsu Microelectronics, Inc. 3460 Washington Drive Suite 209 Eagan, MN 55122–1303 Tel: (612) 454–0323 FAX: (612) 454–0601

NEW YORK (Hauppauge)


Fujitsu Microelectronics, Inc. 601 Veterans Memorial Highway Suite P Hauppauge, NY 11788–1054 Tel: (516) 361–6565 FAX: (516) 361–6480

OREGON (Portland)

Fujitsu Microelectronics, Inc. 15220 NW Greenbrier Pkwy Suite 360 Beaverton, OR 97006 Tel: (503) 690-1909 FAX: (503) 690-8074

TEXAS (Dallas)

Fujitsu Microelectronics, Inc. 14785 Preston Road Suite 274 Dallas, TX 75240 Tel: (214) 233–9394 FAX: (214) 386–7917



FMI Sales Representatives — USA

For product information, contact your nearest Fujitsu representative.

Alabama

CSR Electronics Huntsville, AL Tel: (205) 533–2444 FAX: (205) 536–4031

Arizona Aztech Component Sales Inc. Scottsdale, AZ Tel: (602) 991–6300 FAX:(602) 991–0563

Arkansas

Technical Marketing, Inc. Carroliton, TX Tel: (214) 387–3601 FAX:(214) 387–3605

California

Northern California Norcomp Santa Clara, CA Tel: (408) 727–7707 FAX: (408) 986–1947

Norcomp Roseville, CA Tel: (916) 782–8070 FAX: (916) 782–8073

Southern California Infinity Sales, Inc. Newport Beach, CA Tel: (714) 833–0300 FAX: (714) 833–0303

San Diego County Harvey King, Inc. San Diego, CA Tel: (619) 587–9300 FAX: (619) 587–0507

Colorado Talisman Assoc. Englewood, CO

Tel: (303) 773–2533 FAX: (303) 741–6312

11

Connecticut Conntech Sales, Inc. Cheshire, CT Tel: (203) 272–1277 FAX: (203) 272–2790

Delaware BGR Associates Marlton, NJ Tel: (609) 983–1020 FAX: (609) 983–1879 District of Columbia Arbotek Associates Towson, MD Tel: (301) 825–0775 FAX: (301) 337–2781

Florida

Semtronic Associates, Inc. Altamonte Springs, FL Tel: (407) 831–8233 FAX: (407) 831–2844

Semtronic Associates, Inc. Clearwater, FL Tel: (813) 461–4675 FAX: (813) 442–2234

Semtronic Associates, Inc. Ft. Lauderdale, FL Tel: (305) 731–2484 FAX: (305) 731–1019

Georgia CSR Electronics Atlanta, GA Tel: (404) 396–3720 FAX: (404) 394–8387

Idaho

Northern Idaho L-Squared, Ltd. Kirkland, WA Tel: (206) 827–8555 FAX: (206) 828–6102

Southern Idaho Intermountain Technical Marketing Meridan, ID Tel: (208) 888–6071 FAX: (208) 888–6074

Illinois

Northern Illinois Beta Technology Itasca, IL Tel: (708) 250–9586 FAX: (708) 250–9592

Southern Illinois Rothkopf & Assoc. St. Louis, MO Tel: (314) 961–4485 FAX: (314) 961–4736

Indiana Fujitsu Microelectronics, Inc. Itasca, IL Tel: (708) 250-8580 FAX: (708) 250-8591

lowa

Electromec Sales Cedar Rapids, IA Tel: (319) 393–1637 FAX: (319) 393–1752

Kansas Rothkopf & Associates, Inc. Olathe, KS Tel: (913) 829–8897 FAX: (913) 829–1664

Kentucky Fujitsu Microelectronics, Inc. Itasca, IL Tel: (708) 250-8580 FAX: (708) 250-8591

Louisiana Technical Marketing, Inc. Carroliton, TX Tel: (214) 387–3601 FAX; (214) 387–3605

Technical Marketing, Inc. Houston, TX Tel: (713) 783–4497 FAX: (713) 783–5307

Maine Mill-Bern Associates Woburn, MA Tel: (617) 932–3311 FAX: (617) 932–0511

Maryland Arbotek Associates Towson, MD Tel: (301) 825–0775 FAX: (301) 337–2781

Massachusetts

Mill-Bern Associates Woburn, MA Tel: (617) 932–3311 FAX: (617) 932–0511

Michigan

R.C. Merchant & Co., Inc. Farmington Hills, MI Tel: (313) 476–4600 FAX: (313) 476–3162

R.C. Merchant & Co., Inc. St. Joseph, MI Tel: (616) 983–7378 FAX: (616) 983–3506

FMI Sales Representatives — USA (Continued)

Minnesota

Electromec Sales Burnsville, MN Tel: (612) 894–8200 FAX: (612) 894–9352

Mississippi CSR Electronics Huntsville, AL Tel: (205) 533–2444 FAX: (205) 536–4031

Missouri Rothkopf & Associates, Inc. St. Louis, MO Tel: (314) 961–4485 FAX: (314) 961–4736

Montana Eastern Montana Talisman Assoc. Englewood, CO Tel: (303) 773–2533 FAX: (303) 741–6312

Western Montana Intermountain Technical Marketing Meridan, ID Tel: (208) 888–6071 FAX: (208) 888–6074

Nebraska Eastern Nebraska Rothkopf & Assoc. Olathe, KS Tel: (913) 829–8897 FAX: (913) 829–1664

Nebraska (Continued) Western Nebraska Talisman Assoc. Englewood, CO Tel: (303) 773–2533 FAX: (303) 741–6312

Nevada Northern Nevada Norcomp Roseville, CA Tel: (916) 782–8070 FAX: (916) 782–8073

Southern Nevada Atech Component Sales, Inc. Scottsdale, AZ Tel: (602) 991–6300 FAX: (602) 991–0563 New Hampshire Mill-Bern Assoc. Woburn, MA Tel: (617) 932–3311 FAX: (617–932–0511

New Jersey Northern New Jersey Technical Applications & Marketing Fairfield, NJ Tel: (201) 575–4130 FAX: (201) 575–4563

Southern New Jersey BGR Associates Marlton, NJ Tel: (609) 983–1020 FAX: (609) 983–1879

New Mexico Aztech Component Sales, Inc. Scottsdale, AZ Tel: (602) 991–6300 FAX: (602) 991–0563

New York Northern New York Quality Components Buffalo, NY Tel: (716) 837–5430 FAX: (716) 837–0662

Quality Components Manlius, NY Tel: (315) 682–8885 FAX: (315) 682–2277

Quality Components Rochester, NY Tel: (716) 342–7229 FAX: (716) 342–7227

Southern New York Technical Applications & Mktg. Fairfield, NJ Tel: (201) 575–4130 FAX: (201) 575–4563

North Carolina CSR Electronics Charlotte, NC Tel: (704) 847–5806 FAX: (704) 847–0056

CSR Electronics Raleigh, NC Tel: (919) 878–9200 FAX: (919) 878–9117 North Dakota Electromec Sales Burnsville, MN Tel: (612) 894–8200 FAX: (612) 894–9352

Ohio Stegman Blaine Marketing, Inc. Cincinnati, OH Tel: (513) 729–1969 FAX: (513) 729–1984

Stegman Blaine Marketing, Inc. Cleveland, OH Tel: (216) 572–0003 FAX; (216) 238–3229

Stegman Blaine Marketing, Inc. Vandalia, OH Tel: (513) 890–7975 FAX: (513) 890–5191

Oklahoma Technical Marketing, Inc. Carrollton, TX Tel: (214) 387–3601 FAX: (214) 387–3605

Oregon L-Squared Limited Beaverton, OR Tel: (503) 629–8555 FAX: (503) 645–6196

Pennsylvania Eastern Pennsylvania BGR Associates Marlton, NJ Tel: (609) 983–1020 FAX: (609) 983–1879

Western Pennsylvania Stegman Blaine Marketing, Inc. Cincinnati, OH Tel: (513) 729–1969 FAX: (513) 729–1984

Rhode Island Mill–Bern Associates Woburn, MA Tel: (617) 932–3311 FAX: (617) 932–0511

South Carolina CSR Electronics Raleigh, NC Tel: (919) 878–9200 FAX: (919) 878–9117

FMI Sales Representatives --- USA (Continued)

South Dakota

Electromec Sales Burnsville, MN Tel: (612) 894–8200 FAX; (612) 894–9352

Tennessee

Eastern Tennessee CSR Electronics Knoxville, TN Tel: (615) 637–0293 FAX: (615) 637–0466

Western Tennessee CSR Electronics Huntsville, AL Tel: (205) 533–2444 FAX: (205) 536–4031

Texas

Technical Marketing, Inc. Carrollton, TX Tel: (214) 387–3601 FAX: (214) 387–3605

Technical Marketing, Inc. Houston, TX Tel: (713) 783–4497 FAX: (713) 783–5307 Technical Marketing, Inc. Round Rock, TX Tel: (512) 244–2291 FAX; (512) 388–1596

Utah

R-Squared Marketing Salt Lake City, UT Tel: (801) 595–0631 FAX: (801) 595–0435

Vermont

Mill-Bern Associates Woburn, MA Tel: (617) 932–3311 FAX: (617) 932–0511

Virginia Arbotek Associates Towson, MD Tel: (301) 825–0775 FAX: (301) 337–2781

Washington L-Squared Limited

Kirkland, WA Tel: (206) 827–8555 FAX; (206) 828–6102

Wisconsin Eastern Wisconsin Beta Technology Milwaukee, WI Tel: (414) 543–6609 FAX; (414) 543–9288

Western Wisconsin Electromec Sales Burnsville, MN Tel: (612) 894–8200 FAX: (612) 894–9352

West Virginia Stegman Blaine Marketing, Inc. Cincinnati, OH Tel: (513) 729–1969 FAX: (513) 729–1984

Wyoming Talisman Assoc. Englewood, CO Tel: (303) 773–2533 FAX; (303) 741–6312



FMI Sales Representatives — Canada, Mexico, Puerto Rico, Central and South America

Canada

British Columbia L-Squared, LTD. Kirkland, WA Tel: (206) 827–8555 FAX: (206) 828–6102

Rest of Canada Pipe-Thompson Limited Islington, Ontario Tel: (416) 236–2355 FAX: (416) 236–3387

Pipe-Thompson Limited Kandata, Ontario Tel: (613) 591–1821 FAX: (613) 591–0461

Mexico

Solano Electronica (Sonika) Guadalajara, JAL. Tel: (52) 3647–4250 FAX: (52) 3647–3433

Solano Electronics, S.A. De C.V. 07300 Mexico City, D.F. Tel: (52) 5754 6480 FAX: (52) 5586–8443

Puerto Rico

Semtronic Associates, Inc. Hato Rey, Puerto Rico Tel: (809) 766–0700 FAX: (813) 442–2234

Central and South America

All Countries Fujitsu Microelectronics, Inc. Headquarter Sales San Jose, CA Tel: (408) 922–9310 FAX; (408) 432–9044

FMI Distributors — USA

Alabama

Marshall Industries Huntsville, AL (205) 881–9235

Reptron Electronics Huntsville, AL (205) 722–9565

Arizona

Insight Electronics Tempe, AZ (602) 829–1800

Marshall Industries Phoenix, AZ (602) 496–0290

California

Bell Microproducts Fountain Valley, CA (714) 963–0667

Bell Microproducts Milpitas, CA (408) 434–1150

Insight Electronics Agoura, CA (818) 707–2100

Insight Electronics Irvine, CA (714) 727–2111

Insight Electronics San Diego, CA (619) 587–9757

Marshall Industries Chatsworth, CA (818) 407–4100

Marshall Industries El Monte, CA (818) 307--60000z

Marshall Industries Irvine, CA (714) 458-5318

Marshall Industries Milpitas, CA (408) 942–4600

Marshall Industries Rancho Cordova, CA (916) 635–9700

Marshall Industries San Diego, CA (619) 578–9600 Merit Electronics San Jose, CA (408) 434-0800

Milgray Electronics Camarillo, CA (805) 484–4055

Milgray Electronics Irvine, CA (714) 753–1282

Western Microtechnology San Diego, CA (619) 453–8430

Western Microtechnology Saratoga, CA (408) 725–1660

Colorado

Insight Electronics Aurora, CO (303) 693-4256

Marshall Industries Thornton, CO (303) 451–8383

Connecticut

Marshall Industries Wallingford, CT (203) 265–3822

Milgray Electronics Milford, CT (203) 878–5538

Florida

Marshall Industries Altamonte Springs, FL (407) 767–8585

Marshall Industries Ft. Lauderdale, FL (305) 977-4880

Marshall Industries St. Petersburg, FL (813) 573–1399

Milgray Electronics Winter Park, FL (407) 647-5747

Reptron Electronics Ft. Lauderdale, FL (305) 735–1112

Reptron Electronics Tampa, FL (813) 855–4656

Georgia

Marshall Industries Norcross, GA (404) 923–5750

Milgray Electronics Norcross, GA (404) 446–9777

Reptron Electronics Norcross, GA (404) 446–1300

Illinois

Classic Components Northbrook, IL (312) 272–9650

Marshall Industries Schaumburg, IL (312) 490–0155

Milgray Electronics Palatine, IL (708) 202–1900

Reptron Electronics Schaumburg, IL (312) 882–1700

Indiana

Marshall Industries Indianapolis, IN (317) 297–0483

Kansas Marshall Industries Lenexa, KS (913) 492–3121

Milgray Electronics Overland Park, KS (913) 236–8800

Maryland

Marshall Industries Silver Springs, MD (301) 622–1118

Milgray Electronics Columbia, MD (301) 995–6169

Vantage Components, Inc. Columbia, MD (301) 720–5100

FMI Distributors --- USA (Continued)

Massachusetts

Bell Microproducts Wilmington, MA (508) 658–0222

Interface Electronic Corp. Hopkinton, MA (508) 435–6858

Marshall Industries Wilmington, MA (508) 658–0810

Milgray Electronics Wilmington, MA (508) 657–5900

Vantage Components, Inc. Andover, MA (508) 687-3900

Western Microtechnology Burlington, MA (617) 273–2800

Michigan

Marshall Industries Livonia, MI (313) 525–5850

Reptron Electronics Livonia, MI (313) 525–2700

Minnesota

Marshall Industries Plymouth, MN (612) 559–2211

Reptron Electronics Minnetonka, MN (612) 938–3995

Missouri

Marshall Industries Bridgeton, MO (314) 291–4650

New Jersey

Interface Electronics Mariton, NJ (609) 988–5448

Marshall Industries Fairfield, NJ (201) 882–0320

Marshall Industries Mt. Laurel, NJ (609) 234–9100 Milgray Electronics Marlton, NJ (609) 983–5010

Milgray Electronics Parsippany, NJ (201) 335–1766

Vantage Components, Inc. Clifton, NJ (201) 777-4100

Western Microtechnology, Inc. Fairfield, NJ (201) 882-4999

New York

Marshall Industries Hauppauge, NY (516) 273–2424

Marshall Industries Johnson City, NY (607) 785–2345

Marshall Industries Rochester, NY (716) 235-7620

Mast Distributors Ronkonkoma, NY (516) 471–4422

Milgray Electronics Farmingdale, NY (516) 420–9800

Milgray Electronics Pittsford, NY (716) 381–9700

Vantage Components, Inc. Smithtown, NY (516) 543–2000

North Carolina

Marshall Industries Raleigh, NC (919) 878–9882

Reptron Electronics Raleigh, NC (919) 870–5189

Ohio

Marshall Industries Dayton, OH (513) 898-4480 Marshall Industries Solon, OH (216) 248-1788

Milgray Electronics Cleveland, OH (216) 447-1520

Reptron Electronics Solon, OH (216) 349–1415

Reptron Electronics Worthington, OH (614) 436–6675

Oregon

Marshall Industries Beaverton, OR (503) 644--5050

Western Microtechnology Beaverton, OR (503) 629–2082

Pennsylvania

Marshall Industries Pittsburg, PA (412) 788–0441

Texas

Insight Electronics, Inc. Richardson, TX (214) 783–0800

Marshall Industries Austin, TX (512) 837--1991

Marshall Industries Carroliton, TX (214) 233-5200

Marshall Industries El Paso, TX (915) 593-0706

Marshall Industries Harlingen, TX (512) 421-4621

Milgray Electronics Dallas, TX (214) 248–1603

Western Microtechnology, Inc. Dallas, TX (214) 416–0103

FMI Distributors --- USA (Continued)

Utah

Marshall Industries Salt Lake City, UT (801) 973–2288

Milgray Electronics Salt Lake City, UT (801) 272–4999

Washington

Insight Electronics, Inc. Kirkland, WA (206) 820-8100

Marshall Industries Bothwell, WA (206) 486–5747

Merit Electric Redmond, WA (206) 869–7557

Western Microtechnology Redmond, WA (206) 881–6737

Wisconsin

Classic Components New Berlin, WI (414) 786–5300

Marsh Electronics Milwaukee, WI (414) 475-6000

Marshall Industries Waukesha, Wi (414) 797–8400

FMI Distributors — Canada

Ontario

Marshall Industries Bramton, ON (416) 458–8046

Milgray Electronics Willowdale, ON (416) 756-4481

Quebec

Marshall Industries Pointe Claire, QU (514) 683–9440

Active Components Point Claire, QU (514) 694–7710



Fujitsu Electronic Devices Europe* Sales Offices — Europe

FMG - Benelux

Fujitsu Mikroelektronik, GmbH Europalaan 26A 5623 LJ Eindhoven The Netherlands Tel: (40) 447440 Telex: 59265 FAX: (40) 444158

FMG - France

Fujitsu Mikroelektronik GmbH Immeuble le Trident 3–5, voie Félix Eboué 94024 Creteil Cedex France Tel: (1) 45131212 Telex: 262861 FAX: (1) 45131213

FMG - Germany (Central)

Fujitsu Mikroelektronik GmbH Am Siebenstein 6–10 6072 Dreieich–Buchschlag Germany Tel: (6103) 6900 Telex: 411963 FAX: (6103) 690122

*Fujitsu Mikroelektronik, GmbH (FMG) Fujitsu Microelectronics, Ltd. (FML) Fujitsu Microelectronic Italia S.R.L. (FMIL)

FMG - Germany (Southwest)

Fujitsu Mikroelektronik GmbH Am Joachimsberg 10–12 7033 Herrenberg Germany Tel: (7032) 4085 Telsx: 7265485 FAX: (7032) 4088

FMG - Germany (South)

Fujitsu Mikroelektronik GmbH Carl-Zeiss-Ring 11 8045 Ismaning Germany Tel: (89) 9609440 Telex: (17) 897446 FAX: (89) 96094422

FMIL – Italy


Fujitsu Microelectronics Italia S.R.L. Centro Direzionale Milanofiori Strada 4 – Palazzo A/2 20094 Assago (Milano) Italy Tel: (2) 8246170/176 Telex: 318546 FAX: (2) 8246189

FML – Scandinavia

Fujitsu Microelectronics Ltd. Torggatan 8 17154 Solna Sweden Tel: (8) 7646365 Telex: 13411 FAX: (8) 280345

FML - United Kingdom

Fujitsu Microelectronics Ltd. Hargrave House Belmont Road Maidenhead Berkshire SL6 6NE England Tel: (628) 76100 Telex: 848955 FAX: (628) 761484



FMG, FML and FMIL Distributors — Europe

Austria

Eljapex Handelsges mbH Wien Tel: (222) 861531 Telex: 133128 FAX: (222) 861531300

MHV/EBV Elektronik Wien Tel: (222) 838519 Telex: 134946 FAX: (222) 8941775

Belgium

MHV/EBV Elektronik Zaventem Tel: (2) 7209936 Telex: 62590 FAX: (2) 7208152

Denmark

Nordisk Elektronik AS* Herlev Tel: (42) 842000 Telex: 35200 FAX: (44) 921552

Finland

Aspecs OY Vantaa Tel: (0)5668686 FAX: (0)5666051

France

EBV Elektronik Champs Sur Marne Tel: (1) 64688600 Telex: 694301 FAX: (1) 64682767

Elbatex Bievres Cedex Tel: (1) 69412800 FAX: (1) 69412846

F2S (Groupe ASAP) Trappes Tel: (1) 30438233 Telex: 698887 FAX: (1) 30570719

Microram (Groupe SCAIB) Rungis Cedex Tel: (1) 46868170 Telex: 204674 FAX: (1) 45605549

Germany

Eljapex GmbH Waldshut-Tiengen Tel: (7751) 2035 Telex: (7751) 6603

Micro Halbleiter GmbH⁴ Haar Tel: (89) 460 1004 FAX: (89) 468808

Italy

Hantelec Milano Tel: (2) 66010569 FAX: (2) 66013311

Malpassi S.R.L. Bologna Tel: (51) 727252 Telex: 583118 FAX: (51) 727515

ireland

Allied Semiconductors International Ltd. Shannon Co. Clare Tel: (61) 61777 Telex: 70358 FAX: (61) 363141

The Netherlands

MHV/EBV Elektronik Maarssenbroek Tel: (3465) 60791 Telex: 76089 FAX: (3465) 64277

Norway

Odin Electronics AS Skedsmokorset Tel: (6) 875480 FAX: (6) 875430

Portugal Niposom J. Nabais LDA Lisboa Tel: (1) 894637 Telex: 14028 FAX: (1) 809517

Spain

Comelta S.A. Barcelona Tel: (3) 3007712 Telex: 51934 FAX: (3) 3005156

Comelta S.A. Madrid Tel: (1) 7543001 Telex: 42007 FAX: (1) 7542151

Sweden

Martinsson Elektronik AB Hagersten Tel: (8) 7440300 Telex: 13077 FAX: (8) 7443403

Switzerland

Eljapex AG* Wettingen Tel: (56) 275777 Telex: 826300 FAX: (56) 261486

United Kingdom

Hawke Component Distribution Nr. Basingstoke Hants Tel: (256) 880800 FAX: (256) 880325

MMD* Reading Berkshire Tel: (734) 752266 Telex: 846112 FAX: (734) 312728

Pronto Electronic Systems Ltd. Ilford Essex Tel: (81) 5546222 Telex: 8954213 FAX: (15) 183222

Fujitsu Microelectronics Asia PTE Limited (FMAP) Sales Offices — Asia, Australia and Oceania


Taiwan

Singapore

Fujitsu Microelectronics Pacific Asia Ltd. Taiwan Branch Room 1906 No. 333 Keelung Road Sec.1 Taipei 10548 Taiwan, Republic of China Tei: (886) 2–7576548 FAX: (886) 2–7576571 Fujitsu Electronics Asia PTE Ltd. #06-04/07 Plaza by the Park 51 Bras Basah Road Singapore 0718 Tel: (65) 336600 FAX: 3361609

Hong Kong

Fujitsu Microelectronics Pacific Asia Ltd. 616–617, Tower B New Mandarin Plaza 14 Science Museum Road Tsimshatsui East, Kowloon Hong Kong Tel: (852) 7230393 FAX: (852) 7216555



FMAP Representatives — Asia and Australia

Australia

Pacific Microelectronics PTY Ltd. Thornleigh, Australia Tel: (61) 2–481–0065 FAX: (61) 2–484–4460 Korea KML Corporation Seoul, Korea Tel: (82) 2–588–2011 FAX: (82) 2–588–2017

Singapore

Fujitsu Devices (S) PTE Ltd. Singapore Tel: (65) 3361600 FAX: (65) 3361609

FMAP Distributors — Asia

Hong Kong

Famint (HK) Ltd. Causeway Bay, Hong Kong Tel: (852) 5760130 FAX: (852) 5765619

Mobicon Electronic Supplies Company Kowloon, Hong Kong Tel: (852) 3976628 FAX: (852) 2970339

Taiwan

Famint (Taiwan) Co., Ltd. Taipei, Taiwan Tel. (65) 2962111 FAX: (65) 2960339

Singapore

Cony Electronics (S) PTE Ltd. Singapore Tel: (65) 2962111 FAX: (65) 2960339

Section 12

7

Telecommunication Products Design Information — At a Glance

Page	Title
12–3	Application Note. Prescalers and PLLs: Fujitsu Prescalers and Phase-Locked Loops for VHF and UHF Frequency Synthesis. A Tutorial with Selection Guides

12

12-2

March 1991

APPLICATION NOTE

Prescalers and PLLs

Fujitsu Prescalers and Phase-Locked Loops for VHF and UHF Frequency Synthesis

A Tutorial with Selection Guides

Fujitsu Microelectronics, Inc. Field Applications Engineering

Abstract

This Application Note includes a broad introduction to the relevant high frequency synthesis theory and its application areas, a description of prescaler and phase-locked loop (PLL) components, and guidelines for selecting and designing with Fujitsu's extensive selection of prescaler and PLL IC products.

FUJITSU

12

12-4

Contents

Introduction
PLL Tuning Systems
What is a PLL?
Frequency Synthesis With PLLs and Prescalers
The Pulse Swallow Method
Stand-alone PLLs and Integrated PLLs 13-14
Selecting the Right PLL IC
Selecting a PLL
Width of the counters
Selecting the N and A counters
PLL Counter Selection Guide
A Practical Example: Selecting the PLL IC for an FM Receiver
Example
Programming of the counters
Set-up and switching times of the counters and modulus control logic
Positive or negative edge triggering of counters
Phase detector
Charge pump
Charge pump waveforms and fr and fv 13–21
4-bit Microcontrollers with PLLs
What is a Prescaler? 13-22
Dual modulus prescalers
Single modulus prescalers
Microwave Prescalers
Stand-alone Prescaler Application 13–24
Selecting the Right Prescaler
Toggling speed
Termination resistor internal/external 13–26
Stability of Vout
Flexibility of the input voltage
ECL level 13–27
Flexibility of Vcc

Contents (Continued)

Modulus set-up time	
Input impedance and reactance	
Smith chart	
Packaging	
Signal propagation delay through the prescaler	
Balanced inputs	
Output duty cycles	
Power dissipation	
Conclusion	
References	
Books	
Articles	

Illustrations

Figures	s Page
1.	A Typical Heterodyne FM Receiver Tuned to the 88.1 MHz Signal 3-10
2.	A Typical Heterodyne (Audio) Sender
3.	A Basic PLL Configuration
4.	Frequency Synthesis with a Programmable Counter
5.	Prescaler Accommodating for a Slow Program Counter
6.	Pulse Swallow
7.	System Blocks
8.	Fujitsu's Integrated PLL ICs
9.	Varactor Diode in a VCO or a VCXO
10.	A Varactor Diode Acting as a Voltage-controlled Variable Capacitance
11.	PLL Program Counter Triggered by Opposite Edge
12.	PLL Program Counter Triggered by Same Edge
13.	Active Low Pass Filter
14.	External Charge Pump Example
15.	Frequency Division
16.	Selection Guide to the Fujitsu Bipolar Prescaler Family
17.	A Stand-alone Application of a Prescaler: Clock Rate Reduction
18.	Input Signal Amplitude Versus Input Frequency for MB509 Dual Modulus Prescaler $\ \ldots \ 3-26$
19.	Smith Chart Constant Resistance
20.	Smith Chart Constant Reactance
21.	Input Impedance of Fujitsu's MB501L Dual Modulus Prescaler as a Function of Frequency Shown on a Smith Chart

Tables

Tables		Page
1.	Fujitsu's Low Power CMOS PLLs	3–16
2.	Fujitsu's Super PLLs	3–17
3.	Fujitsu Prescalers	331



12 12--8

Introduction

Phase-locked loops (PLLs) and prescalers are used for synthesizing and controlling frequencies in a multitude of high frequency systems. These systems range from radio and television broadcasting, cellular phones, computer local area networks (LANs), and measurement instrumentation to satellite and microwave systems.

Dedicated PLL integrated circuits (ICs) are manufactured in CMOS technology and typically operate in the 20-30 MHz range (maximum). Prescalers manufactured in bipolar ECL or GaAs technologies are considered interface ICs that allow the relatively slower PLLs to accurately control and select frequencies well into the microwave range (>1 GHz).

Fujitsu manufactures a broad range of high frequency telecommunication ICs that includes prescalers, PLLs, integrated PLLs, as well as microcontrollers with onboard PLL and prescaler circuits.

PLL Tuning Systems

Tuning of telecommunication senders and receivers is, by far, the largest application area for today's PLLs and prescalers. High frequency PLLs have largely replaced older methods such as direct tuning an RC or LC oscillator to the desired local oscillator frequency.

At the expense of a quantized (instead of a continuous frequency) resolution, PLLs and the so-called digital tuning circuits into which they are incorporated provide a cheaper, faster, more compact and reliable solution to tuning circuitry. The fact that PLLs only allow selection of frequencies in discrete steps, rather than over a continuous range, is not a concern because the available frequencies (for airwaves, long distance telephone cables, satellites, microwave links, ISDN etc.) are heavily regulated and limited to preassigned channel frequencies.

The frequency position and spacing between channels depends on the physical carrier medium and the program material involved. For example, U.S. airwaves regulations of the Federal Communications Commission (FCC) specify that:

AM radio must be broadcast at 530, 540, 550 to 1610, or 1620 kHz

FM radio must be broadcast at 87.9, 88.1 to 107.7, 107.9 MHz

TV (channels 2-69) must be broadcast at 55.25, 61.25, 67.25, 77.25, 83.25 to 795.25, 801.25 MHz.

These frequencies represent the center frequencies of each channel. The spacing of 10 KHz between assigned AM channels, 200 kHz between assigned FM channels, and 6 MHz between assigned TV channels reflects the progressively higher bandwidths necessary for FM and TV.

Other regulated frequencies worth mentioning within the VHF (30 - 300 MHz) and UHF (300 MHz - 3 GHz) bands include: 46/49 MHz for cordless telephones, 800-900 MHz for cellular phones (also known as land mobile radio services), 0.1-1.5 GHz for cable TV and >2 GHz for emerging Digital TV standards and Integrated Services Digital Network (ISDN). Fujitsu prescalers and PLL ICs are appropriate for most of these applications.

Figure 1 shows a superheterodyne FM broadcast receiver and some of the involved spectra and frequencies. For an example, let us examine the steps involved in tuning to the FM station at 88.1 MHz.




Figure 1. A Typical Heterodyne FM Receiver Tuned to the 88.1 MHz Signal

The antenna is exposed to a multitude of transmission frequencies. In order to retrieve the desired signal, several stages of amplification and progressive selective filtration must be applied. In FM broadcasting each radio station is allowed to use up to 150 kHz around the assigned center frequency. Since the spacing between the assigned channels is 200 kHz, this leaves a 50-kHz wide isolation gap between the stations to avoid a spectral overlap. Thus, a 150-kHz wide filter can be used in the final stage to isolate the desired station from all the others. Accurate tuning of such a narrow filter over the 20-MHz wide FM frequency range is not an easy task. To achieve accurate tuning, the filter is kept at a constant frequency, the so-called Intermediate Frequency (IF), and the desired radio signal is shifted in frequency to fall exactly within the filter passband. 10.7 MHz is the broadly used value for IF in commercial FM tuners.

The antenna signal is converted to a lower frequency by mixing (or heterodyning) with an appropriately chosen local oscillator frequency f_{loc} . A PLL is employed for synthesizing f_{loc} . In order to place the desired radio station (originally located at f_{in}) exactly at the center of the IF bandpass filter, the PLL frequency f_{loc} must be set so that IF = $f_{loc} - f_{in}$. In other words, to tune to the 88.1 MHz signal, a f_{loc} of 88.1+10.7 MHz = 98.8 MHz is necessary. Tuning to another signal is accomplished by selecting a different f_{loc} .

An appropriate FM demodulator working at the IF provides the final restoration of the original signal.

On the sender side (see Figure 2) the sequence is reversed: a modulated IF signal is mixed with the local frequency oscillator up to the appropriate channel-frequency and broadcast.




Figure 2. A Typical Heterodyne (Audio) Sender

Near-ideal PSK, PM, or FM demodulators can be implemented with PLLs as well as local oscillators.

What is a PLL?

A PLL is a control loop consisting of a phase detector (PD), low pass filter (LPF), voltage controlled oscillator (VCO), program counter(s), and, as necessary, single- or dual-modulus prescalers. (See Figure 3.)




Figure 3. A Basic PLL Configuration

The output of the PD is a voltage indicating the phase difference between its two inputs.

The LPF smooths the PD output and determines the dynamic performance of the loop. The dynamic performance includes general servo loop issues, such as the capture and lock ranges, the noise suppression bandwidth and the transient response.

When the loop is out of lock, the PD voltage changes the frequency of the VCO in a direction that reduces the phase difference between the input signal and the local oscillator signal. When the loop is locked, the signals at both inputs are in phase and have the same frequency.

Generally speaking, the output of the VCO is considered the desired PLL output. It should be mentioned, however, that in some instances (such as when a PLL is used as an FM de-modulator), the filtered output of the PD, rather than the output of the VCO, can be viewed as the system output.

The bandwidth of the low-pass loop filter is crucial to the dynamic- and noise-filtering performance of the loop. The two performance requirements are conflicting, since faster lock-up times require wider LP filters while better noise characteristics are achieved with narrower filters. Therefore, a reasonable compromise has to be met for each application.

Narrow filter bandwidths provide long-loop averaging times and are useful in applications where a noisy, intermittent, or varying reference source must be cleaned up.

For example, in digital LANs, a PLL is used to regenerate a local clock rate from frame synchronization bits, which appear intermittently on most asynchronous communications networks.

In a similar way, the "flywheel synchronizers" for vertical and horizontal scan in today's TV receivers, are operated using PLL circuits. In both cases the "slow" lowpass filter maintains a relatively constant VCO frequency between occurrences of synchronization patterns on the input.

Prescalers and PLLs

In frequency synthesis applications, the reference frequency source will typically be a high quality, relatively noise-free, crystal oscillator. The loop filter can be extensively wide to provide for fast switching times without compromising noise performance.

A novel approach to PLL design is to electronically bypass the loop filter during the bulk of a frequency switching period and then to activate it back into the loop for final lock-in.

As previously mentioned, the loop filter is the single most important factor in determining the dynamic performance of the servo loop. A thorough theoretical treatment of servo loop analysis is beyond the scope of this publication. References 1 through 4 listed in the back of this note are recommended for more in-depth information.

Frequency Synthesis With PLLs and Prescalers

Figure 4 shows a simple frequency-synthesizing configuration employing a PLL and a single program counter.




Figure 4. Frequency Synthesis with a Programmable Counter


When the loop is in lock, the two input frequencies of the PD are equal, hence:

$$f_{ref} = f_o/N \iff f_o = N \bullet f_{ref}$$

A reprogramming of "N" by +1 or -1 will result in selection of a new output frequency with channel separation of f_{ref} .

The scheme of Figure 4, although attractive in its simplicity, is only applicable to output frequencies below 40 MHz, since higher VCO frequencies will exceed the program counter's toggling rate.

Figure 5 shows a widely used remedy to the high frequency problem: a 1/M prescaler is inserted in the feedback loop as a buffer between the VCO and the program counter. This lowers the program counter's input frequency to f_{out}/M instead of f_{out} .



12

Figure 5. Prescaler Accommodating for a Slow Program Counter

Figure 5 also shows a reference frequency divider, 1/R, inserted in the reference frequency path to allow more flexibility in output frequency programming. Without the reference frequency divider, the presence

of the prescaler would result in broadening the channel separation to $M \bullet f_{ref}$. A resolution of f_{ref} is maintained by setting R equal to M.

In many cases, the scheme of Figure 5 is a satisfactory solution, with one drawback. Compared to Figure 4, the operational frequency of the phase detector is lowered by the prescaling factor *M*. A lowered PD frequency necessitates use of a narrower low-pass filter to suppress spurious output signals from the phase detector at the comparison frequency and its harmonics. Especially in very high frequency synthesizers, where the divide ratio of the prescaler becomes substantial, the loop's lock-in and switching speed characteristics will be severely degraded as a result of narrowing the lowpass filter.

The Pulse Swallow Method

The widely used "multi-modulus division", also known as pulse swallowing (see Figure 6), offers a solution to previously mentioned problems. This method employs two programmable counters and a dual modulus prescaler inside the loop. (For simplicity the reference frequency divider is not shown.)




Figure 6. Pulse Swallow

A description of the pulse swallow method is as follows:

N must be larger than *A* (*N*>*A*). The dual modulus prescaler is initially set to divide by M+1. After "*A*" pulses out of the prescaler, the swallow counter is full and changes the prescaler modulus to *M*. After additional (*N*-*A*) pulses out of the prescaler, the program counter changes the prescaler modulus back to M+1, restarts the swallow counter and the cycle repeats.

In this way each cycle of the 1/N counter is a result of:

$$A \bullet (M+1) + (N-A) \bullet M = N \bullet M + A$$

cycles of the fpit.

In other words:

 $f_{out} = (N \bullet M + A) \bullet f_{ref}$

Since *M* is multiplied by *N*, but not *A*, the frequency will change by f_{ref} when *A* is changed by 1. In this way both the channel separation and the PD frequencies are maintained at f_{ref} to provide for an uncompromised loop performance.

As previously mentioned, more complex variations of the multi-modulus theme include: N/N+Z prescalers (as in MB508 with 128/130, 256/258 and 512/514) and quad-modulus schemes involving multiple swallow counters and special prescalers.

Stand-alone PLLs and Integrated PLLs

Figure 7 shows a general purpose high frequency synthesizer and the functional blocks. These blocks are: the PD, the reference counter, the A and the N counters and modulus control logic. The MB87014, manufactured entirely in CMOS, includes an onboard 180 MHz prescaler.




Figure 7. System Blocks

Advances in recent years in CMOS and BiCMOS (combined ECL and CMOS on one chip) have allowed integration of gigahertz prescalers on the same chip as the PLL. The architecture of these integrated PLL BiCMOS devices is illustrated in Figure 8.




Figure 8. Fujitsu's Integrated PLL ICs

Before discussing the blocks on the PLL chip, let us briefly mention the circuits not found on it. As stated earlier, the low-pass filter must yield a good compromise between accommodating the desired noise and switching characteristics on one side and removing spurious components from the phase detector output on the other side. A charge pump output (see Figure 14) from the PLL is provided in most cases, allowing direct connection of an external passive RC filter. The charge pump output is simply a very high impedance output ($Z_{out} \ge 400k \Omega$) well suited to drive high-Q resonant circuits found in the VCO. Optionally, an unbuffered PD output is often also made available for connection of custom external active filter configurations. Typical filter bandwidths for frequency synthesis are 1-10 kHz.

The prescaler and the VCO are the only two devices actually operating at the high output frequency fout.

The VCO is frequently custom made for a specific application. Some popular oscillator types, in order of decreasing phase and frequency-stability, but increasing frequency coverage and linearity, are as follows:

- PLL IC with an on-chip inverter/buffer for an external reference frequency oscillator
- Voltage controlled crystal oscillator with varactor diode (also known as VCXO)
- · LC oscillator with a varactor diode
- RC multivibrator

A list of crystal oscillator and VCXO manufacturers can be found in reference 11.





Figure 9. Varactor Diode in a VCO or a VCXO





Selecting the Right PLL IC

Table 1 lists Fujitsu's family of CMOS PLL ICs and Table 2 lists the BiCMOS integrated PLL ICs.

	Max Fre- quency	,	Divide	Ratio	Super	I _{DD} (Typ.)		
P/N	(3 V/5 V)	N ¹	A ²	Prescaler	R ³	Voltage	3 V/5 V	Package
MB87001A	10/13 MHz	5-1023	0-127		8-ldnd⁴	2.7-5.5 V	2.0/3.0 mA	16 Pin DIP/FPT
MB87006A	10/17 MHz	5-1023	0-127		5-16383	3.0-6.0 V	2.5/3.5 mA	16 Pin DIP/FPT
MB87014A	–/180 MHz	5-1023	0-63	64/65	5-65535	4.5-5.5 V	-/8.0 mA	16 Pin DIP/FPT
MB87073	10/13 MHz	5-2047	0-127	_	8-ldnd	2.7-5.5 V	2.0/3.0 mA	16 Pin DIP/FPT
MB87076	10/15 MHz	5-2047	0-127	_	8-16383	3.0-6.0 V	2.5/3.0 mA	16 Pin DIP/FPT
MB87086A	–/95 MHz	5-1023	_	-	5-65535	4.5-5.5 V	–/8.0 mA	16 Pin DIP/FPT
MB87087	10/13 MHz	5-1023	0-127	·	5-16383	3.0-6.0 V	2.5/3.5 mA	16 Pin DIP/FPT
MB87090	10/13 MHz	5-1023	0-127	_	8-ldnd	2.7-5.5 V	3.0/4.0 mA	16 Pin DIP/FPT

Table 1. Fujitsu's Low Power CMOS PLLs

Notes: ¹N = Program counter divide factor.

²A = Swallow counter divide factor.

³R = Programmable reference counter.

⁴Idnd = 8 programmable combinations of 1/8, 1/16, 1/64, 1/128, 1/512, 1/1024, and 1/2048.

Fujitsu Microelectronics, Inc.

Prescalers and PLLs

	Prescaler				Swallow Counter	Reference Counter			
P/N	F _{IN} (MAX)	V _{IN} (MIN)	Divide Ratio	Divide Ratio	Divide Ratio	Divide Ratio	I _{CC} (TYP)	Sypply Voltage	Package
MB1501	1100 MHz	200 mVp-p	64/65 128/129	Binary 16-2047	Binary 0-127	Binary 8-16383	15 mA	2.7-5.5 V	16-Pin SOP
MB1502	1100 MHz	200 mVp-p	64/65 128/129	Binary 16-2047	Binary 0-127	Binary 8-16383	8 mA	5 v <u>+</u> 10%	16- Pin SOP
MB1503	1100 MHz	100 mVp-p	128/129	Binary 16-2047	Binary 0-127	Binary 8-16383	8 mA	4.5-5.5 V	16-Pin SOP
MB1504	520 MHz	200 mVp-p	32/33 64/65	Binary 16-2047	Binary 0-127	Binary 8-16383	10 mA	2.7-5.5 V	16-Pin SOP
MB1505	600 MHz	200 mVp-p	32/33 64/65	Binary 16-2047	Binary 0-127	Binary 8-16383	6 mA	5 v <u>+</u> 10%	16-Pin SOP
MB1507	2000 MHz	400 mVp-p	128/129 256/257	Binary 16-2047	Binary 0-255	Binary 8-16383	18 mA	5 v <u>+</u> 10%	16-Pin SOP
MB1508	2400 MHz	200 mVp-p	64/128 256	Binary 16-2047		Binary 256, 512 1024, 2048	14 mA	5 v <u>+</u> 10%	20-Pin SOP
MB1509*	400 MHz	200 mVp-p	32/33	Binary 16-2047	Binary 0-127	512 1024	12 mA	2.7-5.5 V	20-Pin SOP
MB1511	1100 MHz	200 mVp-p	64/65 128/129	Binary 16-2047	Binary 0-127	Binary 8-16383	8 mA	2.7-5.5 V	20-Pin SSOP
MB1512	1100 MHz	100 mVp-p	64/65 128/129	Binary 16-2047	Binary 0-127	Binary 8-16383	8 mA	4.5-5.5 V	20-Pin SSOP
MB1513	1100 MHz	100 mVp-p	128/129	Binary 16-2047	Binary 0-127	Binary 8-16383	8 mA	4.5-5.5 V	20-Pin SSOP
MB1518	2500 MHz	100 to 200 mVp-p	512/528	Binary 32-511	Binary 0-31	512	16 mA	4.5-5.5 V	16-Pin SSOP
MB1519*	600 MHz	200 mVp-p	128/129	Binary 16-2047	Binary 0-127	512, 1024	16.5 mA	2.7-5.5 V	20-Pin SOP

Table	2.	Fu	iitsu's	Super	PLLs
-------	----	----	---------	-------	------

*Dual Device

Selecting a PLL

The specifications to consider when selecting a PLL are as follows:

Width of the counters

The most significant feature of the various PLL devices (since operating speed is practically the same for all), is the width of their counters. In general, the width (in bits) of the reference counter determines the frequency resolution ($\Delta f_{channel} = f_{ref}/R$) obtainable from the system. The width of the programmable counter, (1/N) (see Figure 7) and the swallow counter (1/A) determine the number of channels that can be covered. Fujitsu devices are available with up to 18-bit wide combined program and swallow counters, and 16-bit wide reference counters.

Selecting the N and A counters

It is easily observed from the dual-modulus equation $[f_{out} = (N \cdot M + A) \cdot \Delta f_{channel}]$ that A need not assume values higher than the prescaler modulus M, since setting A equal to M + X is equivalent to setting A equal to X and increasing N by 1. Hence, all possible channels can be covered in a dual modulus configuration if the programmable swallow counter number (A) is allowed to assume all values from 0 to M-1, where M is the modulus of the M/M+1 prescaler:

•
$$0 \le A \le M-1$$

Under all circumstances the condition $N \ge A$ must be satisfied:

•
$$N_{min} = A_{max} = M-1$$
.

To select the right PLL counters for your application, supply the information that is requested in the following guide.

PLL Counter Selection Guide

- 1. Identify maximum and minimum output frequency desired, fout, max and fout, min.
- 2. Select a M/M+1 prescaler, so that fout, max/M can be accommodated by the PLL (<20 MHz typically).
- 3. Identify desired channel spacing(s), $\Delta f_{channel}$.
- 4. Let A = 0, then $N_{min} = f_{out, min} / \Delta f_{channel}$ and $N_{max} = f_{out, max} / \Delta f_{channel}$.
- 5. Verify that $N_{min} \ge M-1$; if not, select a bigger prescaling modulus and go back to step 3.
- 6. Select an N program counter with enough bit-width to accommodate the value of N_{max} .
- Select an A swallow counter with enough bit-width to accommodate the value M-1; set all higher bits to 0.
- 8. Select the reference frequency divider (R) and a crystal reference frequency so that $f_{ref}/R = \Delta f_{channel}$.

A Practical Example: Selecting the PLL IC for an FM Receiver

We are going to select the appropriate PLL IC and prescaler for the local oscillator of the superheterodyne FM receiver shown earlier in Figure 1. In order to receive an FM station at f_{in} , the local oscillator must be set to $f_{loc} = f_{in} + 10.7$ MHz. For receiving all FM stations, f_{loc} has to be selectable between 98.6 MHz and 118.6 MHz in 0.2 MHz steps; that is 101 positions in total.

To select a PLL for our example FM Receiver, we used the PLL Selection Guide, supplied the required information (see Example), and selected the appropriate PLL.

Example

- 1. $f_{out, max} = 118.6 \text{ MHz} f_{out} = 98.6 \text{ MHz}$
- Choose the MB503 prescaler (M=16) fout, max/M = 7.4 MHz < 20 MHz
- 3. $\Delta f_{channel} = 0.2 \text{ MHz}$
- 4. $N_{min} = f_{out,min}/\Delta f_{channel} = 493$ $N_{max} = f_{out,max}/\Delta f_{channel} = 593$
- 5. N_{max} > 16, OK
- 6. N_{max} of 593 requires a 10-bit wide N-counter

- A 4-bit wide (swallow) counter
- Either an MB87001A or an MB87006A
- Choose MB87001A
- 8. Choose an fref of 3.2 MHz and set the R-counter to 16 to yield $\Delta f_{channel} = 0.2$ MHz

Programming of the counters

In order to preserve board space, all Fujitsu PLLs have serially programmable counters. The divisor values are fed through a serial pin to a shift register and latched-in with a control pulse. This allows 16-pin packaging to be used for all devices.

Set-up and switching times of the counters and modulus control logic

These delays are important and can become a limiting factor, especially when operating in pulse swallow mode. When the circuit has counted down so that the N program counter is full, the whole counter system is reset. The reset function must be completed within the next cycle of the M/M+1 prescaler or,

treset < M/fout,max

Where *t_{reset}* equals the sum of propagation delays through the *A* and *N* counters, (the required modulus set-up time of the prescaler and release time of the modulus control logic).

Positive or negative edge triggering of counters

As previously mentioned, when the modulus of a dual-modulus prescaler is changed from 64 to 65, one half-cycle of the output (output low) will be extended to 33 input cycles. The other half-cycle will remain unchanged at 32 input cycles.

Therefore, modulus set-up time of the prescaler will be expressed relative to an edge of the affected halfcycle (in this case the negative-going edge). If the program counters and the modulus control logic are triggered on an opposite edge, valuable set-up time margin will be lost. (See Figures 11 and 12).

When necessary, insertion of a fast inverter between the prescaler and the program counter may provide some timing relief.




Figure 11. PLL Program Counter Triggered by Opposite Edge




Figure 12. PLL Program Counter Triggered by Same Edge

Phase detector

There are some differences between analog and digital phase detectors.

An analog phase detector works on a so-called integrating multiplier principle (Gilbert Cell multiplier is one example) and reflects not only timing differences, but also (if the signals are not purely sinusoidal or square) differences in the shape of the input signals. Analog phase detectors can offer superior signal-to-noise (S/N) ratios and can react almost instantaneously to minute changes in input waveforms. However, they are relatively complex and lend themselves poorly to high speed CMOS integration.

The digital phase-frequency detector is a simple and extremely fast sequential circuit (4 flip-flops). The circuit detects only positive-going threshold crossings and indicates which of the two inputs is ahead of the other one. It is not dependent on the shape of the signals. The digital phase-frequency detector is in all Fujitsu PLLs.

Charge pump

The single-ended output from the phase detector is called the internal charge pump. The three-state charge pump output goes high when $f_{ref} > f_{vco}$, low when $f_{ref} < f_{vco}$ and high-impedance state when $f_{ref} = f_{vco}$. This output can be connected directly to an active or passive external filter. The MB87014 provides an inverted charge pump output as well.

The charge pump output is derived from two flip-flops out of the phase detector, ϕ r and ϕ v. In the case of MB87006A, MB87014 and the MB87086¹ when the loop is unlocked, the appropriate output terminal, ϕ r or ϕ v, pulls low to indicate which of the two inputs f_{ref} or f_{vco} is at a higher frequency.

The signals ϕ r and ϕ v would normally be considered an intermediate result; however, they are also made accessible on two output terminals allowing construction of an external charge pump.

A charge pump combines the two digital outputs (ϕ r and ϕ v) into one output. (See Figure 13.) The external configuration shown here also directly implements the lowpass filter. Note that due to different polarity assignments, this configuration is not appropriate for MB87001A, 87073, 87076, and the integrated PLLs. Also note that often a large resistor is inserted following the op-amp output to increase the output impedance.




Figure 13. Active Low Pass Filter

A fast external charge pump implementation appropriate for the MB87001A, 87073, 87076 PLLs, ICs, and an integrated PLL is shown in Figure 14. The ϕr and ϕv outputs on these devices are of the open-drain type. (The rest of the PLL family provides push-pull outputs for ϕr and ϕv .)

¹Note that the remaining Fujitsu PLL ICs (MB87001A, 87073, and 87076), as well as the single-chip PLL/Prescaler family (MB1500), have a different phase detector design and a different truth table for ϕ r and ϕ v:

		φ r	φv		
$f_{\rm r} > f_{\rm v}$:	Low	Low		
$f_r = f_v$:	Low	High-Impedance		
$f_{\rm r} < f_{\rm v}$:	High	High-Impedance		
The ϕ -outputs of these devices are open drain.					

An external charge pump allows use of faster transistors or op-amps (higher slew rates) and may offer improvement in lock-in performance.




Figure 14. External Charge Pump Example

Charge pump waveforms and ϕr and ϕv

As previously mentioned, in the case of MB87006A, 87014 and 87086 (see footnote¹ on the preceeding page), when the loop is unlocked, the appropriate output terminal, ϕr or ϕv , pulls low to indicate which of the two inputs f_{ref} or f_{reo} is at a higher frequency. This active terminal, ϕr or ϕv , will not stay at a steady low but will occasionally toggle to a high state. Basically, its output provides a pulse-width modulated representation of the frequency difference between the inputs.



When the loop is in lock, ϕ r and ϕ v will both be in the "high" state. However, synchronously with the phase comparison frequency, a short spurious negative pulse will occur at both outputs.

The same pulse anomalies will also appear on the output from the internal charge pump. One of the tasks of the loop lowpass filter is to remove all spurious signals (pulses) from the PD output. The loop filter bandwidth must, therefore, always be below the phase comparison frequency. Conversely the phase comparison frequency should be kept as high as possible.

4-bit Microcontrollers with PLLs

Fujitsu also offers a family of 4-bit microcontrollers, the MB88560 family with an on-chip PLL. The MB88560 family consists of two 4-bit CMOS microcomputers: the MB88561 with a liquid crystal display (LCD) controller/driver and the MB88562 with a vacuum fluorescent display (VFD) driver. Both devices contain 21 I/O lines, an 8-bit timer/counter, an A/D converter with 6-bit resolution, display drivers, and a PLL with prescalers suitable for all broadcast and shortwave frequencies. Each device has independent AM (up to 32 MHz) and FM (up to 120 MHz) inputs. Up to 4 K by 8-bit ROM space and 256 K by 4-bit static RAM space is available on-chip.

Both chips allow extremely compact designs of car radios, personal stereos, personal communication equipment, etc.

A two-part MB88560 design guide and a demo board are both available from Fujitsu.

What is a Prescaler?

A prescaler is an integrated circuit that divides the frequency of an incoming signal by an integer M (see Figure 15). The divisor, *M*, is called the Modulus.

Internally, a prescaler is a specialized ripple counter, which counts incoming pulses and performs one output cycle for every *M* received input cycle. If *M* is an even number the output is toggled following every M/2 input pulse. For *M* odd, one of the toggles is delayed an extra input cycle (e.g., 6 input pulses for output high and 5 input pulses for output low for M = 11).




Figure 15. Frequency Division

There are distinct differences between prescalers and general purpose divide-by-N counters. We will refer to the latter as program counters and substitute the letter N when referring to them for the remainder of this text.

Prescalers are comparatively simple devices. They contain a minimal amount of logic (less than approximately 100 gates) and offer a few, well chosen modulus numbers. This streamlined architecture allows implementation in the fastest bipolar and GaAs technologies without excessive power consumption or expense. For example, the MB510 dual modulus prescaler from Fujitsu offers a choice of four divide ratios

(128, 144, 256 and 272). Manufactured in 0.8 µm bipolar technology, this 8-pin device is ECL compatible, accepts input frequencies up to 2.7 GHz, and dissipates only 0.05 watts of power.

Program counters, on the other hand, contain a fair amount of programming and decoding logic in order to allow a wide selection of N (any value of N between 0 and $2q^{-1}$ is made selectable using a q-bit wide program input). The relatively high internal gate count generally limits program counters to TTL or CMOS technology with toggling speeds of less than 40 MHz.

The important point to be made is that there is no need to make program counters faster, or prescalers more programmable. The distinction between the two types of devices is intentional. Once the frequency is brought down sufficiently by a prescaler, sophisticated frequency manipulation is performed with CMOS program counters and a PLL. Prescalers are generally classified as either single or dual modulus.

Dual modulus prescalers


Dual modulus prescalers allow a very rapid transition from a divide-by-M mode to a divide-by-M+1 mode (e.g., from 64 to 65); hence, they are often also called M/M+1 prescalers (64/65). In conjunction with PLLs and the pulse swallow method (discussed on page 14), dual modulus prescalers allow finer frequency resolution than single modulus prescalers.

Single modulus prescalers

Single modulus prescalers are fixed, or semi-fixed dividers that only divide by a fixed number *M*. A semi-fixed single modulus prescaler allows a choice of more than one modulus (e.g., 32, 64 and 128), but is not necessarily optimized for fast switching between moduluses, and the modulus choices are not spaced one apart.

Less common varieties of prescalers include:

- M/M+Z (where $Z \neq 1$) dual modulus prescalers
- Four modulus prescalers
- Decimal single modulus prescalers






Figure 16. Selection Guide to the Fujitsu Bipolar Prescaler Family

Microwave Prescalers

Microwave prescalers manufactured in GaAs technology are available from specialized vendors, including Fujitsu. The microwave prescalers have frequencies above 3 GHz (microwave range) and toggle speeds of up to 10 GHz. The cost of GaAs parts, however, is considered high when compared to ECL bipolar parts.

Stand-alone Prescaler Application

Prescalers can be used as stand-alone components without a PLL.

A stand-alone application does not involve feedback of signals around the prescaler. The most common stand-alone application for a prescaler is in digital clock distribution networks, where a prescaler simply reduces an incoming clock rate and distributes it to slower analog or digital circuitry. (See Figure 17.)




Figure 17. A Stand-alone Application of a Prescaler: Clock Rate Reduction

Prescalers offer several advantages as stand-alone elements. For example, consider an application that requires a high quality 1-MHz reference signal. For this application, a straightforward, high quality 1-MHz crystal oscillator might seem the most obvious choice; however, the highest quality will be

achieved with a higher frequency reference signal (10 MHz) followed by a prescaler (1/10). This application is preferred because of the following reasons:

- Crystal resonators with higher oscillation frequency tend to have smaller dimensions, shorter oscillation stabilization times and narrower characteristic variations.
- A prescaler will clean up the incoming high frequency signal in two ways:
 - It will totally remove variations in the amplitude noise (amplitude envelope of the incoming signal), since its output amplitude is independent of the input.
 - It will reduce the phase noise (jitter of zero-crossings) of the incoming signal by approximately a
 factor of M since its output only switches synchronously with one out of every M/2 input pulses.

The above reasons apply up to a certain point, or as long as the prescaling factor is moderate. The frequency of the crystal should not be increased to the point where RF shielding or board layout has to be changed. Increasingly small dimensions or the price of the crystal can also become a problem.

Numerous digital LSI ICs take advantage of the beneficial properties of prescaling; e.g., they have onboard prescalers that allow a direct connection of high frequency crystal clocks to slower internal logic. For example, Fujitsu's line of 4-bit microprocessors offers a built-in, divide-by-2 prescaler as a recommended option. This option allows the user to drive the 2-MHz internal logic with a 4-MHz crystal rather than a 2-MHz crystal. With this option, the 4-MHz crystal clock will turn on and be fully operational (as well as recover from any external disturbances) in half the time required for a 2-MHz crystal.

Selecting the Right Prescaler

To select the appropriate prescaler, first determine the necessary modulus choices and input toggling speeds.

Toggling speed

One should be aware that a 1-GHz ($f_{in,max}$ typically) prescaler does not abruptly stop functioning when fed frequencies above 1 GHz. The 1-GHz prescaler will typically require higher input levels to trigger, and it may deliver a smaller output swing, but typically it will function up to a 20-50 percent higher frequency. See Figure 18.

These characteristics are important, since frequency switching in a PLL is normally accompanied by a fair amount of overshoot. A VCO intended to stabilize at 1 GHz may reach, for example, 1.4 GHz before settling down. It is important that the loop (including the prescaler) remains functional during that period. Charts like Figure 18 can be helpful in verifying such cases.

12




Figure 18. Input Signal Amplitude Versus Input Frequency for MB509 Dual Modulus Prescaler

Prescalers with higher frequency ratings will typically be associated with higher power dissipation and higher switching noise. For example, measurements of gallium arsenide dividers suggest noise performances 20 to 30 dB worse than for ECL dividers (reference 10).

Also note that the input coupling capacitance of a prescaler will limit the lowest useful frequency.

Termination resistor internal/external

All Fujitsu prescalers, except MB501LV, MB504LV, MB501SL, MB509, and MB510 have an open emitter output. Typically a 2.2k Ω resistor to ground for a load capacitance of 12 pF is recommended. By choosing a smaller or a larger external resistor, the prescaler's output can be tailored to drive higher or lower loads, respectively.

The prescalers with on-chip termination can drive output load capacitances of up to 8 pF undistorted. A shunt resistance can be added for driving larger loads.

In some situations it is desirable to "overdesign" the termination resistor. The limited current driving ability will tend to smooth the output signal, thus reducing its harmonic content and switching noise induced into supply lines.

Stability of Vout

One of the purposes of prescaling is to eliminate amplitude modulation from the output of the VCO. Therefore, it is absolutely mandatory that the output high and low are stable and guaranteed over a wide range of V_{in} , V_{cc} , and temperature.

Flexibility of the input voltage

A prescaler should be able to toggle properly with relatively widely varying input voltage levels (anywhere between 0.15 to 2 Vp-p for the Fujitsu MB 504), while maintaining a constant output level.

ECL level

For most Fujitsu prescalers the maximum allowable input voltage swing is 2 Vp-p. This means that a typical TTL voltage swing of 3 V will overload the prescaler, whereas ECL voltage levels can be accommodated without problems. The outputs of the prescaler are ECL compatible, too.

The statement "The outputs are 1.6 V peak on ECL level" found on the data sheet for MB501, 503, 504 etc. means that Fujitsu prescalers do not require negative supply voltages. In this sense they are not "true" ECL devices.

Flexibility of Vcc

A wide operational range of V_{cc} is essential (2.7 V to 4.5 V, 3.0 V typical for MB501LV), if a prescaler is to be used in a battery-powered system. Most Fujitsu prescalers, except the low voltage (LV-suffix) types which operate from a 3 V supply, operate from a single 5 V supply. The integrated PLLs, MB1501 and MB1504, however, operate from a 3 V supply (a higher supply voltage between V_{cc} and 8 V is required for the charge pump circuit).

Modulus set-up time

The time from application of appropriate voltage to the modulus select pin to appearance of the correctly prescaled waveform at the output is 10-50 ns. As previously discussed in the PLL section, fast modulus set-up times are necessary for correct implementation of the pulse swallow method.

Input impedance and reactance

Excessive reactance may affect performance of the VCO and require buffer circuitry between it and the prescaler. For very high frequencies (> 500 MHz), the input impedance should be given on a Smith chart. The nominal input impedance of Fujitsu's high frequency prescalers is 50Ω .

Smith chart

Signals on a printed circuit board travel at approximately 2/3 the speed of light. This means that at frequencies above 500 MHz, the signal wavelengths become less than 0.4 m and comparable in size to the board itself. At this point, circuit board traces start acting as transmission lines; i.e., the RMS voltage level will vary along the trace unless impedances of the termination and the trace are matched.

A Smith chart is a graphical impedance representation widely used in transmission theory. It is a tool allowing an easy assessment of impedance mismatch.

The chart consists of two sets of circles: the constant resistance circles (see Figure 19) and the constant reactance circles (see Figure 20). The values of these circles are normalized to the characteristic impedance of the system by dividing the actual value of resistance or reactance by the characteristic impedance, for example, in a 50 Ω system, a resistance of 100W is normalized to a value of 2.0.


A further series of circles may be plotted on the chart; these are the circles of constant voltage standing wave ratio (VSWR) and represent the degree of mismatch in the system. The VSWR is the ratio of the device impedance to the characteristic impedance. It is always expressed as a ratio greater than 1 (a 25 Ω device in a 50 Ω system gives rise to a 2:1 VSWR). See Figure 21.

Prescalers and PLLs

Packaging

All Fujitsu prescalers are available in 8-pin DIP or surface mountable 8-pin plastic flat packages. Space saving and better stray capacitance performance are obtained with surface mounting.

CMOS PLLs and BiCMOS integrated PLLs are available in 16-pin DIP and Flatpacks.



12




Figure 21. Input Impedance of Fujitsu's MB501L Dual Modulus Prescaler as a Function of Frequency Shown on a Smith Chart

12

Signal propagation delay through the prescaler

Although a signal delay through the prescaler will affect the lock-in times of the loop, the prescaler is, in this respect, of little importance relative to the loop lowpass filter. Extensive phase shifts between the input and the output of the prescaler may, however, affect the PLL stability.

High capacitive loading will typically be the main cause for delays. This situation can be remedied by decreasing the output termination resistor value, thereby improving drive performance.

Self-oscillation problems can be caused by poor grounding, lack of decoupling, or cross-talk due to board layout. Fujitsu prescalers are guaranteed to be non-oscillatory under most conditions.

Balanced inputs

The ability to drive balanced inputs can be beneficial at high frequencies. All Fujitsu prescalers offer complementary inputs. The prescaler outputs, however, are single ended as they are intended to drive singleended PLL inputs.

Output duty cycles

The output duty cycle should be 50 percent when the modulus is an even number (such as three input clock periods high and three input clock periods low for division with modulus 6). Division by an odd number should cause minimal deviation from 50 percent duty cycle (such as four input clocks high and three input clocks low for division with modulus 7). Rise and fall times are, of course, load dependent and deviations from idealized waveforms will occur. Also, clearly specify which of the output half-cycles (output low or output high) is the one that is extended in the M+1 mode of a dual modulus prescaler.

Power dissipation

Thanks to a proprietary, "third generation," 0.8 µm emitter self-align and polysilicon electrode and resistor (ESPER) manufacturing technology, Fujitsu can offer bipolar prescalers with the most beneficial frequency rating/power dissipation ratio available. See Table 3.

P/N	F _{IN} (MAX)	V _{IN} (MIN)	Divide Ratio	Icc (TYP)	Supply Voltage	Package
MB467	200 MHz	150 mVp-р	10/20	6 mA	5 V <u>+</u> 10%	8 Pin DIP/FPT
MB501	1.0 GHz	400 mVp-p	64/65 128/129	30 mA	5 V <u>+</u> 10%	8 Pin DIP/FPT
MB501L	1.1 GHz	400 mVp-p	64/65 128/129	10 mA	5 V <u>+</u> 10%	8 Pin DIP/FPT
MB501LV	1.1 GHz	150 mVp-р	64/65 128/129	12 mA	3 V -10 - +50%	8 Pin DIP/FPT
MB501SL	1.1 GHz	100 mVp-p	64/65 128/129	5 mA	5 V ± 10%	8 Pin DIP/FPT
MB503	200 MHz	150 mVp-p	32/33	8 mA	5 V <u>+</u> 10%	8 Pin DIP/FPT
MB504	520 MHz	150 mVp-p	32/33 64/65	10 mA	5 V <u>+</u> 10%	8 Pin DIP/FPT
MB504L	520 MHz	150 mVp-р	32/33 64/65	5 mA	5 V <u>+</u> 10%	8 Pin DIP/FPT
MB504LV	520 MHz	150 mVp-p	32/33 64/65	6 mA	3 V 10 +50%	8 Pin DIP/FPT
MB505-16	1.6 GHz	150 mVp-p	128/129	9 mA	5 V <u>+</u> 10%	8 Pin DIP/FPT
MB506	2.4 GHz	400 mVp-p	64/128 256	18 mA	5 V <u>+</u> 10%	8 Pin DIP/FPT
MB507	1.6 GHz	400 mVp-p	128/129 256/257	18 mA	5 V <u>+</u> 10%	8 Pin DIP/FPT
MB508	2.3 GHz	400 mVp-p	128/130 256/258 512/514	24 mA	5 V <u>+</u> 10%	8 Pin DIP/FPT
MB509	1.1 GHz	400 mVp-p	64/65 128/129	11 mA	5 V <u>+</u> 10%	8 Pin DIP/FPT
MB510	2.7 GHz	400 mVp-p	128/144 256/272	10 mA	5 V <u>+</u> 10%	8 Pin FPT
MB511	1.0 GHz	60 mVp-p	1/2/8	23 mA	5 V ± 10%	8 Pin DIP/FPT

Table 3. Fujitsu Prescalers

Conclusion

For further technical assistance and product information, including updates, please contact your nearest Fujitsu Microelectronics Sales Office. You will find a listing of the offices at the back of this paper.

References

Books

- Berlin, Howard M. Design of Phase-Locked Loop Circuits, with Experiments. Indianapolis: Howard W. Sams & Co. 1978.
- Blanchard, Alain. Phase-Locked Loops: Application to Coherent Receiver Design. New York: Wiley-Interscience, 1976.
- 3. Egan, William F. Frequency Synthesis by Phase Lock. New York: Wiley-Interscience, 1981.
- 4. Gardner, Floyd M. Phaselock Techniques. New York: John Wiley and Sons, 1979.
- 5. Kinley, Harold. The PLL Synthesizer Cookbook. Blue Ridge Summit: TAB Books, 1980.
- 6. Kroupa, V.F. Frequency Synthesis. New York: Wiley, 1973.
- 7 Lindsay, W. C. and M. K. Simon, eds. Phase-Locked Loops and Their Application. New York: IEEE Press, 1978.
- 8. Manassewitch, Vadim. Frequency Synthesizers. Theory and Design. New York: Wiley, 1976.
- 9. Plessey Semiconductors. Radio Telecoms IC Handbook. Irvine: Plessy Semiconductors, 1987.
- 10. Rohde, Ulrich L. Digital PLL Frequency Synthesizers Theory and Design. Englewood Cliffs: Prentice-Hall, 1983.

Articles

- 11. Hillstrom, Tim L. "Design method yields low-noise, wide-range crystal oscillators." *EDN* (March 1988).
- 12. Ormond, Tom. "Crystal Oscillators." EDN (October 17, 1985).

---- Glossary

CATV	Cable Television.
CB RADIO	Citizen Band Radio. The frequency bands allocated for short-distance personal or business radio communication. Present USA bands are 26.965 to 17.405 kHz, 72 to 76 MHz, and 462.550 to 467.425 MHz.
CMOS	Complimentary Metal Oxide Semiconductor. A technology that is used for the manufacturing of low power consumption devices.
CODEC	COder/DECoder.
DTMF	Dual Tone Multifrequency
DIP	Dual In-line Package.
ECL	Emitter Coupled Logic. A technology that is used for the manufacturing of devices that operate at high frequencies.
Frequency	The number of oscillations or cycles per unit of time.
FPT	Flat Package Technology, usually referred to as Surface Mount Technology (SMT).
FSK	Frequency shift keying. The form of frequency modulation in which the modulating wave shifts the output frequency between or among pre-determined values, and the output wave has no phase discontinuity.
GaAs	Gallium Arsinide.
GHz	Gigahertz. A unit of frequency equal to one billion cycles per second.
ISDN	Integrated System Digital Network. A digital network in which all forms of communications, such as voice, data, and video, are converted to digital code and manipulated by computers serving as intelligent switching devices.
MHz	Megahertz. A unit of frequency equal to one million cycles per second.
MSK	Minimum shift keying.
Modem	MOdulator/DEModulator. An equipment that connects data terminal equipment to a communication line.
Modulus	The divide-by ratio of a prescaler counter.
PLL	A device that locks onto a particular frequency. It is typically used in applications that require the tuning or selecting of communication channels.
Prescaler	A device that divides the frequency of an incoming signal by a factor of N. N is the divide- by ratio of the counter and is called the modulus.
PSK	Phase shift keying. The form of phase modulation in which the modulating function shifts the instantaneous phase of the modulated wave among pre-determined discrete values.
RF	Radio Frequency. A frequency in the electromagnetic spectrum that is useful for radio transmission. Presently this refers to the limits of 10 kHz to 100,000 MHz.
UHF	Ultra High Frequency. This range is 300 MHz to 3 GHz.
VHF	Very High Frequency. This range is 30 MHz to 300 MHz.

Prescalers

4

5

7

- 2 Phase-Locked Loops (PLLs)
- 3 Single-Chip PLLs/Prescalers
 - Single-Chip VCOs/Prescalers
 - Piezoelectric Devices
- 6 Cordless Telephone Integrated Circuits
 - Telephone Integrated Circuits
- 8 Coders/Decoders (CODECs)
- 9 Quality and Reliability
- 10 Ordering Information
- **11** Sales Information
- 12 Appendix: Design Information

FUJITSU LIMITED

Marunouchi Headquarters 6-1, Marunouchi 1-chome Chiyoda-ku, Tokyo 100, Japan Tel: (03) 216-3211 Telex: 781-22833 FAX: (03) 213-7174

For further information, please contact:

Japan

FUJITSU LIMITED Integrated Circuits and Semiconductor Marketing Furukawa Sogo Bldg. 6-1, Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan Tel: (03) 216-3211 Telex: 781-2224361 FAX: (03) 216-9771

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstrein 6-10 6072 Dreieich-Buchschlay Germany Tel: (06103) 690-0 Telex: 441-963 FAX: (06103) 691-122

Asia

FUJITSU MICROELECTRONICS ASIA PTE. LTD. No. 51 Bras Basah Road Plaza By the Park #06-04/07 Singapore 0718 Tel: (65) 336-1600 Telex: RS 55573 FESPL FAX: (65) 336-1609

North and South America

FUJITSU MICROELECTRONICS, INC. Integrated Circuits Division 3545 North First Street San Jose, CA 95134-1804 USA Tel: (408) 922-9000 Telex: 910-338-0190 FAX: (408) 432-9044

© 1991 FUJITSU LIMITED and Fujitsu Microelectronics, Inc.

Printed in USA IC-08236-4-92-DB