## Dynamic RAM Products

# sionpold WVY ग!ueuर́a 



FUiITSU

NMOS DRAMs

## CMOS DRAMs

## Application-Specific RAMs

 MOS RAM ModulesCMOS DRAM Modules

Quality and Reliability

Ordering Information

Sales Information

Appendix - Design Information

## FUjilsu

## Dynamic RAM Products

| 1990 |  |
| ---: | ---: |
|  | Data |
| BOOK |  |

[^0]
## All Rights Reserved.

Circuit diagrams using Fujitsu products are included to illustrate typical semiconductor applications. Information sufficient for construction purposes may not be shown.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu Microelectronics, Inc. assumes no responsibility for inaccuracies.

The information conveyed in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu Limited, its subsidiaries, or Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. reserves the right to change products or specifications without notice.
No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu Microelectronics, Inc.

This document is published by the Publications Department, Fujitsu Microelectronics, Inc., 3545 North First Street, San Jose, California, U.S.A. 95134-1804; U.S.A.

Printed in the U.S.A.
Edition 1.0

## Contents and Alphanumeric Product List

DRAM PRODUCTS

| Introduction - DRAM Products |  |  |
| :---: | :---: | :---: |
| Section 1 - NMOS DRAMs - At a Glance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1 |  |  |
| $\begin{aligned} & \text { MB81256-10/-12/-15 } \\ & \text { MB81257-10/-12/-15 } \end{aligned}$ | $262144 \times 1$ bit DRAM $262144 \times 1$ bit DRAM | $\begin{array}{r} 1-3 \\ 1-25 \end{array}$ |
| MB81464-10/-12/-15 | $65536 \times 4$ bits DRAM | 1-49 |
| Section 2 - CMOS DRAMs - At a Glance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1 |  |  |
| MB81C258-10/-12/-15 | CMOS $262144 \times 1$ bit Static Column Mode DRAM | 2-3 |
| MB81C466-10/-12/-15 | CMOS $65536 \times 4$ bits Static Column Mode DRAM | 2-25 |
| MB81C1000-70/-80/-10/-12 | CMOS $1048576 \times 1$ bit Fast Page Mode DRAM | 2-41 |
| MB81C1000A-60/-80/-10 | CMOS $1048576 \times 1$ bit Fast Page Mode DRAM | 2-61 |
| MB81C1001-70/-80/-10/-12 | CMOS $1048576 \times 1$ bit Nibble Mode DRAM | 2-63 |
| MB81C1001A-60/-80/-10 | CMOS $1048576 \times 1$ bit Nibble Mode DRAM | 2-83 |
| MB81C1002-70/-80/-10/-12 | CMOS $1048576 \times 1$ bit Static Column Mode DRAM | 2-85 |
| MB81C1002A-60/-80/-10 | CMOS $1048576 \times 1$ bit Static Column Mode DRAM | 2-109 |
| MB81C4256-70/-80/-10/-12 | CMOS $262144 \times 4$ bits Fast Page Mode DRAM | 2-111 |
| MB81C4256A-60/-80/-10 | CMOS $262144 \times 4$ bits Fast Page Mode DRAM | 2-135 |
| MB81C4257-85/-10/-12 | CMOS $262144 \times 4$ bits Nibble Mode DRAM | 2-137 |
| MB81C4258-70/-80/-10/-12 | CMOS $262144 \times 4$ bits Static Column Mode DRAM | 2-161 |
| MB81C4258A-60/-80/-10 | CMOS $262144 \times 4$ bits Static Column Mode DRAM | 2-183 |
| MB814100-80/-10/-12 | CMOS $4194304 \times 1$ bit Fast Page Mode DRAM | 2-187 |
| MB814400-80/-10/-12 | CMOS $1048576 \times 4$ bits Fast Page Mode DRAM | 2-207 |
| Section 3 - MOS Application-Specific RAMs - At a Glance |  |  |
| MB81461-12/-15 | NMOS $65536 \times 4$ bits Dual-Port DRAM |  |
| MB81461B-12/-15 | NMOS $65536 \times 4$ bits Dual-Port DRAM | 3-35 |
| MB81C4251-10/-12/-15 | CMOS $262144 \times 4$ bits Dual-Port DRAM | 3-67 |
| MB81C4253-10/-12/-15 | CMOS $262144 \times 4$ bits Dual-Port DRAM | 3-69 |
| MB81C1501 | CMOS $2293760 \times 4$ bits Three-Port DRAM | 3-71 |
| Section 4 - MOS RAM Modules - At a Glance |  |  |
| MB85227-10/-12/-15 | MOS $262144 \times 9$ bits DRAM Module | 4-3 |
| Section 5 - CMOS DRAM Modules - At a Glance . ................................ . . . 5-1 $^{\text {a }}$ |  |  |
| MB85230-10/-12 | CMOS $1048576 \times 8$ bits DRAM Module | 5-3 |
| MB85231-10/-12 | CMOS $1048576 \times 8$ bits DRAM Module | 5-21 |
| MB85235-10/-12 | CMOS $1048576 \times 9$ bits DRAM Module | 5-39 |
| MB85237-10/-12 | CMOS $1048576 \times 9$ bits DRAM Module | 5-55 |
| MB85240-10/-12 | CMOS $262144 \times 9$ bits DRAM Module | 5-73 |
| MB85254-80/-10/-12 | CMOS $524288 \times 40$ bits DRAM Module | 5-89 |
| MB85260-10/-12 | CMOS $1048576 \times 8$ bits DRAM Module | 5-93 |
| MB85265-10/-12 | CMOS $1048576 \times 9$ bits DRAM Module | 5-107 |

## Contents and Alphanumeric Product List (Continued)

## DRAM PRODUCTS

Section 6 - Quality and Reliability - At a Glance ..... 6-1
Quality Control at Fujitsu ..... 6-3
Quality Control Processes at Fujitsu ..... 6-4
Section 7 - Ordering Information - At a Glance ..... 7-1
IC Product Marking ..... 7-3
IC Ordering Code (Part Number) ..... 7-3
IC Package Codes ..... 7-4
IC Module Ordering Code (Part Number) ..... 7-4
IC Module Package Codes ..... 7-4
Section 8 - Sales Information - At a Glance ..... 8-1
Introduction to Fujitsu ..... 8-3
Integrated Circuits Corporate Headquarters - Worldwide ..... 8-7
FMI Sales Offices for North and South America ..... 8-8
FMI Representatives - USA ..... 8-9
FMI Representatives - Canada ..... 8-11
FMI Representatives - Mexico ..... 8-11
FMI Representatives - Puerto Rico ..... 8-11
FMI Distributors - USA ..... 8-12
FMI Distributors - Canada ..... 8-16
FMG Sales Offices for Europe ..... 8-17
FMG Distributors - Europe ..... 8-18
FMA Sales Offices for Asia and Australia ..... 8-20
FMA Representatives - Asia ..... 8-20
FMA Distributors - Asia and Austraila ..... 8-21
Section 9 - Appendix - Design Information ..... 9-1
Appendix. Application Note: Various Features of Fujitsu DRAMs ..... 9-3

## Contents and Alphanumeric Product List (Continued)

## DRAM PRODUCTS

## Alphanumeric List of Fujitsu Part Numbers

| -15 |  |
| :---: | :---: |
| MB81257-10/-12/-15 | 1-25 |
| MB81461-12/-15 | 3-33 |
| MB81461B-12/-15 | 3-35 |
| MB81464-10/-12/-15 | 1-49 |
| MB81C258-10/-12/-15 | 2-3 |
| MB81C466-10/-12/-15 | 2-25 |
| MB81C1000-70/-80/-10/-12 | 2-41 |
| MB81C1000A-60/-80/-10 | 2-61 |
| MB81C1001-70/-80/-10/-12 | 2-63 |
| MB81C1001A-60/-80/-10 | 2-83 |
| MB81C1002-70/-80/-10/-12 | 2-85 |
| MB81C1002A-60/-80/-10 | 2-109 |
| MB81C1501 | 3-71 |
| MB81C4251-10/-12/-15 | 3-69 |
| MB81C4253-10/-12/-15 |  |


|  |  |
| :---: | :---: |
| B81C4256A-60/-80/-10 | 2-135 |
| MB81C4257-85/-10/-12 | 2-137 |
| MB81C4258-70/-80/-10/-12 | 2-161 |
| MB81C4258A-60/-80/-10 | 2-183 |
| MB814100-80/-10/-12 | 2-187 |
| MB814400-80/-10/-12 | 2-207 |
| MB85227-10/-12/-15 | 4-3 |
| MB85230-10/-12 | 5-3 |
| MB85231-10/-12 | 5-21 |
| MB85235-10/-12 | 5-39 |
| MB85237-10/-12 | 5-55 |
| MB85240-10/-12 | 5-73 |
| MB85254-80/-10/-12 | 5-93 |
| MB85260-10/-12 | 5-89 |
| MB85265-10/-12 | 5-107 |



## Fujitsu's Dynamic RAM Products

## Introduction

Fujitsu manufactures a wide range of integrated circuits that includes linear products, microprocessors
telecommunications circuits, ASICs, high-speed ECL logic, power components (consisting of both discrete transistors and transistor arrays), and both static and dynamic RAMs.

The Dynamic RAM product line offers devices for use in a wide range of applications. These memories are manufactured to meet the high standard of quality and reliability that is found in all Fujitsu products.

This data book includes product information on the following DRAM products:

## NMOS and CMOS DRAMs

Fujitsu manufactures a complete family of leading technology dynamic random access memories for the data processing, telecom, and industrial markets. This family consists of the highest density devices currently available with a broad selection of organizations, access modes, and packages.

## Application-Specific DRAMs

Fujitsu offers a family of dual-port dynamic random access memories tailored for video imaging and graphics applications. These devices adhere to JEDEC standards where applicable and are available in the popular packages.

## MOS and CMOS DRAM Modules

Fujitsu manufactures a complete family of reliable MOS and CMOS dynamic RAM memory modules for those applications requiring high density and large memory storage capability. Fujitsu's family of memory modules are pin-compatible with JEDEC standards.

## Section 1

NMOS DRAMs - At a Glance

| Page | Device | Maximum <br> Access <br> Time ( ns ) | Capacity | Package Options |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1-3 | $\begin{array}{r} \text { MB81256-10 } \\ -12 \end{array}$ | 100 | 262144 bits <br> (262144w x 1b) | 16-pin | Plastic | DIP, ZIP |
|  |  | 120 |  | 16-pin | Ceramic | DIP |
|  |  |  |  | 18-pin | Plastic | LCC |
|  | -15 | 150 |  | 18-pad | Ceramic | LCC |
| 1-25 | $\begin{array}{r} \text { MB81257-10 } \\ -12 \\ -15 \end{array}$ | 100 | 262144 bits (262144w $\times 1$ b) | 16-pin | Plastic | DIP, ZIP |
|  |  | 120 |  | 16-pin | Ceramic | DIP |
|  |  | 150 |  | 18-pin | Plastic | LCC |
|  |  |  |  | 18-pad | Ceramic | LCC |
| 1-49 | MB81464-10 | 100 | 262144 bits ( $65536 \mathrm{w} \times 4 \mathrm{~b}$ ) | 18-pin | Plastic | DIP, LCC |
|  |  | 120 |  | 18-pin | Ceramic | DIP |
|  | -15 | 150 |  | 20-pin | Plastic | ZIP |

## 262,144-BIT DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81256 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for highspeed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.
Multiplexed row and column address inputs permits the MB 81256 to be housed in a standard 16 pin DIP/ZIP and 18 pad LCC. Pin-out conform to the JEDEC approved pin out. Additionally, the MB 81256 offers new functional enhancements that make it more versatile than previous dynamic RAMs. "解-before- $\overline{\mathrm{RAS}}$ " refresh provides an on-chip refresh capability. The MB 81256 also features "page mode" which allows high speed random access to up to 512 bits within a same row.

The MB 81256 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply torelance is very wide. All inputs are TTL compatible.

- $262,144 \times 1$ RAM, 16 pin DIP and ZIP/18 pad LCC
- Silicon-gate, Triple Poly NMOS, single transistor cell
- Row access time,

100 ns max. (MB 81256-10)
120 ns max. (MB 81256-12)
150 ns max. (MB 81256-15)

- Cycle time,

200. ns min. (MB 81256-10)

220 ns min. (MB 81256-12)
260 ns min. (MB 81256-15)

- Page cycle time,

100 ns max. (MB 81256-10)
120 ns max. (MB 81256-12)
145 ns max. (MB 81256-15)

- Single +5 V Supply, $\pm 10 \%$ tolerance
- Low power,

385 mW max. (MB 81256-10)
358 mW max. (MB 81256-12)
314 mW max. (MB 81256-15)
25 mW max. (standby)

- 256 refresh cycles every 4 ms
- $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}, \overline{\mathrm{RAS}}$-only, Hidden refresh capability
- High speed Read-while-Write cycle
- $t_{A R}, t_{W C R}, t_{D H R}, t_{R W D}$, are eliminated
- Output unlatched at cycle end allows two-dimensional chip select
- Common I/O capability using Early Write operation
- On-chip latches for Addresses and Data-in
- Standard 16-pin Ceramic (Seam Weld) DIP (Suffix: -C) Standard 16-pin Ceramic (Cerdip) DIP (Suffix: -Z) Standard 16-pin Plastic DIP (Suffix: -P)
Standard 18-pad Ceramic LCC (Suffix: -TV) Standard 18 -pin plastic
LCC (Suffix: -PV)
Standard 16 -pin Plastic
ZIP (Suffix. .PSZ)


## ABSOLUTE MAXIMUM RATINGS (See NOTE)

| Rating |  | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Voltage on any pin relative to $\mathrm{V}_{\text {SS }}$ |  | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage on $\mathrm{V}_{\text {CC }}$ supply relative to $\mathrm{V}_{\text {SS }}$ |  | $\mathrm{V}_{\text {cc }}$ | -1 to +7 | V |
| Storage temperature | Ceramic | TSTG | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 to +125 |  |
| Power dissipation |  | $P_{D}$ | 1.0 | W |
| Short circuit output current |  | - | 50 | mA |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## PIN ASSIGNMENT



Pin assignment for ZIP: See Page 21

[^1]FUJITSU

MB 81256-10
MB 81256-12
MB 81256-15

Fig. 1 - MB 81256 BLOCK DIAGRAM


CAPACITANCE $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input Capacitance $\mathrm{A}_{0}$ to $\mathrm{A}_{8}, \mathrm{D}_{\text {IN }}$ | $\mathrm{C}_{\text {IN } 1}$ |  | 7 | pF |
| Input Capacitance $\overline{\text { RAS }, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}}$ | $\mathrm{C}_{\text {IN } 2}$ |  | 10 | pF |
| Output Capacitance $\mathrm{D}_{\text {OUT }}$ | $\mathrm{C}_{\text {OUT }}$ |  | 7 | pF |

## RECOMMENDED OPERATING CONDITIONS

(Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Parameter | Symbol | Min | Typ | Max | Unit | Operating <br> Temperature |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5.0 | 5.5 | V |  |
| $\mathrm{~V}_{\mathrm{SS}}$ | 0 | 0 | 0 | V |  |  |

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter |  | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| OPERATING CURRENT* <br> Average Power Supply Current $\left(\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}\right.$ cycling; $\mathrm{t}_{\mathrm{RC}}=$ Min.) | MB 81256-10 |  | $\mathrm{I}_{\mathrm{CC1}}$ |  |  | 70 | mA |
|  | MB 81256-12 |  |  |  | 65 |  |  |
|  | MB 81256-15 |  |  |  | 57 |  |  |
| STANDBY CURRENT <br> Standby Power Supply Current $\left(\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}=\mathrm{V}_{1 H}\right)$ |  | $\mathrm{I}_{\mathrm{CC} 2}$ |  |  | 4.5 | mA |  |
| REFRESH CURRENT $1^{*}$ Average Power Supply Current $\left(\overline{\text { RAS }}\right.$ cycling, $\overline{\mathrm{CAS}}=\mathrm{V}_{I H} ; \mathrm{t}_{\mathrm{RC}}=$ Min. $)$ | MB 81256-10 | $\mathrm{I}_{\mathrm{CC3}}$ |  |  | 60 |  |  |
|  | MB 81256-12 |  |  |  | 55 | mA |  |
|  | MB 81256-15 |  |  |  | 50 |  |  |
| PAGE MODE CURRENT* <br> Average Power Supply Current <br> ( $\overline{\mathrm{RAS}}=\mathrm{V}_{1 L}, \overline{\mathrm{CAS}}$ cycling; $\mathrm{t}_{\mathrm{PC}}=$ Min. $)$ | MB 81256-10 | $\mathrm{I}_{\mathrm{CC} 4}$ |  |  | 35 | mA |  |
|  | MB 81256-12 |  |  |  | 30 |  |  |
|  | MB 81256-15 |  |  |  | 25 |  |  |
| REFRESH CURRENT 2* Average Power Supply Current ( $\overline{\mathrm{C}} \overline{\mathrm{S}}$-before. $\overline{\mathrm{R}} \overline{\mathrm{AS}} ; \mathrm{t}_{\mathrm{RC}}=$ Min.) | MB 81256-10 | $\mathrm{I}_{\mathrm{CC5}}$ |  |  | 65 |  |  |
|  | MB 81256-12 |  |  |  | 60 | mA |  |
|  | MB 81256-15 |  |  |  | 55 |  |  |
| INPUT LEAKAGE CURRENT any input $\left(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, all other pins not under test $=0 \mathrm{~V}$ ) |  | $I_{\text {I(L) }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| OUTPUT LEAKAGE CURRENT (D $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to 5.5 V ) |  | IO(L) | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| OUTPUT LEVEL Output Low Voltag |  | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.4 | V |  |
| OUTPUT LEVEL Output high Voltag | mA) | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V |  |

NOTE *: Icc is depended on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.) NOTES 1, 2,3

| Parameter $\quad$ NOTES | Symbol | MB 81256-10 |  | MB 81256-12 |  | MB 81256-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Time between Refresh | $\mathrm{t}_{\text {REF }}$ |  | 4 |  | 4 |  | 4 | ms |
| Random Read/Write Cycle Time | $\mathrm{t}_{\mathrm{RC}}$ | 200 |  | 220 |  | 260 |  | ns |
| Read-Write Cycle Time | $\mathrm{t}_{\text {RWC }}$ | 200 |  | 220 |  | 260 |  | ns |
| Access Time from $\overline{\mathrm{RAS}}$ - 46 | $\mathrm{t}_{\text {RAC }}$ |  | 100 |  | 120 |  | 150 | ns |
| Access Time from $\overline{\mathrm{CAS}}$ 5 6 | ${ }^{\text {t }}$ CAC |  | 50 |  | 60 |  | 75 | ns |
| Output Buffer Turn off Delay | $\mathrm{t}_{\text {OFF }}$ | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| Transition Time | ${ }_{\text {t }}$ | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| $\overline{\text { RAS Precharge Time }}$ | $t_{\text {RP }}$ | 85 |  | 90 |  | 100 |  | ns |
| $\overline{\text { RAS Pulse Width }}$ | $\mathrm{t}_{\text {RAS }}$ | 105 | 100000 | 120 | 100000 | 150 | 100000 | ns |
| $\overline{\text { RAS Hold Time }}$ | $\mathrm{t}_{\text {RSH }}$ | 55 |  | 60 |  | 75 |  | ns |
| $\overline{\text { CAS Pulse Width }}$ | ${ }^{\text {t }}$ CAS | 55 | 100000 | 60 | 100000 | 75 | 100000 | ns |
| $\overline{\text { CAS }}$ Hold Time | ${ }^{\text {t }}$ CSH | 105 |  | 120 |  | 150 |  | ns |
| $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delay Time 78 | $\mathrm{t}_{\mathrm{RCD}}$ | 20 | 50 | 22 | 60 | 25 | 75 | ns |
| $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Set Up Time | $\mathrm{t}_{\text {CRS }}$ | 10 |  | 10 |  | 10 |  | ns |
| Row Address Set Up Time | $\mathrm{t}_{\text {ASR }}$ | 0 |  | 0 |  | 0 |  | ns |
| Row Address Hold Time | $t_{\text {RAH }}$ | 10 |  | 12 |  | 15 |  | ns |
| Column Address Set Up Time | ${ }^{\text {ASC }}$ | 0 |  | 0 |  | 0 |  | ns |
| Column Address Hold Time | ${ }^{\text {t }}$ CAH | 15 |  | 20 |  | 25 |  | ns |
| Read Command Set Up Time | $\mathrm{t}_{\text {RCS }}$ | 0 |  | 0 |  | 0 |  | ns |
| Read Command Hold Time Referenced to $\overline{\text { CAS }}$ | $\mathrm{t}_{\mathrm{RCH}}$ | 0 |  | 0 |  | 0 |  | ns |
| Read Command Hold Time Referenced to $\overline{\text { RAS }}$ | $\mathrm{t}_{\text {RRH }}$ | 20 |  | 20 |  | 20 |  | ns |
| Write Command Set Up Time 10 | $\mathrm{t}_{\text {wcs }}$ | 0 |  | 0 |  | 0 |  | ns |
| Write Command Pulse Width | $t_{\text {wP }}$ | 15 |  | 20 |  | 25 |  | ns |
| Write Command Hold Time | $\mathrm{t}_{\mathrm{WCH}}$ | 15 |  | 20 |  | 25 |  | ns |
| Write Command to $\overline{\text { RAS }}$ Lead Time | $\mathrm{t}_{\text {RWL }}$ | 35 |  | 40 |  | 45 |  | ns |
| Write Command to $\overline{\text { CAS }}$ Lead Time | ${ }^{\text {t }}$ CWL | 35 |  | 40 |  | 45 |  | ns |
| Data In Set Up Time | $\mathrm{t}_{\mathrm{DS}}$ | 0 |  | 0 |  | 0 |  | ns |
| Data In Hold Time | ${ }^{\text {t }}$ DH | 15 |  | 20 |  | 25 |  | ns |
| $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{WE}}$ Delay 10 | ${ }^{\text {t }}$ cwo | 15 |  | 20 |  | 25 |  | ns |
| Refresh Set Up Time for $\overline{\mathrm{CAS}}$ Referenced to $\overline{\mathrm{RAS}}$ ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) | $\mathrm{t}_{\text {FCS }}$ | 20 |  | 20 |  | 20 |  | ns |
| Refresh Hold Time for $\overline{\text { CAS }}$ Referenced to $\overline{\mathrm{RAS}}$ (CAS-before-RAS cycle) | $\mathrm{t}_{\mathrm{FCH}}$ | 20 |  | 25 |  | 30 |  | ns |

## AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter NOTES | Symbol | MB 81256-10 |  | MB 81256-12 |  | MB 81256-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\overline{\mathrm{CAS}}$ Precharge Time ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) | ${ }^{\text {t }}$ CPR | 20 |  | 25 |  | 30 |  | ns |
| $\overline{\text { RAS }}$ Precharge to $\overline{\mathrm{CAS}}$ Active Time (Refresh cycles) | ${ }^{\text {trac }}$ | 20 |  | 20 |  | 20 |  | ns |
| Page Mode Read/Write Cycle Time | ${ }^{\text {P }}{ }^{\text {c }}$ | 100 |  | 120 |  | 145 |  | ns |
| Page Mode Read-Write Cycle Time | tprwc | 100 |  | 120 |  | 145 |  | ns |
| Page Mode $\overline{\text { CAS }}$ Precharge Time | ${ }^{t}{ }_{C P}$ | 40 |  | 50 |  | 60 |  | ns |
| Refresh Counter Test Cycle Time 11 | $\mathrm{t}_{\mathrm{RTC}}$ | 330 |  | 375 |  | 430 |  | ns |
| Refresh Counter Test $\overline{\text { RAS }}$ Pulse Width 11 | ${ }^{\text {t TRAS }}$ | 230 | 10000 | 265 | 10000 | 320 | 10000 | ns |
| Refresh Counter Test $\overline{\text { CAS }}$ Precharge Time 11 | ${ }^{\text {t }}$ PPT | 50 |  | 60 |  | 70 |  | ns |

## Notes:

1 An initial pause of $200 \mu \mathrm{~s}$ is required after power-up. And then several cycle (to which any 8 cycle to perform refresh are adequate) are required before proper device operation is achieved.
If internal refresh counter is to be effective, a minimum of $8 \overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh cycles are required.
2 AC characteristics assume $\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}$.
$3 V_{1 H}(\min )$ and $V_{I L}$ (max) are refrence levels for measuring timing of input signals. Also, transition times are measured between $V_{I H}(\min )$ and $V_{I L}$ (max.).
4 Assumes that $t_{R C D} \leqq t_{R C D}$ (max.) If $t_{R C D}$ is greater than the maximum recommended value shown in this table, $t_{\text {RAC }}$ will increase by the amount that $t_{R C D}$ exceeds the value shown.
5 Assumes that $t_{R C D} \geqq t_{R C D}$ (max.).
6 Measured with a load equivalent to 2 TTL loads and 100 pF .

7 Operation within the $t_{R C D}$ (max) limit insures that $t_{\text {RAC }}$ (max) can be met. $t_{R C D}$ (max) is specified as a reference point only; if $t_{R C D}$ is greater than the specified $t_{R C D}$ (max) limit, then access time is controlled exclusively by $t_{C A C}$.
$8 \mathrm{t}_{\mathrm{RCD}}(\mathrm{min})=\mathrm{t}_{\mathrm{RAH}}(\min )+2 \mathrm{t}_{\mathrm{T}}\left(\mathrm{t}_{\mathrm{T}}=5 n \mathrm{~s}\right)+\mathrm{t}_{\mathrm{ASC}}$ (min).
9 Either $t_{R R H}$ or $t_{R C H}$ must be satisfied for a read cycle.
$10 t_{\text {WCS }}$ and $t_{\text {CWD }}$ are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{w C S} \geqq t_{\text {wCS }}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle.
If $\mathrm{t}_{\mathrm{CWD}} \geqq \mathrm{t}_{\mathrm{CWD}}$ ( min ) the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.

11 Test mode cycle only.




Page Mode Read Cycle







# MB 81256-10 <br>  <br> MB 81256-12 <br> FUJITSU <br> MB 81256-15 <br> Ininilinilinily 

## DESCRIPTION

## Simple Timing Requirement

The MB 81256 has improved circuitry that eases timing requirements for high speed access operations. The MB 81256 can operate under the condition of $t_{\text {RCD }}(\max )=t_{C A C}$ thus providing optimal timing for address multiplexing. In addition, the MB 81256 has the minimal hold time of Address ( $\mathrm{t}_{\mathrm{CAH}}$ ), $\overline{W E}\left(t_{W C H}\right)$ and $D_{I N}\left(t_{D H}\right)$. The MB 81256 provides higher throughput in inter-leaved memory system applications. Fujitsu has made timing requirements that are referenced to $\overline{\mathrm{RAS}}$ nonrestrictive and deleted them from the data sheet, these include $t_{A R}$, $t_{\text {WCR }}, t_{D H R}$ and $t_{\text {RWD }}$. As a result, the hold times of the Column Address, $\mathrm{D}_{\text {IN }}$ and $\overline{W E}$ as well as $t_{\text {CWD }}(\overline{C A S}$ to $\overline{W E}$ Delay) are not ristricted by $t_{R C D}$.

## Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the MB 81256. Nine row-address bits are established on the input pins ( $A_{0}$ to $A_{8}$ ) and are latched with the Row Address Strobe ( $\overline{\mathrm{RAS}}$ ). Nine columnaddress bits are established on the input pins and are latched with the Column Address Strobe ( $\overline{\mathrm{CAS}}$ ). All row addresses must be stable on or before the falling edge of $\overline{\mathrm{RAS}} . \overline{\mathrm{CAS}}$ is internally inhibited ( or "gated") by $\overline{R A S}$ to permit triggering of $\overline{\mathrm{CAS}}$ as soon as the Row Address Hold Time ( $\mathrm{t}_{\mathrm{RAH}}$ ) specification has been satisfied and the address inputs have been changed from row-addresses to column-address.

## Write Enable:

The read mode or write mode is selected with the $\overline{W E}$ input. A high on $\overline{W E}$ selects read mode; low selects write mode. The data input is disable when read mode is selected.

## Data input:

Data is written into the MB 81256 during a write or read-write cycle. The later falling edge of $\overline{W E}$ or $\overline{C A S}$ is a strobe for the Data $\ln \left(D_{\text {IN }}\right)$ register. In a write cycle, if $\overline{W E}$ is brought low before
$\overline{\mathrm{CAS}}, \mathrm{D}_{I N}$ is strobed by $\overline{\mathrm{CAS}}$, and the set-up and hold times are referenced to $\overline{\mathrm{CAS}}$. In a read-write cycle, $\overline{W E}$ can be delayed after $\overline{\mathrm{CAS}}$ has been low and $\overline{\mathrm{CAS}}$ to $\overline{W E}$ Delay Time ( $\mathrm{t}_{\mathrm{CWD}}$ ) has been satisfied. Thus $D_{I N}$ is strobed by $\overline{W E}$, and set-up and hold times are referenced to $\overline{W E}$.

## Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data-in. The output is in a high impedance state until $\overline{C A S}$ is brought low. In a read cycle, or readwrite cycle, the output is valid after $t_{\text {RAC }}$ from transition of $\overline{R A S}$ when $t_{\text {RCD }}$ (max) is satisfied, or after $t_{C A C}$ from transition of $\overline{\mathrm{CAS}}$ when the transition occurs after $t_{\text {RCD }}$ (max). Data remain valid until $\overline{\mathrm{CAS}}$ is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

## Fast Read-While-Write cycle

The MB 81256 has a fast read while write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings described in the previous section. The output buffer is controlled by the state of $\overline{W E}$ when CAS goes low. When $\overline{W E}$ is low during $\overline{\mathrm{CAS}}$ transition to low, the MB 81256 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. Whereas, when $\overline{W E}$ goes low after $t_{\text {CWD }}$ following $\overline{\mathrm{CAS}}$ transition to low, the MB 81256 goes into the delayed write mode. The output then contains the data from the cell selected and the data from $D_{I N}$ is written into the cell selected. Therefore, a very fast read write cycle $\left(t_{R W C}=t_{R C}\right)$ is possible with the MB 81256.

## Page Mode:

Page-mode operation permits strobing the row-address into the MB81256 while maintaining $\overline{\operatorname{RAS}}$ at a low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the
falling edge of $\overline{\text { RAS }}$ is saved. Access and cycle times are decreased because the time normally required to strobe a new row address is eliminated.

## Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses $\left(A_{0}\right.$ to $\left.A_{7}\right)$ at least every 4 ms . The MB 81256 offers the following 3 types of refresh.

## RAS-only Refresh;

$\overline{\text { RAS }}$-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless $\overline{\mathrm{CAS}}$ is brought low.
Strobing each of 256 row-addresses ( $A_{0}$ to $A_{7}$ ) with $\overline{\operatorname{RAS}}$ will cause all bits in each row to be refreshed. Further $\overline{\mathrm{RAS}}$-only refresh results in a substantial reduction in power dissipation. During $\overline{\mathrm{RAS}}$-only refresh cycle, either $\mathrm{V}_{\mathrm{IH}}$ or $V_{I L}$ is permitted to $A_{8}$.

## $\overline{\text { CAS }}$-before- $\overline{\mathrm{RAS}}$ Refresh;

$\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refreshing available on the MB 81256 offers an alternate refresh method. If $\overline{\mathrm{CAS}}$ is held "low" for the specified period ( $\mathrm{t}_{\mathrm{FCS}}$ ) before $\overline{\mathrm{RAS}}$ goes to "low", on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh operation.

## Hidden Refresh;

A hidden refresh cycle may takes place while maintaining the latest valid data at the output by extending $\overline{\mathrm{CAS}}$ active time.
For the MB 81256 a hidden refresh is a $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh cycle. The internal refresh address counters provide the refresh addresses, as in a normal $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh cycle.

## $\overline{\text { CAS-before- }} \overline{\mathrm{RAS}}$ Refresh Counter Test Cycle: <br> A special timing sequence using $\overline{\mathrm{CAS}}$.

before- $\overline{\mathrm{RAS}}$ counter test cycle provides a convenient method of verifying the functionality of the $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh activated circuitry.
After the $\overline{\mathrm{CAS}}$-befor- $\overline{\mathrm{RAS}}$ refresh operation, if $\overline{\mathrm{CAS}}$ goes to high and then goes to low again while $\overline{\mathrm{RAS}}$ is held low, the read and write operations are enabled.
This is shown in the $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ counter test cycle timing diagram. A memory cell address (consisting of a row address ( 9 bits) and column address ( 9 bits) to be accessed can be defined as follows:
${ }^{*}$ A ROW ADDRESS - Bits $A_{0}$ to $A_{7}$
are defined by the refresh counter. The bit $A_{8}$ is set high internally. * A COLUMN ADDRESS - All the bits $A_{0}$ to $A_{8}$ are defined by latching levels on $A_{0}$ to $A_{8}$ at the second falling edge of $\overline{\text { CAS. }}$

Suggested $\overline{\text { CAS-before-RAS }}$ Counter Test Procedure
The timing as shown in the $\overline{\mathrm{CAS}}$-before$\overline{\text { RAS }}$ Counter Test cycles is used for the following operations:
(1) Initialize the internal refresh address counter by using eight $\overline{\mathrm{CAS}}$ -before- $\overline{\text { RAS }}$ refresh cycles.
(2) Throughout the test, use the same
column address, and keep RA8 high.
(3) Write "low" to all 256 row address on the same column address by using normal early write cycles.
(4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test readwrite cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter.
(5) Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
(6) Complement the test pattern and repeat step 3), 4) and 5).

Fig. 2 - CURRENT WAVEFORM $\left(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$


## TYPICAL CHARACTERISTICS CURVES

Fig. 3 - NORMALIZED ACCESS TIME vs SUPPLY VOLTAGE


Fig. 5 - OPERATING CURRENT vs CYCLE RATE


Fig. 7 - OPERATING CURRENT vs AMBIENT TEMPERATURE


Fig. 4 - NORMALIZED ACCESS TIME vs AMBIENT TEMPERAUTRE


Fig. 6 - OPERATING CURRENT


Fig. 8 - STANDBY CURRENT vs SUPPLY VOLTAGE


Fig. 9 - STANDBY CURRENT vs AMBIENT TEMPERATURE


Fig. 11 - REFRESH CURRENT 1 vs SUPPLY VOLTAGE


Fig. 13 - PAGE MODE CURRENT


Fig. 10 - REFRESH CURRENT 1 vs CYCLE RATE


Fig. 12 - PAGE MODE CURRENT vs CYCLE RATE


Fig. 14 - REFRESH CURRENT 2


Fig. 15 - REFRESH CURRENT 2 vs SUPPLY VOLTAGE


Fig. 17 - ADDRESS AND DATA INPUT VOLTAGE vs AMBIENT TEMPERATURE


Fig. $19-\overline{\text { RAS }}, \overline{\mathrm{CAS}}$ AND $\overline{W E}$ INPUT VOLTAGE vs AMBIENT TEMPERATURE


Fig. 16 - ADDRESS AND DATA INPUT VOLTAGE vs SUPPLY VOLTAGE


Fig. 18 - $\overline{\text { RAS }}, \overline{\text { CAS }}$ AND $\overline{W E}$ INPUT VOLTAGE vs SUPPLY VOLTAGE


Fig. 20 - ACCESS TIME vs LOAD CAPACITANCE


Fig. 21 - OUTPUT CURRENT vs OUTPUT VOLTAGE


Fig. 23 - CURRENT WAVEFORM DURING POWER UP


Fig. 22 - OUTPUT CURRENT vs OUTPUT VOLTAGE


Fig. 24 - SUBSTRATE VOLTAGE
 DURING POWER UP

$50 \mu \mathrm{~s} /$ Division

## PACKAGE DIMENSIONS

Standard 16-pin Ceramic DIP (Suffix: -C)



## PACKAGE DIMENSIONS

Standard 16-pin Ceramic DIP (Suffix: -C)


## PACKAGE DIMENSIONS

Standard 16-pin Ceramic DIP (Suffix: -Z)



## PACKAGE DIMENSIONS

Standard 16-pin Plastic DIP (Suffix: -P)


Standard 18-pin Plastic LCC (Suffix: -PV)


## PACKAGE DIMENSIONS

Standard 16-pin Plastic ZIP (Suffix: -PSZ)


16 LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE
(CASE No.: ZIP-16P-M01)


MB 81256-10
MB 81256-12
MB 81256-15

## PACKAGE DIMENSIONS

Standard 18-pad Ceramic LCC (Suffix: -TV)


## 262,144-BIT DYNAMIC RANDOM ACCESS MEMORY

- $262,144 \times 1$ RAM, 16 pin DIP and ZIP/18 pad LCC
- Silicon-gate, Triple Poly NMOS, single transistor cell
- Row access time,

100 ns max. (MB 81257-10)
120 ns max. (MB 81257-12)
150 ns max. (MB 81257-15)

- Cycle time,

200 ns min. (MB 81257-10)
$220 \mathrm{~ns} \min$. (MB 81257-12)
260 ns min. (MB 81257-15)

- Nibble cycle time,

45 ns max. (MB 81257-10)
50 ns max. (MB 81257-12)
60 ns max. (MB 81257-15)

- Single +5 V Supply, $\pm 10 \%$ tolerance
- Low power,

385 mW max. (MB 81257-10)
358 mW max. (MB 81257-12)
314 mW max. (MB 81257-15)
25 mW max. (standby)

- 256 refresh cycles every 4 ms
- $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}, \overline{\mathrm{RAS}}$-only, Hidden refresh capability
- High speed Read-white-Write cycle
- $t_{A R}, t_{W C R}, t_{D H R}, t_{R W D}$ are eliminated
- Output unlatched at cycle end allows two-dimensional chip select
- Common I/O capability using Early Write operation
- On-chip latches for Addresses and Data-in
- Standard 16-pin Ceramic (Seam Weld) DIP (Suffix:-C)
Standard 16-pin Ceramic (Cerdip) DIP (Suffix: -Z)
Standard 16-pin Plastic
DIP (Suffix: -P)
Standard 18-pad Ceramic
LCC (Suffix: -TV)
Standard 18-pin Plastic
LCC (Suffix: -PV)
Standard 16-pin Plastic
ZIP (Suffix: -PSZ)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

| Rating |  | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Voltage on any pin relative to $\mathrm{V}_{\text {SS }}$ |  | $V_{\text {IN }}$, V $\mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage on $\mathrm{V}_{\text {CC }}$ supply relative to $\mathrm{V}_{\text {SS }}$ |  | $\mathrm{V}_{\mathrm{cc}}$ | -1 to +7 | V |
| Storage temperature | Ceramic | TSTG | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 to +125 |  |
| Power dissipation |  | PD | 1.0 | W |
| Short circuit output current |  | - | 50 | mA |



PLASTIC PACKAGE DIP-16-M03


PLASTIC PACKAGE LCC-18P-M04


PLASTIC PACKAGE ZIP-16P-M01 DIP-16C-A03: See Page 19 DIP-16C-A04: See Page 20 DIP-16C-C04: See Page 21 LCC-18C-F04: See Page 24

## PIN ASSIGNMENT



Pin assignment for ZIP: See page 23

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 - MB 81257 BLOCK DIAGRAM


CAPACITANCE $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input Capacitance $\mathrm{A}_{\mathbf{0}}$ to $\mathrm{A}_{8}, \mathrm{D}_{\text {IN }}$ | $\mathrm{C}_{\text {IN } 1}$ |  | 7 | pF |
| Input Capacitance $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}$ | $\mathrm{C}_{\text {IN } 2}$ |  | 8 | pF |
| Output Capacitance DOUT | $\mathrm{C}_{\text {OUT }}$ |  | 7 | pF |

## RECOMMENDED OPERATING CONDITIONS

(Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Parameter | Symbol | Min | Typ | Max | Unit | Operating <br> Temperature |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5.0 | 5.5 | V |  |
|  | $\mathrm{~V}_{\mathrm{SS}}$ | 0 | 0 | 0 | V |  |
| Input High Voltage, all inputs | $\mathrm{V}_{1 H}$ | 2.4 |  | 6.5 | V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Input Low Voltage, all inputs | $\mathrm{V}_{1 \mathrm{~L}}$ | -2.0 |  | 0.8 | V |  |

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter |  | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| OPERATING CURRENT* Average Power Supply Current ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ cycling; $\mathrm{t}_{\mathrm{RC}}=$ Min.) | MB 81257-10 |  | $\mathrm{I}_{\mathrm{CC1}}$ |  |  | 70 | mA |
|  | MB 81257-12 |  |  |  | 65 |  |  |
|  | MB 81257-15 |  |  |  | 57 |  |  |
| STANDBY CURRENT <br> Standby Power Supply Current $\left(\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}=\mathrm{V}_{1 H}\right)$ |  | ${ }^{\text {CC2 }}$ |  |  | 4.5 | mA |  |
| REFRESH CURRENT 1* <br> Average Power Supply Current ( $\overline{\text { RAS }}$ cycling, $\overline{\mathrm{CAS}}=\mathrm{V}_{1 H} ; \mathrm{t}_{\mathrm{RC}}=$ Min.) | MB 81257-10 | $I_{\text {cc3 }}$ |  |  | 60 | mA |  |
|  | MB 81257-12 |  |  |  | 55 |  |  |
|  | MB 81257-15 |  |  |  | 50 |  |  |
| NIBBLE MODE CURRENT* Average Power Supply Current ( $\overline{\mathrm{RAS}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CAS}}$ cycling; $\mathrm{t}_{\mathrm{NC}}=$ Min.) | MB 81257-10 | $I_{\text {ccu }}$ |  |  | 22 | mA |  |
|  | MB 81257-12 |  |  |  | 20 |  |  |
|  | MB 81257-15 |  |  |  | 18 |  |  |
| REFRESH CURRENT 2* Average Power Supply Current ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}} ; \mathrm{t}_{\mathrm{RC}}=$ Min.) | MB 81257-10 | ${ }^{\text {cce5 }}$ |  |  | 65 | mA |  |
|  | MB 81257-12 |  |  |  | 60 |  |  |
|  | MB 81257-15 |  |  |  | 55 |  |  |
| INPUT LEAKAGE CURRENT any input $\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, all other pins not under test $=0 \mathrm{~V}$ ) |  | $I_{1(L)}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| OUTPUT LEAKAGE CURRENT <br> (Data is disabled, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to 5.5 V ) |  | IO(L) | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| OUTPUT LEVEL Output Low Voltage$\left(I_{\mathrm{OL}}=4.2 \mathrm{~mA}\right)$ |  | $\mathrm{V}_{\text {OL }}$ |  |  | 0.4 | V |  |
| OUTPUT LEVEL Output high Voltage$\left(I_{\mathrm{OH}}=-5.0 \mathrm{~mA}\right)$ |  | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V |  |

NOTE * : I CC is depended on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.) NOTES 1,2,3

| Parameter NOTES | Symbol | MB 81257-10 |  | MB 81257-12 |  | MB 81257-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Time between Refresh | $t_{\text {REF }}$ |  | 4 |  | 4 |  | 4 | ms |
| Random Read/Write Cycle time | $\mathrm{t}_{\mathrm{RC}}$ | 200 |  | 220 |  | 260 |  | ns |
| Read-Write Cycle Time | $t_{\text {RWC }}$ | 200 |  | 220 |  | 260 |  | ns |
| Access Time from $\overline{\mathrm{RAS}}$ 泪 | $t_{\text {RAC }}$ |  | 100 |  | 120 |  | 150 | ns |
| Access Time from $\overline{\text { CAS }}$, 5 6 | ${ }^{\text {t }}$ CAC |  | 50 |  | 60 |  | 75 | ns |
| Output Buffer Turn off Delay | $\mathrm{t}_{\text {OFF }}$ | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| Transition Time | $\mathrm{t}_{\mathrm{T}}$ | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| $\overline{\text { RAS Precharge Time }}$ | $\mathrm{t}_{\mathrm{RP}}$ | 85 |  | 90 |  | 100 |  | ns |
| $\overline{\text { RAS }}$ Pulse Width | $\mathrm{t}_{\text {RAS }}$ | 105 | 100000 | 120 | 100000 | 150 | 100000 | ns |
| $\overline{\mathrm{RAS}}$ Hold Time | $\mathrm{t}_{\mathrm{RSH}}$ | 55 |  | 60 |  | 75 |  | ns |
| $\overline{\text { CAS Pulse width }}$ | ${ }^{\text {t }}$ CAS | 55 | 100000 | 60 | 100000 | 75 | 100000 | ns |
| $\overline{\text { CAS }}$ Hold Time | ${ }^{\text {t }}$ CSH | 105 |  | 120 |  | 150 |  | ns |
| $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delay Time $\quad 78$ | $\mathrm{t}_{\mathrm{RCD}}$ | 20 | 50 | 22 | 60 | 25 | 75 | ns |
| $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Set Up Time | $\mathrm{t}_{\text {CRS }}$ | 10 |  | 10 |  | 10 |  | ns |
| Row Address Set Up Time | $\mathrm{t}_{\text {ASR }}$ | 0 |  | 0 |  | 0 |  | ns |
| Row Address Hold Time | $\mathrm{t}_{\text {RAH }}$ | 10 |  | 12 |  | 15 |  | ns |
| Column Address Set Up Time | $\mathrm{t}_{\text {ASC }}$ | 0 |  | 0 |  | 0 |  | ns |
| Column Address Hold Time | $\mathrm{t}_{\text {CAH }}$ | 15 |  | 20 |  | 25 |  | ns |
| Read Command Set Up Time | $\mathrm{t}_{\text {RCS }}$ | 0 |  | 0 |  | 0 |  | ns |
| Read Command Hold Time Referenced to CAS | $\mathrm{t}_{\mathrm{RCH}}$ | 0 |  | 0 |  | 0 |  | ns |
| Read Command Hold Time Referenced to RAS | $\mathrm{t}_{\text {RRH }}$ | 20 |  | 20 |  | 20 |  | ns |
| Write Command Set Up Time 10 | ${ }^{\text {twcs }}$ | 0 |  | 0 |  | 0 |  | ns |
| Write Command Pulse Width | $t_{\text {wp }}$ | 15 |  | 20 |  | 25 |  | ns |
| Write Command Hold Time | $\mathrm{t}_{\text {WCH }}$ | 15 |  | 20 |  | 25 |  | ns |
| Write Command to $\overline{\text { RAS }}$ Lead Time | $\mathrm{t}_{\text {RWL }}$ | 35 |  | 40 |  | 45 |  | ns |
| Write Command to $\overline{\text { CAS }}$ Lead Time | $\mathrm{t}_{\mathrm{CWL}}$ | 20 |  | 30 |  | 25 |  | ns |
| Data In Set Up Time | $\mathrm{t}_{\text {DS }}$ | 0 |  | 0 |  | 0 |  | ns |
| Data In Hold Time | ${ }^{\text {t }}$ DH | 15 |  | 20 |  | 25 |  | ns |
| $\overline{\mathrm{C}} \overline{\mathrm{AS}}$ to WE Delay 10 | $\mathrm{t}_{\mathrm{CWD}}$ | 15 |  | 20 |  | 25 |  | ns |
| Refresh Set Up Time for $\overline{\text { CAS }}$ <br> Referenced to $\overline{\mathrm{RAS}}$ ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) | $\mathrm{t}_{\mathrm{FCS}}$ | 20 |  | 20 |  | 20 |  | ns |
| Refresh Hold Time for $\overline{\text { CAS }}$ <br> Referenced to $\overline{\mathrm{RAS}}$ ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) | $\mathrm{t}_{\mathrm{FCH}}$ | 20 |  | 25 |  | 30 |  | ns |

## AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter NOTES | Symbol | MB 81257-10 |  | MB 81257-12 |  | MB 81257-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\overline{\text { CAS }}$ Precharge Time ( $\overline{\mathrm{CAS}}$-before-RAS cycle) | ${ }_{\text {t }}^{\text {CPR }}$ | 20 |  | 25 |  | 30 |  | ns |
| $\overline{\mathrm{RAS}}$ Precharge to CAS Active Time (Refresh cycles) | $t_{\text {RPC }}$ | 20 |  | 20 |  | 20 |  | ns |
| Nibble Mode Read/Write Cycle Time | ${ }^{\text {t }} \mathrm{C}$ | 45 |  | 50 |  | 60 |  | ns |
| Nibble Mode Read-Write Cycle Time | tnRWC | 45 |  | 50 |  | 60 |  | ns |
| Nibble Mode Access Time | $t_{\text {NCAC }}$ |  | 20 |  | 25 |  | 30 | ns |
| Nibble Mode CAS Pulse Width | $\mathrm{t}_{\text {NCAS }}$ | 20 |  | 25 |  | 30 |  | ns |
| Nibble Mode $\overline{\text { CAS }}$ Precharge Time | ${ }^{\text {d }}$ NCP | 15 |  | 15 |  | 20 |  | ns |
| Nibble Mode Read $\overline{\mathrm{RAS}}$ Hold Time | $\mathrm{t}_{\text {NRRSH }}$ | 20 |  | 25 |  | 30 |  | ns |
| Nibble Mode Write $\overline{\mathrm{RAS}}$ Hold Time | $\mathrm{t}_{\text {NWRSH }}$ | 35 |  | 40 |  | 45 |  |  |
| Nibble Mode $\overline{\text { CAS }}$ Hold Time Referenced to $\overline{\text { RAS }}$ | $t_{\text {RNH }}$ | 20 |  | 20 |  | 20 |  | ns |
| Refresh Counter Test Cycle Time 11 | $\mathrm{t}_{\text {RTC }}$ | 330 |  | 375 |  | 430 |  | ns |
| Refresh Counter Test $\overline{\text { RAS }}$ Pulse Width 11 | ${ }^{\text {tras }}$ | 230 | 10000 | 265 | 10000 | 320 | 10000 | ns |
| Refresh Counter Test $\overline{\mathrm{CAS}}$ Precharge Time | ${ }^{t}$ CPT | 50 |  | 60 |  | 70 |  | ns |

## Notes:

1 An initial pause of $200 \mu \mathrm{~s}$ is required after power up. And then several cycles (to which any 8 cycles to perform refresh are adequate) are required before proper device operation is achieved.
If internal refresh counter is to be effective, a minimum of $8 \overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh cycles are required.
2 AC characteristics assume $\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}$.
$3 \mathrm{~V}_{1 \mathrm{H}}(\min )$ and $\mathrm{V}_{I L}(\max )$ are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{I H}(\mathrm{~min})$ and $V_{I L}$ (max.).

4 Assumes that $t_{R C D} \leqq t_{R C D}$ (max). If $t_{R C D}$ is greater than the maximum recommended value shown in this table, $t_{\text {RAC }}$ will increase by the amount that $t_{R C D}$ exceeds the value shown.
5 Assumes that $\mathrm{t}_{\mathrm{RCD}} \geqq \mathrm{t}_{\mathrm{RCD}}$ (max).
6 Measured with a load equivalent to 2 TTL loads and 100 pF .

Operation within the $t_{R C D}$ (max) limit insures that $t_{R A C}$ (max) can be met. $t_{R C D}(\max )$ is specified as a reference point only; if $t_{R C D}$ is greater than the specified $\mathrm{t}_{\text {RCD }}$ (max) limit, then access time is controlled exclusively by $t_{C A C}$.
$8 \mathrm{t}_{\mathrm{RCD}}(\mathrm{min})=\mathrm{t}_{\mathrm{RAH}}(\mathrm{min})+2 \mathrm{t}_{\mathrm{T}}\left(\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}\right)+\mathrm{t}_{\mathrm{ASC}}(\mathrm{min})$
9 Either $t_{\text {RRH }}$ or $t_{\text {RCH }}$ must be satisfied for a read cycle.
$10 \mathrm{t}_{\text {wCs }}$ and $\mathrm{t}_{\text {CWD }}$ are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $\mathrm{t}_{\text {wcs }} \geqq \mathrm{t}_{\text {wcs }}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle. If $\mathrm{t}_{\mathrm{CWD}} \geqq \mathrm{t}_{\mathrm{CWD}}(\mathrm{min})$, the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.
11 Test mode cycle only.











DESCRIPTION

## Simple Timing Requirement

The MB 81257 has improved circuitry that eases timing requirements for high speed access operations. The MB 81257 can operate under the condition of $\mathrm{t}_{\text {RCD }}(\max )=\mathrm{t}_{\mathrm{CAC}}$ thus providing optimal timing for address multiplexing. In addition, the MB 81257 has the minimal hold times of Address ( $\mathrm{t}_{\mathrm{CAH}}$ ), $\overline{W E}\left(t_{W C H}\right)$ and $D_{I N}\left(t_{D H}\right)$. The MB 81257 provides higher throughput in inter-leaved memory system applications. Fujitsu has made timing requirement that are referenced to $\overline{\mathrm{RAS}}$ non-restrictive and deleted them from the data sheet. These include $t_{A R}$, $t_{\text {WCR }}, t_{D H R}$ and $t_{\text {RWD }}$. As a result, the hold times of the Column Address, $D_{I N}$ and $\overline{W E}$ as well as $t_{\text {CWD }}(\overline{\mathrm{CAS}}$ to $\overline{W E}$ Delay) are not ristricted by $t_{R C D}$.

## Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the MB 81257. Nine row-address bits are established on the input pins ( $A_{0}$ to $A_{8}$ ) and are latched with the Row Address Strobe ( $\overline{\mathrm{RAS}}$ ). Nine columnaddress bits are established on the input pins and are latched with the Column Address Strobe ( $\overline{\mathrm{CAS}}$ ). All row addresses must be stable on or before the falling edge of $\overline{\mathrm{RAS}} . \overline{\mathrm{CAS}}$ is internally inhibited (or "gated") by $\overline{\mathrm{RAS}}$ to permit triggering of $\overline{\mathrm{CAS}}$ as soon as the Row Address Hold Time ( $\mathrm{t}_{\mathrm{RAH}}$ ) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

## Write Enable:

The read mode or write mode is selected with the $\overline{W E}$ input. A high on $\overline{W E}$ selects read mode, low selects write mode. The data input is disabled when read mode is selected.

## Data Input:

Data is written into the MB 81257 during a write or read-write cycle. The later falling edge of $\overline{W E}$ or $\overline{\mathrm{CAS}}$ is a strobe for the Data In $\left(D_{\text {IN }}\right)$ register. In a write cycle, if $\overline{W E}$ is brought low
before $\overline{\mathrm{CAS}}, \mathrm{D}_{I N}$ is strobed by $\overline{\mathrm{CAS}}$, and the set-up and hold times are referenced to $\overline{\mathrm{CAS}}$. In a read-write cycle, $\overline{W E}$ can be delayed after $\overline{\mathrm{CAS}}$ has been low and $\overline{C A S}$ to $\overline{W E}$ Delay Time ( ${ }_{\text {CWD }}$ ) has been satisfied. Thus $D_{I N}$ is strobed by $\overline{W E}$, and set-up and hold times are referenced to $\overline{W E}$.

## Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data-in. The output is in a high impedance state until $\overline{\mathrm{CAS}}$ is brought low. In a read cycle, or readwrite cycle, the output is valid after $t_{\text {RAC }}$ from transition of $\overline{R A S}$ when $t_{\text {RCD }}$ (max) is satisfied, or after $t_{C A C}$ from transition of $\overline{\mathrm{CAS}}$ when the transition occurs after $t_{\text {RCD }}$ (max.) Data remain valid until $\overline{\mathrm{CAS}}$ is returned to a high level. In a write cycle, the identical sequence occurs, but data is not valid.

## Fast Read-While-Write cycle

The MB 81257 has a fast read while write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings, described in the previous section. The output buffer is controlled by the sate of $\overline{W E}$ when $\overline{\mathrm{CAS}}$ goes low. When $\overline{W E}$ is low during $\overline{\mathrm{CAS}}$ transition to low, the MB81257 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. Whereas, when $\overline{W E}$ goes low after $t_{\text {cWD }}$ following $\overline{C A S}$ transition to low, the MB 81257 goes into the delayed write mode. The output then contains the data from the cell selected and the data from $D_{I N}$ is written into the cell selected. Therefore, a very fast read write cycle ( $t_{\text {RWC }}$ $=t_{R C}$ ) is possible with the MB 81257 .

## Nibble Mode:

Nibble mode allows high speed serial read, write or read-modify-write access of 2,3 or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and the 8 column addresses. The 2 bits of addresses $\left(C A_{8}, R A_{8}\right)$ are
used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by normal mode, the remaining nibble bits may be accessed by toggling $\overline{\mathrm{CAS}}$ high then low while $\overline{\mathrm{RAS}}$ remains low. Toggling $\overline{\mathrm{CAS}}$ causes $\mathrm{RA}_{8}$ and $\mathrm{CA}_{8}$ to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access. (See Table 1).
If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on subsequent access, the new data will be written into the selected cell location.
In nibble mode, the three-state control of the DOUT pin is determined by the first normal access cycle.
The data output is controlled only by the $\overline{W E}$ state referenced at the $\overline{\mathrm{CAS}}$ negative transition of the normal cycle (first nibble bit). That is, when $t_{\text {wcs }}>$ $t_{\text {WCS }}(\mathrm{min})$ is met, the data output will remain high impedance state throughout the succeeding nibble cycle regardless of the $\overline{W E}$ state. Whereas, when $\mathrm{t}_{\mathrm{cwo}}>$ $t_{\text {CWD }}(\mathrm{min})$ is met, the data output will contain data from the cell selected during the succeeding nibble cycle regardless of the $\overline{W E}$ state. The write operation is done during the period in which the $\overline{W E}$ and $\overline{C A S}$ clocks are low. Therefore, the write operation can be performed bit by bit during each nibble operation regardless of timing conditions of $\overline{W E}$ ( $t_{\text {WCS }}$ and $t_{\text {CWD }}$ ) during the normal cycle (first nibble bit).
See Fig. 2.

## Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses ( $A_{0}$ to $A_{7}$ ) at least every 4 ms .
The MB 81257 offers the following 3 types of refresh.

## $\overline{\text { RAS-only Refresh; }}$

The $\overline{R A S}$ only refresh aboids any output during refresh because the output buffer is in the high impedance state unless $\overline{\text { CAS }}$ is brought low. Strobing each
of 256 row-addresses ( $A_{0}$ to $A_{7}$ ) with $\overline{\text { RAS }}$ will cause all bits in each row to be refreshed. Further $\overline{\text { RAS }}$-only refresh results in a substantial reduction in power dissipation. During $\overline{R A S}$-only refresh cycle, either $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ is permitted to $\mathrm{A}_{8}$.

## $\overline{\text { CAS-before-RAS }}$ Refresh;

$\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refreshing available on the MB 81257 offers an alternate refresh method. If CAS is held low for the specified period ( $\mathrm{t}_{\mathrm{FCS}}$ ) before RAS goes to low, on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh operation.

## Hidden Refresh;

A hidden refresh cycle may takes place while maintaining latest valid data at the output by extending the CAS active time. For the MB 81257, a hidden refresh cycle is $\overline{\text { CAS-before- }-\overline{\mathrm{RAS}}}$ refresh.

The internal refresh address counters provide the refresh addresses, as in a normal $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh cycle.

CAS-before-RAS Refresh Counter Test Cycle:
A special timing sequence using CAS-before- $\overline{\mathrm{RAS}}$ counter test cycle provides a convenient method of verifying the functionality of $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh activated circuitry. After the $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh operation, if $\overline{\text { CAS }}$ goes to high and goes to low again while $\overline{R A S}$ is held low, the read and write operation are enabled. This is shown in the $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ counter test cycle timing diagram. A memory cell address, consisting of a row address ( 9 bits) and a column address ( 9 bits), to be accessed can be defined as follows:
*A ROW ADDRESS - Bits $A_{0}$ to $A_{7}$ are defined by the refresh counter. The bit $A_{8}$ is set high internally.
*A COLUMN ADDRESS - All the bits $A_{0}$ to $A_{8}$ are defined by latching levels on $A_{0}$ to $A_{8}$ at the second falling edge of $\overline{\mathrm{CAS}}$.

Suggested $\overline{\text { CAS }}$-before- $\overline{\text { RAS }}$ Counter Test Procedure
The timing, as shown in the $\overline{\mathrm{CAS}}$-before$\overline{\text { RAS }}$ Counter Test Cycle, is used for the following operations:

1) Initialize the internal refresh address counter by using eight CAS-before$\overline{\text { RAS }}$ refresh cycles.
2) Throughout the test, use the same column address, and keep RA8 high.
3) Write "low" to all 256 row address on the same column address by using normal early write cycles.
4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test readwrite cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter.
5) Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
6) Complement the test pattern and repeat step 3), 4) and 5).

Table 1 - NIBBLE MODE ADDRESS SEQUENCE EXAMPLE

| SEQUENCE | NIBBLE BIT | $R \mathrm{~A}_{8}$ | ROW ADDRESS | $\mathrm{CA}_{8}$ | COLUMN <br> ADDRESS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ (normal mode) | 1 | 0 | 10101010 | 0 | 10101010 | input addresses |
| toggle $\overline{\mathrm{CAS}}$ (nibble mode) | 2 | 1 | 10101010 | 0 | 10101010 |  |
| toggle $\overline{C A S}$ (nibble mode) | 3 | 0 | 10101010 | 1 | 10101010 | generated internally |
| toggle $\overline{\mathrm{CAS}}$ (nibble mode) | 4 | 1 | 10101010 | 1 | 10101010 |  |
| toggle $\overline{\mathrm{CAS}}$ (nibble mode) | 1 | 0 | 10101010 | 0 | 10101010 | sequence repeats |

Fig. 2 - Nibble Mode

2) The case of first nibble cycle is delyed write (Read-Write)

$\square$ : Valid Data

Table-2 FUNCTIONAL TRUTH TABLE

| $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | WE | $\mathrm{DIN}^{\text {I }}$ | Dout | Read | Write | Refresh | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | Don't Care | Don't Care | High-Z | No | No | No | Standby |
| L | L | H | Don't Care | Valid Data | Yes | No | Yes | Read |
| L | L | L | Valid Data | High-Z | No | Yes | Yes | Early Write $\mathrm{t}_{\mathrm{Wcs}} \geqq \mathrm{t}_{\text {WCs }}$ (min) |
| L | L | L | Valid Data | Valid Data | Yes | Yes | Yes | Delayed Write or Read-Write <br> ( $t_{\text {WCS }} \leqq t_{\text {WCS }}(\min )$ or <br> $\mathrm{t}_{\mathrm{CWD}} \geqq \mathrm{t}_{\mathrm{CWD}}(\mathrm{min})$ ) |
| L | H | Don't Care | Don't Care | High-Z | No | No | Yes | $\overline{\text { RAS }}$ only Refresh |
| L | L | Don't Care | Don't Care | Valid Data | No | No | Yes | $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ Refresh Valid data selected at previous Read or Read-Write cycle is held. |
| H | L | Don't Care | Don't Care | High-Z | No | No | No | $\overline{\mathrm{CAS}}$ disturb. |

Fig. 3 - CURRENT WAVEFORM ( $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

$50 \mathrm{~ns} /$ Division

## TYPICAL CHARACTERISTICS CURVES

Fig. 4 - NORMALIZED ACCESS TIME vs SUPPLY VOLTAGE


Fig. 6 - OPERATING CURRENT


Fig. 8 - OPERATING CURRENT vs AMBIENT TEMPERATURE


Fig. 5 - NORMALIZED ACCESS TIME vs AMBIENT TEMPERAUTRE


Fig. 7 - OPERATING CURRENT


Fig. 9 - STANDBY CURRENT vs SUPPLY VOLTAGE


Fig. 10 - STANDBY CURRENT vs AMBIENT TEMPERATURE


Fig. 12 - REFRESH CURRENT 1 vs SUPPLY VOLTAGE


Fig. 14 - NIBBLE MODE CURRENT


Fig. 11 - REFRESH CURRENT 1 vs CYCLE RATE


Fig. 13 - NIBBLE MODE CURRENT vs CYCLE RATE


Fig. 15 - REFRESH CURRENT 2 vs CYCLE RATE


Fig. 17 - ADDRESS AND DATA INPUT VOLTAGE vS SUPPLY VOLTAGE


Fig. 19 - $\overline{R A S}, \overline{\text { CAS }}$ AND $\overline{W E}$ INPUT VOLTAGE vs SUPPLY VOLTAGE


Fig. 21 - ACCESS TIME vs LOAD CAPACITANCE


Fig. 22 - OUTPUT CURRENT vs OUTPUT VOLTAGE


Fig. 24 - CURRENT WAVEFORM


Fig. 23 - OUTPUT CURRENT vs OUTPUT VOLTAGE


Fig. 25 - SUBSTRATE VOLTAGE



## PACKAGE DIMENSIONS

Standard 16-pin Ceramic DIP (Suffix: -C)



MB 81257-10
FUJITSU
MB 81257-12
EMM WM|l|l||
MB 81257-15

PACKAGE DIMENSIONS
Standard 16-pin Ceramic DIP (Suffix: -C)


16-LEAD SEAM WELD DIP PACKAGE
(CASE No.: DIP-16C-A04)


Dimensions in inches and (millimeters)

## PACKAGE DIMENSIONS

Standard 16-pin Ceramic DIP (Suffix: -Z)


DIP-16C-C04

16-LEAD CERAMIC (CERDIP) DUAL IN-LINE PACKAGE (CASE No. : DIP-16C-C04)


Dimensions in inches (millimeters)

## PACKAGE DIMENSIONS

Standard 16-pin Plastic DIP (Suffix: -P)


Standard 18-pin Plastic LCC (Suffix: -PV)
18-LEAD PLASTIC LEADED CHIP CARRIER

(C)1989 FUJITSU LIMITED C18019S-1C


FUJITSU


## PACKAGE DIMENSIONS

Standard 16-Pin Plastic ZIP(Suffix: -PSZ)


16 LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE (CASE No.: ZIP-16P-M01)


## PACKAGE DIMENSIONS

Standard 18-pin Ceramic LCC (Suffix: -TV)


## 65,536 x 4 DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81464 is fully decoded, dynamic random access memory organized as 65,536 words by 4 -bits. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and system memory for microprocessor unit where low power dissipation and compact layout is required.
The multiplex row and column address inputs permit the MB 81464 to be housed in a standard 18 pin DIP, 18 pin PLCC, and 20 pin ZIP. Additionally the MB 81464 offers new functional enhancements that make it more versatile than previous dynamic RAMs. The "到S-before- $\overline{\mathrm{RAS}}$ " refresh cycle is provided an on chip refresh capability. MB 81464 also features "page mode" which allows high speed random access to up 256 bits within a same row.
The MB 81464 is fabricated using silicon gate NMOS and Fujitsu's advanced "Triple Layer Polysilicon" process technology. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.
The clock timing requirements are non critical, and power supply tolerance is very wide. All inputs and outputs are TTL compatible.

- $65,536 \times 4$ DRAM, 18 pin DIP, 18 pin PLCC, and 20 pin ZIP.
- Silicon gate, Triple Poly NMOS, single transistor cell.
- Row access time ( $t_{\text {RAC }}$ ),

100 ns max. (MB 81464-10)
120 ns max. (MB 81464-12)
150 ns max. (MB 81464-15)

- Cycle time ( $\mathrm{t}_{\mathrm{RC}}$ ),

200 ns min. (MB 81464-10)
220 ns min. (MB 81464-12)
260 ns min. (MB 81464-15)

- Page cycle time ( $t_{P C}$ ),

100 ns min. (MB 81464-10)
120 ns min. (MB 81464-12)
145 ns min. (MB 81464-15)

- Single +5 V supply, $10 \%$ tolerance Low power,

385 mW max. (MB 81464-10)
358 mW max. (MB 81464-12)
314 mW max. (MB 81464-15)
27.5 mW max. (Standby)

- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATING (See NOTE)

| Rating |  | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Voltage on any pin relative to $\mathrm{V}_{\text {SS }}$ |  | $V_{\text {IN }}, V_{\text {OUT }}$ | -1 to +7 | V |
| $V$ oltage on $V_{\text {CC }}$ supply relative to $V_{\text {SS }}$ |  | $\mathrm{V}_{\mathrm{Cc}}$ | -1 to +7 | V |
| Storage temperature | Ceramic | TSTG | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 to +125 |  |
| Power dissipation |  | $P_{D}$ | 1.0 | W |
| Short circuit output current |  | - | 50 | mA |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- All inputs/outputs are TTL compatible
- $4 \mathrm{~ms} / 256$ refresh cycles
- Early write or $\overline{\mathrm{OE}}$ controlled write capacity
- "言AS-before- $\overline{\mathrm{RAS}}$ ", $\overline{\mathrm{RAS}}$-only and hidden refresh capability
- Read write capability
- On chip latches for addresses and DQs.
- Compatible with $\mu$ PD41254, HM50464, and TM4464
- Stanadard 18-pin Ceramic (Metal Seal) DIP (Suffix: -C)
- Standard 18-pin Plastic DIP: (Suffix: -P)
- Standard 18 pin PLCC (Suffix: -PD)
- Standard 20 pin ZIP (Suffix: -PSZ)


PLASTIC PACKAGE LCC-18P-M02


PLASTIC PACKAGE ZIP-20P-M01
DIP-18C-A01: See Page 22


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB 81464-10
MB 81464-12
MB 81464-15

Fig. 1 - MB 81464 BLOCK DIAGRAM


CAPACITANCE $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Value |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  |  | Typ | Max |  |
| Input Capacitance $\mathrm{A}_{0}$ to $\mathrm{A}_{7}$ | $\mathrm{C}_{\mathrm{IN} 1}$ | - | 7 | pF |
| Input Capacitanct $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}, \overline{\mathrm{OE}}$ | $\mathrm{C}_{\mathrm{IN} 2}$ | - | 10 | pF |
| Data I/O Capacitance (DQ1 to DQ4) | $\mathrm{C}_{\mathrm{DO}}$ | - | 7 | pF |

RECOMMENDED OPERATING CONDITIONS
(Referenced to $\mathrm{V}_{\mathrm{ss}}$ )

| Parameter | Symbol | Value |  |  | Unit | Operating <br> Temperature |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{cc}}$ | 4.5 | 5.0 | 5.5 | V | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
|  | $\mathrm{V}_{\mathrm{ss}}$ | 0 | 0 | 0 | V |  |
| Input High Voltage, all inputs | $\mathrm{V}_{\mathrm{IH}}$ | 2.4 | - | 6.5 | V |  |
| Input Low Voltage, all inputs except DO | $V_{\text {IL }}$ | -2.0 | - | 0.8 | V |  |
| Input Low Voltage, DQ | $V_{\text {ILD }}$ * | -1.0 | - | 0.8 | V |  |

* The device will withstand undershoots to the -2.0 V level with a maximum pulse width of 20 ns at the -1.5 V level.


## DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

| Parameter |  | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| OPERATING CURRENT* <br> Average Power Supply Current ( $\overline{\text { RAS }}, \overline{\mathrm{CAS}}$ cycling; $\mathrm{t}_{\mathrm{RC}}=\min$ ) | MB 81464-10 |  | Icc1 |  |  | 70 | mA |
|  | MB 81464-12 |  |  |  | 65 |  |  |
|  | MB 81464-15 |  |  |  | 57 |  |  |
| STANDBY CURRENT <br> Power Supply Current ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{H}}$ ) |  | $I_{\text {cc2 }}$ |  |  | 5.0 | mA |  |
| REFRESH CURRENT 1* <br> Average Power Supply Current <br> $\left(\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{RAS}}\right.$ cycling; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB 81464-10 | $I_{\text {cc3 }}$ |  |  | 60 | mA |  |
|  | MB 81464-12 |  |  |  | 55 |  |  |
|  | MB 81464-15 |  |  |  | 50 |  |  |
| PAGE MODE CURRENT* <br> Average Power Supply Current $\left(\overline{\mathrm{RAS}}=V_{I L}, \overline{\mathrm{CAS}}=\text { cycling; } \mathrm{t}_{\mathrm{PC}}=\min \right)$ | MB 81464-10 | Icc4 |  |  | 40 | mA |  |
|  | MB 81464-12 |  |  |  | 35 |  |  |
|  | MB 81464-15 |  |  |  | 30 |  |  |
| REFRESH CURRENT 2* Average Power Supply Current ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}} ; \mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB 81464-10 | Icc5 |  |  | 65 | mA |  |
|  | MB 81464-12 |  |  |  | 60 |  |  |
|  | MB 81464-15 |  |  |  | 55 |  |  |
| INPUT LEAKAGE CURRENT any input $\left(0 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{IN}} \leqq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{CC}} \leqq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, all other pins not under test $=0 \mathrm{~V}$ ) |  | $I_{\text {I (L) }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| OUTPUT LEAKAGE CURRENT <br> (Data out is disabled, $0 \mathrm{~V} \leqq \mathrm{~V}_{\text {OUT }} \leqq 5.5 \mathrm{~V}$ ) |  | $\mathrm{I}_{\text {DQ(L) }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| OUTPUT LEVEL <br> Output High Voltage ( $I_{\mathrm{OH}}=-5 \mathrm{~mA}$ ) |  | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V |  |
| OUTPUT LEVEL <br> Output Low Voltage ( $\mathrm{L}_{\mathrm{OL}}=4.2 \mathrm{~mA}$ ) |  | $\mathrm{V}_{\text {OL }}$ |  |  | 0.4 | V |  |

*: $I_{C C}$ is dependent on output loading and cycle rates. Specified values are obtained with the output open.
$\mathrm{I}_{\mathrm{CC}}$ is dependent on input low voltage level $\mathrm{V}_{\text {ILD }}, \mathrm{V}_{\text {ILD }}>-0.5 \mathrm{~V}$.

MB 81464-10
MB 81464-12
MB 81464-15

AC CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.) NOTES 1,2,3

| Parameter NOTES | Symbol | MB 81464-10 |  | MB 81464-12 |  | MB 81464-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Time between Refresh | $\mathrm{t}_{\text {REF }}$ |  | 4 |  | 4 |  | 4 | ms |
| Random Read/Write Cycle Time | $\mathrm{t}_{\text {RC }}$ | 200 |  | 220 |  | 260 |  | ns |
| Read-Modify-Write Cycle Time | $t_{\text {RWC }}$ | 270 |  | 305 |  | 345 |  | ns |
| Page Mode Cycle Time | $t_{\text {PC }}$ | 100 |  | 120 |  | 145 |  | ns |
| Page Mode Read-Modify-Write Cycle Time | tprwc | 170 |  | 195 |  | 225 |  | ns |
| Access Time from $\overline{\mathrm{RAS}}$-46 | $t_{\text {RAC }}$ |  | 100 |  | 120 |  | 150 | ns |
| Access Time from $\overline{\mathrm{CAS}}$ 56 | ${ }^{\text {t }}$ CAC |  | 50 |  | 60 |  | 75 | ns |
| Output Buffer Turn Off Delay | $\mathrm{t}_{\text {OFF }}$ | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| Transition Time | ${ }_{\text {t }}$ | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| $\overline{\text { RAS Precharge Time }}$ | $\mathrm{t}_{\text {RP }}$ | 80 |  | 90 |  | 100 |  | ns |
| $\overline{\text { RAS Pulse Width }}$ | $t_{\text {RAS }}$ | 100 | 100000 | 120 | 100000 | 150 | 100000 | ns |
| $\overline{\mathrm{RAS}}$ Hold Time | $\mathrm{t}_{\text {RSH }}$ | 50 |  | 60 |  | 75 |  | ns |
| $\overline{\text { CAS Precharge Time (Page mode only) }}$ | ${ }^{\text {t }}$ P | 40 |  | 50 |  | 60 |  | ns |
| $\overline{\text { CAS }}$ Precharge Time (All cycles except page mode) | ${ }^{\text {t }}$ CPN | 30 |  | 32 |  | 35 |  | ns |
| $\overline{\text { CAS Pulse Width }}$ | ${ }^{\text {t CAS }}$ | 50 | 100000 | 60 | 100000 | 75 | 100000 | ns |
| $\overline{\text { CAS Hold Time }}$ | ${ }^{\mathrm{t}} \mathrm{CSH}$ | 100 |  | 120 |  | 150 |  | ns |
| $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delay Time 78 | $t_{\text {RCD }}$ | 20 | 50 | 22 | 60 | 25 | 75 | ns |
| $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Set Up Time | ${ }^{t}$ Crs | 10 |  | 10 |  | 10 |  | ns |
| Row Address Set Up Time | $\mathrm{t}_{\text {ASR }}$ | 0 |  | 0 |  | 0 |  | ns |
| Row Address Hold Time | $t_{\text {RAH }}$ | 10 |  | 12 |  | 15 |  | ns |
| Column Address Set Up Time | ${ }^{t}$ ASC | 0 |  | 0 |  | 0 |  | ns |
| Column Address Hold Time | ${ }^{\text {t }} \mathrm{CAH}$ | 15 |  | 20 |  | 25 |  | ns |
| Read Command Set Up Time | $\mathrm{t}_{\text {RCS }}$ | 0 |  | 0 |  | 0 |  | ns |
| Read Command Hold Time Referenced to RAS | $\mathrm{t}_{\text {RRH }}$ | 10 |  | 15 |  | 20 |  | ns |
| Read Command Hold Time Referenced to CAS | $\mathrm{t}_{\mathrm{RCH}}$ | 0 |  | 0 |  | 0 |  | ns |
| Write Command Set Up Time 10 | ${ }^{\text {twes }}$ | -5 |  | -5 |  | -5 |  | ns |
| Write Command Hold Time | ${ }^{\text {twCH }}$ | 25 |  | 30 |  | 35 |  | ns |
| Write Command Pulse Width | ${ }^{\text {w }}$ P | 25 |  | 30 |  | 35 |  | ns |
| Write Command to $\overline{\mathrm{RAS}}$ Lead Time 10 | $\mathrm{t}_{\text {RWL }}$ | 35 |  | 40 |  | 45 |  | ns |

## AC CHARACTERISTICS (cont'd)

(At recommended operating conditions unless otherwise noted.)

| Parameter NOTES | Symbol | MB 81464-10 |  | MB 81464-12 |  | MB 81464-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Write Command to $\overline{\text { CAS }}$ Lead Time | ${ }^{\text {t }}$ CWL | 35 |  | 40 |  | 45 |  | ns |
| Data In Set Up Time | $\mathrm{t}_{\mathrm{DS}}$ | 0 |  | 0 |  | 0 |  | ns |
| Data In Hold Time | ${ }_{\text {t }}{ }_{\text {H }}$ | 25 |  | 30 |  | 35 |  | ns |
| Access Time from $\overline{O E}$ | toea |  | 27 |  | 30 |  | 40 | ns |
| $\overline{\mathrm{OE}}$ to Data In Delay Time | toed | 25 |  | 25 |  | 30 |  | ns |
| Output Buffer Turn Off Delay from $\overline{\mathrm{OE}}$ | $\mathrm{t}_{\text {OEZ }}$ | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| $\overline{\text { OE }}$ Hold Time Referenced to $\overline{W E}$ | $\mathrm{t}_{\text {Oeh }}$ | 0 |  | 0 |  | 0 |  | ns |
| $\overline{\mathrm{CAS}}$ Set Up Time Referenced to $\overline{\mathrm{RAS}}$ (CAS-before-슐 refresh) | $\mathrm{t}_{\text {FCS }}$ | 20 |  | 20 |  | 20 |  | ns |
| $\overline{\mathrm{CAS}}$ Hold Time Referenced to $\overline{\mathrm{RAS}}$ ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh) | ${ }^{\text {t }} \mathrm{FCH}$ | 20 |  | 25 |  | 30 |  | ns |
| $\overline{\mathrm{RAS}}$ Precharge to $\overline{\mathrm{CAS}}$ Hold Time (Refresh cycles) | $\mathrm{t}_{\text {RPC }}$ | 10 |  | 10 |  | 10 |  | ns |
| $\overline{\mathrm{CAS}}$ Precharge Time (CAS-before-RAS cycles) | ${ }^{\text {t CPR }}$ | 30 |  | 30 |  | 30 |  | ns |
| $\overline{\mathrm{OE}}$ to $\overline{\mathrm{RAS}}$ in active Set Up Time | toes | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{D}_{\text {IN }}$ to $\overline{\mathrm{CAS}}$ Delay Time 11 | $\mathrm{t}_{\text {DzC }}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{D}_{\text {IN }}$ to $\overline{O E}$ Delay Time | $t_{\text {Dzo }}$ | 0 |  | 0 |  | 0 |  | ns |
| Refresh Counter Test Cycle Time 112 | ${ }^{\text {t }}$ RTC | 375 |  | 430 |  | 505 |  | ns |
| Refresh Counter Test Cycle RAS Pulse Width | ${ }^{\text {trras }}$ | 285 | 10000 | 330 | 10000 | 395 | 10000 | ns |
| Refresh Counter Test $\overline{\mathrm{CAS}}$ Precharge Time | ${ }^{\text {t }}$ CPT | 50 |  | 60 |  | 70 |  | ns |

## Notes:

1 An initial pause of $200 \mu \mathrm{~s}$ is required after power-up followed by any $8 \overline{\mathrm{RAS}}$ cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of $8 \overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ initialization cycles instead of $8 \overline{\mathrm{RAS}}$ cycles are required.
2 AC characteristics assume $\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}$.
3. $\mathrm{V}_{I H}(\min )$ and $\mathrm{V}_{I L}(\max )$ are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{I H}(\min )$ and $V_{I L}(\max )$.
4 Assumes that $t_{R C D} \leqq t_{R C D}$ (max). If $t_{R C D}$ is greater than the maximum recommended value shown in this table, $t_{\text {RAC }}$ will be increase by the amount that $t_{\text {RCD }}$ exceeds the value shown.
5. Assumes that $\mathrm{t}_{\mathrm{RCD}} \geqq \mathrm{t}_{\mathrm{RCD}}$ (max).

6 Measured with a load equivalent to 2 TTL loads and 100 pF .
7 Operation within the $t_{R C D}$ (max) limit insures that $t_{\text {RAC }}$ (max) can be met. $t_{\text {RCD }}$ (max) is specified as a reference point only; if $\mathrm{t}_{\mathrm{RCD}}$ is greater than the specified $t_{R C D}(\max )$ limit, then access time is controlled exclusively by $t_{C A C}$.
$8 \mathrm{t}_{\mathrm{RCD}}(\mathrm{min})=\mathrm{t}_{\text {RAH }}(\min )+2 \mathrm{t}_{\mathrm{T}}\left(\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}\right)+\mathrm{t}_{\mathrm{ASC}}(\min )$
9 Either $t_{\text {RRH }}$ or $t_{\text {RCH }}$ must be satisfied for a read cycle.
$10 \mathrm{t}_{\text {wCs }}$ is not restrictive operating parameter. It is included in the data sheet as electrical characteristics only. Even if $\mathrm{t}_{\mathrm{WCS}} \leqq \mathrm{t}_{\mathrm{WCS}}(\mathrm{min})$, the write cycle can be excuted by satisfying $\mathrm{t}_{\text {RWL }}$ or $\mathrm{t}_{\mathrm{CWL}}$ specification.
11 Either $\mathrm{t}_{\mathrm{DZC}}$ or $\mathrm{t}_{\mathrm{DRO}}$ must be satisfied for all cycles.
12 Refresh Counter Test Cycle only.



Note: 1) When $\overline{O E}$ is kept high through a cycle, the $D O$ pins are kept high- $Z$ state.



Note: 1) When $\overline{\mathrm{OE}}$ is kept high through a cycle, the $D Q$ pins are kept high-Z state.





## DESCRIPTION

## Address Inputs:

A total of sixteen binary input address bits are required to decode parallel 4 bits of 262,144 storage cell locations within the MB 81464.
Eight row-address bits are established on the input pins ( $A_{0}$ through $A_{7}$ ) and latched with the Row Address Strobe ( $\overline{\mathrm{RAS}}$ ). The eight column-address bits are established on the input pins ( $A_{0}$ through $A_{7}$ ) and latched with the Column Address Strobe ( $\overline{\mathrm{CAS}}$ ).
The row and column address inputs must be stable on or before the falling edge of $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$, respéectively. $\overline{\text { CAS }}$ is internally inhibited (or "gated") by $\overline{\mathrm{RAS}}$ to permit triggering of $\overline{\mathrm{CAS}}$ as soon as the Row Address Hold Time ( $\mathrm{t}_{\text {RAH }}$ ) specification has been satisfied and the address inputs have been changed from row-addresses to columnaddresses.

Write Enable:
The read mode or write mode is selected with the Write Enable ( $\overline{W E}$ ) input. A high on WE selects read mode and low selects write mode. The data inputs are disabled when the read mode is selected. When $\overline{\mathrm{WE}}$ goes low prior to $\overline{\mathrm{CAS}}$, dataouts will remain in the high-impedance state allowing a write cycle.

## Data Pins:

## Data Inputs;

Data are written during a write or read-modify-write cycle. The later falling edge of CAS or WE strobes data into the on-chip data latches. In an early-write cycle, $\overline{W E}$ is brought low prior to $\overline{\mathrm{CAS}}$ and the data is strobed by $\overline{\mathrm{CAS}}$ with setup and hold times referenced to $\overline{\mathrm{CAS}}$. In a read-modify-write cycle, thus the data will be strobed by WE with set-up and hold times referenced to $\overline{W E}$.
In a read-modify-write cycle, $\overline{\mathrm{OE}}$ must
be low after $t_{D z o}$ to change the data pins from input mode to output mode and then $\overline{\mathrm{OE}}$ must be changed to low before $\mathrm{t}_{\mathrm{OED}}$ to return the data pins to input mode. In an early write cycle, data pins are in input mode regardless of the status of $\overline{\mathrm{OE}}$.

## Data Outputs;

The three-state output buffers provide direct TTL compatibility with a fan out of two standard TTL loads. Data-out are the same polarity as data-in. The outputs are in the high-impedance state until $\overline{\mathrm{CAS}}$ is brought low. In a read cycle, the outputs go active after the access time interval $t_{\text {RAC }}$ and $t_{\text {OEA }}$ are satisfied. The outputs become valid after the access time has elapsed and remain valid while $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{OE}}$ are low. In a read operation, either $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CAS}}$ returning high brings the outputs into the high impedance state.

## MB 81464-10 MB 81464-12 MB 81464-15



Output Enable:
The $\overline{\mathrm{OE}}$ controls the impedance of the output buffers. In the high state on $\overline{\mathrm{OE}}$, the output buffers are high impedance state. In the low state on $\overline{\mathrm{OE}}$, the output buffers are low impedance state. But in early write cycle, the output buffers are in high impedance state even if $\overline{\mathrm{OE}}$ is low. In the page mode read cycle, $\overline{O E}$ can be allowed low through the cycle. In the page mode early write cycle, $\overline{\mathrm{OE}}$ can be allowed high throughout the cycle. In the page mode read-modify-write or delayed write cycle, $\overline{\mathrm{OE}}$ must be changed from low to high with toed.

## Page Mode:

Page Mode operation permits strobing the row-address into the MB81464 while maintaining $\overline{R A S}$ at a low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the falling edge of $\overline{\text { RAS }}$ is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

## Refresh;

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses ( $A_{0}$ through $A_{7}$ ) at least every four milliseconds.
The MB81464 offeres the following three types of refresh.

## $\overline{\text { RAS }}$-Only Refresh:

$\overline{\text { RAS }}$-only refresh avoids any output during refresh because the output buffuers are in the high impedance state unless $\overline{\text { CAS }}$ is brought low. Strobing
each of 256 row-addresses with $\overline{\mathrm{RAS}}$ will cause all bits in each row to be refreshed.
Further $\overline{R A S}$-only refresh results in a substantial reduction in power dissipation.

## $\overline{\text { CAS-before- }} \overline{\mathrm{RAS}}$ Refresh;

$\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refreshing available on the MB 81464 offers an alternate refresh method. If $\overline{\mathrm{CAS}}$ is held low for the specified period ( $\mathrm{t}_{\mathrm{FCS}}$ ) before $\overline{\mathrm{RAS}}$ goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and a internal refresh operation takes place.
After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh operation.

## Hidden Refresh:

Hidden refresh cycle may take place while maintaining latest valid data at the output by extending $\overline{\mathrm{CAS}}$ active time.
In MB 81464, hidden refresh means $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh and the internal refresh addresses from the counter are used to refresh addresses i.e., it doesn't need to apply refresh addresses, because $\overline{\mathrm{CAS}}$ is always low when $\overline{\mathrm{RAS}}$ goes to low in the cycle.

## $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ Refresh Counter Test

 Cycle:A special timing sequence using $\overline{\mathrm{CAS}}$ -before- $\overline{\mathrm{RAS}}$ counter test cycle provides a convenient method of verifying the functionality of $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh activated circuitry. After the $\overline{\text { CAS-before- } \overline{\mathrm{RAS}} \text { refresh operation, if }}$
$\overline{\mathrm{CAS}}$ goes to high and goes to low again while $\overline{R A S}$ is held low, the read and write operation are enabled. This is shown in the $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ counter test cycle timing diagram. A memory cell address, consisting of a row address ( 9 bits) and a column address ( 9 bits), to be accessed can be defined as follows:
*A ROW ADDRESS - All bits are defined by the refresh counter.
*A COLUMN ADDRESS - All the bits $A_{0}$ to $A_{7}$ are defined by latching levels on $A_{0}$ to $A_{7}$ at the second falling edge of $\overline{\mathrm{CAS}}$.

## Suggested $\overline{\text { CAS-before- } \overline{R A S}}$ Counter

## Test Procedure

The timing, as shown in the $\overline{\mathrm{CAS}}$-before$\overline{\text { RAS }}$ Counter Test Cycle, is used for the following operations:

1) Initialize the internal refresh address counter by using eight $\overline{\mathrm{CAS}}$-before$\overline{\text { RAS }}$ refresh cycles.
2) Throughout the test, use the same column address.
3) Write "low" to all 256 row address on the same column address by using normal early write cycles.
4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter.
5) Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
6) Complement the test pattern and repeat step 3), 4) and 5).

Fig. 2 - CURRENT WAVEFORM ( $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )


FUJITSU


## TYPICAL CHARACTERISTICS CURVES

Fig. 3 - NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE


Fig. 5 - OPERATING CURRENT vs. CYCLE RATE


Fig. 7 - OPERATING CURRENT
vs. AMBIENT TEMPERATURE


Fig. 4 - NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE


Fig. 6 - OPERATING CURRENT
vs. SUPPLY VOLTAGE


Fig. 8 - STANDBY CURRENT vs. SUPPLY VOLTAGE


Fig. 9 - STANDBY CURRENT vs. AMBIENT TEMPERATURE


Fig. 11 - REFRESH CURRENT 1 vs. SUPPLY VOLTAGE


Fig. 13 - PAGE MODE CURRENT


Fig. 10 - REFRESH CURRENT 1


Fig. 12 - PAGE MODE CURRENT vs. CYCLE RATE


Fig. 14 - REFRESH CURRENT 2
vs. CYCLE RATE


Fig. 15 - REFRESH CURRENT 2 vs. SUPPLY VOLTAGE


Fig. 17 - ADDRESS AND DATA INPUT VOLTAGE vs. AMBIENT TEMPERATURE


Fig. 19 - $\overline{R A S}, \overline{C A S}, \overline{W E}$ AND $\overline{O E}$ INPUT voltage vs. AMBIENT TEMPERATURE


Fig. 16 - ADDRESS AND DATA INPUT VOLTAGE vs. SUPPLY VOLTAGE


Fig. 18 - $\overline{R A S}, \overline{C A S}, \overline{W E}$ AND $\overline{O E}$ INPUT VOLTAGE vs. SUPPLY VOLTAGE


Fig. 20 - ACCESS TIME
vs. LOAD CAPACITANCE


Fig. 21 - OUTPUT CURRENT vs. OUTPUT VOLTAGE


Fig. 23 - SUBSTRATE VOLTAGE


Fig. 22 - OUTPUT CURRENT vs. OUTPUT VOLTAGE


Fig. 24 - CURRENT WAVEFORM


## PACKAGE DIMENSIONS

(Suffix: -P)


## PACKAGE DIMENSIONS

(Suffix: -PD)


## PACKAGE DIMENSIONS <br> (Suffix: -PSZ)




MB 81464-10
MB 81464-12
MB 81464-15

## PACKAGE DIMENSIONS <br> (Suffix: -C)



18-LEAD CERAMIC (METAL SEAL) DUAL IN-LINE PACKAGE (CASE No.: DIP-18C-A01)


## Section 2

CMOS DRAMs - At a Glance

| Page | Device | Maximum Access Tlme ( ns ) | Capacity | Package Options |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2-3 | MB81C258-10 | 100 | 262144 bits | 16-pin | Plastic | DIP |
|  | -12 -15 | $120$ | (262144w $\times 1$ b) | 18-pin | Plastic | LCC |
| 2-25 | MB81C466-10 | 100 | 262144 bits | 18-pin | Plastic | DIP |
|  | -12 | 120 | (65536w $\times 4$ b) | 18-pin | Ceramic | DIP |
|  | -15 | 150 |  | 20-pin | Plastic | ZIP |
| 2-41 | MB81C1000-70 | 70 | 1048576 bits | 18-pin | Plastic | DIP |
|  | -80 | 80 | (1048576w $\times 1 \mathrm{~b}$ ) | 18-pin | Ceramic | DIP |
|  | -10 | 100 |  | 20-pin | Plastic | ZIP |
|  | -12 | 120 |  | 26-pin | Plastic | LCC |
| 2-61 | MB81C1000A-60 | 60 | 1048576 bits | 18-pin | Plastic | DIP |
|  | -80 | 80 | (1048576w $\times 1 \mathrm{l}$ ) | 18-pin | Ceramic | DIP |
|  | -10 | 100 |  | 20-pin | Plastic | ZIP |
|  |  |  |  | 26-pin | Plastic | LCC |
| 2-63 | MB81C1001-70 | 70 | 1048576 bits | 18-pin | Plastic | DIP |
|  | -80 | 80 | (1048576w $\times 1 \mathrm{~b}$ ) | 18-pin | Ceramic | DIP |
|  | -10 | 100 |  | 20-pin | Plastic | ZIP |
|  | -12 | 120 |  | 26-pin | Plastic | LCC |
| 2-83 | MB81C1001A-60 | 60 | 1048576 bits | 18-pin | Plastic | DIP |
|  | -80 | 80 | (1048576w $\times 1 \mathrm{~b}$ ) | 18-pin | Ceramic | DIP |
|  | -10 | 100 |  | 20-pin | Plastic | ZIP |
|  |  |  |  | 26-pin | Plastic | LCC |
| 2-85 | MB81C1002-70 | 70 | 1048576 bits | 18-pin | Plastic | DIP |
|  | -80 | 80 | (1048576w $\times 1 \mathrm{~b}$ ) | 18-pin | Ceramic | DIP |
|  | -10 | 100 |  | 20-pin | Plastic | ZIP |
|  | -12 | 120 |  | 26-pin | Plastic | LCC |
| 2-109 | MB81C1002A-60 | 60 | 1048576 bits | 18-pin | Plastic | DIP |
|  | -80 | 80 | (1048576w $\times 1 \mathrm{lb}$ ) | 18-pin | Ceramic | DIP |
|  | -10 | 100 |  | 20-pin | Plastic | ZIP |
|  |  |  |  | 26-pin | Plastic | LCC |
| 2-111 | MB81C4256-70 | 60 | 1048576 bits | 20-pin | Plastic | DIP |
|  | -80 | $80$ | (262144w $\times 4$ b) | $20-\mathrm{pin}$ | Ceramic | DIP, ZIP |
|  | -10 -12 | $100$ |  | 26-pin | Plastic | LCC |
|  | -12 | 120 |  |  |  |  |
| 2-135 | MB81C4256A-60 | 60 | 1048576 bits | 20-pin | Plastic | DIP, ZIP |
|  | -80 | 80 | (262144w $\times 4 \mathrm{~b}$ ) | 20-pin | Ceramic | DIP |
|  | -10 | 100 |  | 26-pin | Plastic | LCC |
| 2-137 | MB81C4257-85 | 85 | 1048576 bits | 20-pin | Plastic | DIP,ZIP |
|  | -10 | 100 | (262144w $\times 4$ b) | 20-pin | Ceramic | DIP |
|  | -12 | 120 |  | 26-pin | Plastic | LCC |
| 2-161 | MB81C4258-70 | 70 | 1048576 bits | 20-pin | Plastic | DIP, ZIP |
|  | -80 | 80 | (262144w $\times 4 \mathrm{~b}$ ) | 20-pin | Ceramic | DIP |
|  | -10 | 100 |  | 26-pin | Plastic | LCC |
|  | -12 | 120 |  |  |  |  |
| 2-185 | MB81C4258A-60 | 60 | 1048576 bits | 20-pin | Plastic | DIP, ZIP |
|  | -80 | 80 | (262144w $\times 4$ b) | 20-pin | Ceramic | DIP |
|  | -10 | 100 |  | 26-pin | Plastic | LCC |
| 2-187 | MB814100 -80 | 80 | 4194304 bits | 18-pin | Plastic | DIP |
|  | -10 | 100 | (4194304w $\times 1 \mathrm{l}$ ) | 20-pin | Plastic | ZIP |
|  | -12 | 120 |  | 26-pin | Plastic | LCC |
| 2-207 | MB814400-80 | 80 | 4194304 bits | 20-pin | Plastic | DIP, ZIP |
|  | -10 | 100 | (1048576 $\times 4 \mathrm{~b}$ ) | 26-pin | Plastic | LCC |
|  | -12 | 120 |  |  |  |  |

# 262144 BIT CMOS STATIC COLUMN DYNAMIC RAM 

## 262,144 x 1 BIT CMOS STATIC COLUMN DYNAMIC RAM

The Fujitsu MB 81 C 258 is CMOS static column dynamic random access memory, SC-DRAM, which is organized as 262144 word by 1 bit. This SC-DRAM is designed for high speed, high performance applications such as main frame memory, buffer memory, and video memory, and for applications to battery backed-up systems where very low power dissipation and compact layout is required.
The advantage of SC-DRAM is achieving the static mode operation such as read, write and read-modify-write cycles in spite of dynamic RAM and the fast read and write operation can be performed by this mode.
The MB 81C258 is fabricated using silicon gate CMOS process. Since the CMOS circuit dissipates very small power, it can be easily used in battery backed-up application system such as hand held computer.
The MB 81C258 is pin compatible with HM 51258.
Alf inputs and outputs are TTL compatible.

- $262144 \times 1$ SC-DRAM, 16-pin DIP/18-pin PLCC
- Silicon-gate, CMOS, single transistor cell
- Row Access Time ( $t_{\text {RAC }}$ ),

100 ns max. (MB 81C258-10)
120 ns max. (MB 81C258-12)
150 ns max. (MB 81C258-15)

- Random Cycle Time ( $\mathrm{t}_{\mathrm{Rc}}$ ),

200 ns min. (MB 81C258-10)
230 ns min. (MB 81C258-12) 260 ns min. (MB 81C258-15)

- Address Access Time ( $t_{A A}$ ),

45 ns max. (MB 81C258-10)
55 ns max. (MB 81C258-12)
70 ns max. (MB 81C258-15)

- Static Mode Cycle Time ( $\mathrm{t}_{\mathrm{sc}}$ ),

50 ns min. (MB 81C258-10)
60 ns min . (MB 81C258-12)
75 ns min. (MB 81C258-15)

## ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Voltage on any pin relative to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage on $\mathrm{V}_{\text {CC }}$ relative to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {CC }}$ | -1 to +7 | V |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | 1.0 | W |
| Short Circuit output current |  | 50 | mA |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- Low Power Dissipation

330 mW max. (MB 81C258-10)
275 mW max. (MB 81C258-12)
248 mW max. (MB 81C258-15)
11 mW max. (TTL level input)
1.65 mW max. (CMOS level input)

- Single 5 V supply, $\pm 10 \%$ tolerance
- $32 \mathrm{~ms} / 256$ refresh cycles
- $\overline{\mathrm{RAS}}-\mathrm{Only}, \overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$, and Hidden refresh capability
- Standard 16-pin Plastic DIP (Suffix: -P)
- Standard 18-pin Plastic LCC (Suffix: -PD)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 - BLOCK DIAGRAM


CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Parameter | Symbol | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input Capacitance, $A_{O}$ to $A_{8}$ and $\mathrm{D}_{\text {IN }}$ | $\mathrm{C}_{\text {IN } 1}$ | - | 7 | pF |
| Input Capacitance, $\overline{\text { RAS, } \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}}$ | $\mathrm{C}_{\text {IN } 2}$ | - | 10 | pF |
| Output Capacitance, $\mathrm{D}_{\text {OUT }}$ | $\mathrm{C}_{\text {OUT }}$ | - | 7 | pF |

## RECOMMENDED OPERATING CONDITIONS

(Referenced to $\mathrm{V}_{\mathrm{ss}}$ )

| Parameter | Symbol | Min | Typ | Max | Unit | Operating <br> Temperature |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\begin{aligned} & \mathrm{v}_{\mathrm{cc}} \\ & \mathrm{v}_{\mathrm{ss}} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 0 \end{aligned}$ | V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Input High Voltage, all inputs | $V_{1 H}$ | 2.4 | - | 6.5 | V |  |
| Input Low Voltage, all inputs | $V_{\text {IL }}$ | -1.0 | - | 0.8 | V |  |

## DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted)

| Parameter |  | Conditions | Symbol | Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| Operating Current* (Average power supply current) | MB81C258-10 |  | $\overline{\overline{C A S}}=V_{I L} \text { or } V_{I H} \text {, }$ <br> $\overline{\mathrm{RAS}}$ cycling; $\mathrm{t}_{\mathrm{RC}}=\min$ | Isc1 | - | 60 | mA |
|  | MB81C258-12 | - |  |  | 50 |  |  |
|  | MB81C258-15 | - |  |  | 45 |  |  |
| Standby Current (Power supply current) | TTL level | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$ | $I_{\text {cc2 }}$ | - | 2.0 | mA |  |
|  | CMOS level | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}} \geqq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ |  | - | 0.3 |  |  |
| Static Mode Current* | MB81C258-10 | $\begin{aligned} & \overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{1 \mathrm{~L}}, \\ & \overline{\mathrm{RAS}} \text { cycling; } \mathrm{t}_{\mathrm{SC}}=\text { min. } \end{aligned}$ | Icc3 | - | 40 |  |  |
|  | MB81C258-12 |  |  | - | 35 | mA |  |
|  | MB81C258-15 |  |  | - | 30 |  |  |
| $\overline{\text { CAS }}$-before- $\overline{\text { RAS }}$ Refresh Current* (Average power current) | MB81C258-10 | $\overline{\text { RAS }}$ cycling, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$;$\mathrm{t}_{\mathrm{RC}}=\min$ | 'cc4 | - | 55 |  |  |
|  | MB81C258-12 |  |  | - | 45 | mA |  |
|  | MB81C258-15 |  |  | - | 40 |  |  |
| Input Leakage Current |  | $\begin{aligned} & 0 \mathrm{~V} \leqq \mathrm{~V}_{\text {IN }} \leqq 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \text {; pins not } \\ & \text { under test }=0 \mathrm{~V} \end{aligned}$ | $1 /(L)$ | -10 | 10 | $\mu \mathrm{A}$ |  |
| Output Leakage Current |  | $0 \mathrm{~V} \leqq \mathrm{~V}_{\text {OUT }} \leqq 5.5 \mathrm{~V}$ <br> Data out disabled | Io(L) | -10 | 10 |  |  |
| Output High Voltage |  | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - |  |  |
| Output Low Voltage |  | $\mathrm{I}_{\mathrm{OL}}=4.2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 |  |  |

NOTE: *; I CC depends on the output load operating speed. The specified values are with the output pin open.

## AC CHARACTERISTICS

(At Recommended operating conditions unless otherwise noted) Notes 1,2

| Parameter NOTES | Symbol | MB 81C258-10 |  | MB 81C258-12 |  | MB 81C258-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Time Between Refresh | $\mathrm{t}_{\text {REF }}$ | - | 32 | - | 32 | - | 32 | ms |
| Random Read/Write Cycle Time | $\mathrm{t}_{\text {RC }}$ | 200 | - | 230 | - | 260 | - | ns |
| Read-Modify-Write Cycle Time | $t_{\text {RWC }}$ | 245 | - | 285 | - | 325 | - | ns |
| Access Time from $\overline{\mathrm{RAS}}$ - 35 | $\mathrm{t}_{\text {RAC }}$ | - | 100 | - | 120 | - | 150 | ns |
| Access Time from $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\mathrm{CAC}}$ | - | 25 | - | 30 | - | 35 | ns |
| Output Buffer Turn off Delay Time | $\mathrm{t}_{\text {OFF }}$ | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| Transition Time | ${ }_{\text {t }}$ | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| Column Address Access Time 45 | $t_{\text {A }}$ | - | 45 | - | 55 | - | 70 | ns |
| Output Hold Time from Column Address Change | ${ }^{\text {t }} \mathrm{AOH}$ | 5 | - | 5 | - | 5 | - | ns |
| Access Time from $\overline{\text { WE }}$ Precharge | ${ }^{\text {W WPA }}$ | - | 25 | - | 30 | - | 35 | ns |
| Access Time Relative to last Write | ${ }^{\text {t }}$ ALW | - | 90 | - | 110 | - | 140 | ns |
| Write Latched Data Hold Time | $\mathrm{t}_{\text {WOH }}$ | 0 | - | 0 | - | 0 | - | ns |
| $\overline{\mathrm{RAS}}$ Precharge Time | $\mathrm{t}_{\text {RP }}$ | 90 | - | 100 | - | 100 | - | ns |
| $\overline{\text { RAS Pulse Width }}$ | $\mathrm{t}_{\text {RAS }}$ | 65 | 100000 | 75 | 100000 | 95 | 100000 | ns |
| $\overline{\text { RAS }}$ Hold Time | $\mathrm{t}_{\text {RSH }}$ | 25 | - | 30 | - | 35 |  | ns |
| CAS Pulse Width (Read) | ${ }^{\text {t }}$ CAS | 25 | 100000 | 30 | 100000 | 35 | 100000 | ns |
| $\overline{\text { CAS Pulse Width (Write) }}$ | ${ }^{\text {t }}$ CAS | 15 | 100000 | 20 | 100000 | 25 | 100000 | ns |
| $\overline{\text { CAS Hold Time (Read) }}$ | ${ }^{\text {t }}$ CSH | 100 | - | 120 | - | 150 | - | ns |
| $\overline{\mathrm{CAS}}$ Hold Time (Write) | ${ }^{\text {t }}$ CSH | 80 | - | 95 | - | 115 | - | ns |
| $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delay Time | $\mathrm{t}_{\mathrm{RCD}}$ | 25 | 75 | 25 | 90 | 30 | 115 | ns |
| $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Set Up Time | ${ }^{\text {t }}$ CRS | 20 | - | 25 | - | 30 | - | ns |
| Row Address Set Up Time | $\mathrm{t}_{\text {ASR }}$ | 0 | - | 0 | - | 0 | - | ns |
| Row Address Hold Time | $t_{\text {RAH }}$ | 15 | - | 15 | - | 20 | - | ns |
| Column Address Set Up Time 7 | ${ }^{\text {tasc }}$ | 0 | - | 0 | - | 0 | - | ns |
| Column Address Hold Time 7 | ${ }^{\text {t }}$ CAH | 20 | - | 25 | - | 30 | - | ns |
| RAS to Column Address Delay Time | $t_{\text {RAD }}$ | 20 | 55 | 20 | 65 | 25 | 80 | ns |
| Column Address Hold Time Reference to $\overline{R A S}$ | ${ }^{t}{ }_{\text {AR }}$ | 100 | - | 120 | - | 150 | - | ns |
| Write Address Hold Time Referenced to $\overline{\text { RAS }}$ | ${ }^{\text {t }}$ AWR | 80 | - | 90 | - | 110 | - | ns |
| Read Address to $\overline{\mathrm{RAS}}$ Lead Time | $\mathrm{t}_{\text {RAL }}$ | 45 | - | 55 | - | 70 | - | ns |
| Column Address Hold Time Referenced to $\overline{\text { RAS }}$ Rising Time | ${ }^{\text {t AHR }}$ | 15 | - | 15 | - | 20 | - | ns |

## AC CHARACTERISTICS (Cont'd)

(At Recommended operating conditions unless otherwise noted) Notes 1, 2

| Parameter NOTES | Symbol | MB 81C258-10 |  | MB 81C258-12 |  | MB 81C258-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Last Write to Column Address Delay Time | $t_{\text {LWAD }}$ | 20 | 45 | 20 | 55 | 25 | 70 | ns |
| Column Address Hold Time Referenced to Last Write | ${ }^{\text {t }}$ HLW | 90 | - | 110 | - | 140 | - | ns |
| Read Command Set Up Time Referenced to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\mathrm{RCS}}$ | 0 | - | 0 | - | 0 | - | ns |
| Read Command Hold Time Referenced to $\overline{\text { RAS }}$ | $t_{\text {RRH }}$ | 10 | - | 10 | - | 10 | - | ns |
| Read Command Hold Time Referenced to $\overline{\mathrm{CAS}}$ | $t_{\text {RCH }}$ | 0 | - | 0 | - | 0 | - | ns |
| WE Pulse Width | ${ }^{t}{ }_{\text {wp }}$ | 15 | - | 20 | - | 25 | - | ns |
| WE Inactive Time | ${ }^{\text {w }}$ w | 15 | - | 20 | - | 25 | - | ns |
| Write Command Hold Time | ${ }^{\text {W WCH }}$ | 15 | - | 20 | - | 25 | - | ns |
| Write Command to $\overline{\text { RAS }}$ Lead Time | $t_{\text {RWL }}$ | 25 | - | 30 | - | 35 | - | ns |
| Write Command to CAS Lead Time | ${ }^{\text {t }}$ W $\mathrm{WL}_{\text {L }}$ | 25 | - | 30 | - | 35 | - | ns |
| $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{WE}}$ Delay Time 14 | $t_{\text {RWD }}$ | 100 | - | 120 | - | 150 | - | ns |
| $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{WE}}$ Delay Time | ${ }^{\text {t }}{ }_{\text {W }}{ }^{\text {d }}$ | 25 | - | 30 | - | 35 | - | ns |
| Column Address to $\overline{W E}$ Delay Time | ${ }^{\text {tawD }}$ | 45 | - | 55 | - | 70 | - | ns |
| $\overline{\mathrm{RAS}}$ to Second Write Delay Time | $t_{\text {RSWD }}$ | 105 | - | 125 | - | 155 | - | ns |
| Write Command Hold Time Referenced to $\overline{\text { RAS }}$ | ${ }^{\text {w }}$ WCR | 80 | - | 95 | - | 115 | - | ns |
| $\overline{\text { RAS }}$ Precharge Time from Last Write | $\mathrm{t}_{\text {RPLW }}$ | 135 | - | 155 | - | 165 | - | ns |
| Write Set Up Time for Output Disable | ${ }^{\text {tws }}$ | 0 | - | 0 | - | 0 | - | ns |
| Write Hold Time for Output Disable | ${ }^{\text {tw }}$ H | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{D}_{\text {IN }}$ Set Up Time | ${ }^{\text {t }}$ S | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{D}_{\text {IN }}$ Hold Time | ${ }^{\text {t }}$ DH | 20 | - | 25 | - | 30 | - | ns |
| $D_{\text {IN }}$ Hold Time Reference to RAS | ${ }^{\text {D }}$ DHR | 80 | - | 90 | - | 110 | - | ns |
| Refresh Set Up Time for CAS Referenced to $\overline{\text { RAS }}$ ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) | $\mathrm{t}_{\mathrm{FCS}}$ | 20 | - | 25 | - | 30 | - | ns |

## AC CHARACTERISTICS (Cont'd)

(At Recommended operating conditions unless otherwise noted) Notes 1.2

| Parameter | NOTES | Symbol | MB 81C258-10 |  | MB 81C258-12 |  | MB 81C258-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| Refresh Hold Time for $\overline{\text { CAS }}$ <br> Referenced to $\overline{\text { RAS }}$ <br> ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) |  | ${ }^{\text {t }} \mathrm{FCH}$ | 20 | - | 25 | - | 30 | - | ns |
| $\overline{\mathrm{CAS}}$ Precharge Time ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) |  | ${ }^{t}{ }_{\text {CPR }}$ | 20 | - | 25 | - | 30 | - | ns |
| $\overline{\text { RAS }}$ Precharge Time to $\overline{\text { CAS }}$ Active Time (Refresh cycles) |  | $\mathrm{t}_{\text {RPC }}$ | 20 | - | 20 | - | 20 | - | ns |
| Static Mode Read/Write Cycle Time |  | ${ }^{\text {tsc }}$ | 50 | - | 60 | - | 75 | - | ns |
| Static Mode Read-ModifyWrite Cycle Time |  | ${ }^{\text {ts }}$ RWC | 95 | - | 115 | - | 145 | - | ns |
| Static Mode $\overline{\text { CAS }}$ Precharge Time |  | ${ }^{t}{ }_{C P}$ | 15 | - | 20 | - | 25 | - | ns |
| Refresh Counter Test Cycle Time | 15 | ${ }^{\text {tric }}$ | 440 | - | 520 | - | 610 | - | ns |
| Refresh Counter Test $\overline{\text { RAS }}$ Pulse Width | 15 | ${ }^{\text {ttras }}$ | 340 | 10000 | 410 | 10000 | 500 | 10000 | ns |
| Refresh Counter Test $\overline{\mathrm{CAS}}$ Precharge Time | 15 | ${ }^{\text {c }}$ CPT | 50 | - | 60 | - | 70 | - | ns |
| Refresh Counter Test $\overline{\mathrm{CAS}}$ to Col. Address Delay Time | 15 | ${ }^{\text {t }}$ CADT | - | 100 | - | 120 | - | 150 | ns |
| Refresh Counter Test Access Time from CAS | 15 | ${ }^{\text {t }}$ CACT | - | 135 | - | 165 | - | 205 | ns |
| Refresh Counter Test $\overline{\mathrm{CAS}}$ to $\overline{W E}$ Delay Time | 15 | ${ }^{\text {c }}$ CWDT | 135 | - | 165 | - | 205 | - | ns |

NOTES:
1 An Initial pause ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$ ) of $200 \mu \mathrm{~s}$ is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
2 AC characteristics assume $\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}, \mathrm{~V}_{I N}=0 \mathrm{~V}$ to $3 \mathrm{~V}, \mathrm{~V}_{1 H}=2.4 \mathrm{~V}$, $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$.
3 Assumes that $t_{R A D} \leq t_{R A D}(\max )$. If $t_{R A D}$ is greater than the maximum recommended value shown in this table, $t_{\text {RAC }}$ will be increased by the amount that $t_{\text {RAD }}$ exceeds the value shown.
4 Assumes that $t_{\text {RAD }} \geq t_{\text {RAD }}$ (max).
5 Measured with a load equivalent to 2 TTL loads and 100 pF .
6 Assumes that $t_{\text {LWAD }} \leq \mathrm{t}_{\text {LWAD }}$ (max). If $\mathrm{t}_{\text {LWAD }}$ is greater than the maximum recommended value shown in this table, $\mathrm{t}_{\mathrm{AL}} \mathrm{W}$ will be increased by the amount that $\mathrm{t}_{\text {LWAD }}$ exceeds the value shown. 7 Write Cycle Only.
8 Operation within the $t_{\text {RAD }}$ (max) limit insures that $t_{\text {RAC }}$ (max) can be met. $\mathrm{t}_{\text {RAD }}$ (max) is specified as a reference point only;
if $t_{\text {RAD }}$ is greater than the specified $t_{\text {RAD }}$ (max) limit, then access time is controlled by $t_{A A}$.
$9 \mathrm{t}_{\text {RAD }}(\min )=\mathrm{t}_{\text {RAH }}(\min )+\mathrm{t}_{\mathrm{T}}\left(\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}\right)$
$10 t_{A H R}$ is specified to latch column address by the rising edge of RAS.
11 Operation within the $\mathrm{t}_{\text {LWAD }}$ (max) limit insures that $\mathrm{t}_{\mathrm{ALW}}$ (max) can be met. I LWAD (max) is specified as a reference point only; if $t_{\text {LWAD }}$ is greater than the specified $t_{\text {LWAD }}$ (max) limit, then access time is controlled by $t_{A A}$.
$12 \mathrm{t}_{\text {LWAD }}(\min )=\mathrm{t}_{\mathrm{CAH}}(\mathrm{min})+\mathrm{t}_{\mathrm{T}}\left(\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}\right)$.
13 Either $t_{\text {RRH }}$ or $t_{\text {RCH }}$ must be satisfied for a read cycle.
$14 \mathrm{t}_{\text {WS }}, \mathrm{t}_{\mathrm{WH}}$, and $\mathrm{t}_{\text {RWD }}$ are specified as a reference point only. If $\mathrm{t}_{W S} \geq \mathrm{t}_{W S}(\min )$ and $\mathrm{t}_{W H} \geq \mathrm{t}_{W H}(\mathrm{~min})$, the data output pin will remain High-Z state throughout entire cycle. It $t_{\text {RWD }} \geq$ $t_{\text {RWD }}(\min )$, The data output will contain data read from the selected cell.
$15 \overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh counter test cycle only.

*; If $t_{R A D} \geq t_{R A D}$ (max), access time is $t_{A A}$.

*; Write Cycle only.

*1; If $t_{w s} \geq t_{w s}(\mathrm{~min})$ and $t_{w H} \geq t_{w H}(\mathrm{~min}), D_{O U t}$ is high-Z.
${ }^{*} 2$; Write Cycle only.


[^2]
*; Invalid Data.

*; If $t_{W S} \geq t_{W S}(\min )$ and $t_{W H} \geq t_{W H}(\min ), D_{O U T}$ is high-Z.


[^3]
$\overline{\text { CAS-before-RAS }}$ Refresh Cycle
(Note; Address, $\overline{W E}, \mathrm{D}_{\text {IN }}=$ Don't Care)




## DESCRIPTION

## Address Inputs:

A total of eighteen binary input address bits are required to decode any one of the 262,144 storage cells within the MB 81C258. Nine row address bits are established on the address input pins ( $A_{0}$ to $A_{8}$ ) and latched with the Row Address Strobe ( $\overline{\mathrm{RAS}}$ ). The nine column address bits are established on the address input pins ( $A_{0}$ to $A_{8}$ ) after the Row Address Hold Time has been satisfied. In read cycle, the column address are not latched by the Column Address Strobe ( $\overline{\mathrm{CAS}}$ ), so the column address must be stable until the output becomes valid. In write cycle, the column addresses are latched by the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{W E}$.

## Write Enable:

Read or Write cycle is selected with the $\overline{W E}$ inputs. A high on $\overline{W E}$ selects read cycle and low selects write cycle. The write operation is asserted on the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{\mathrm{WE}}$ (Both $\overline{\mathrm{CAS}}$ and $\overline{W E}$ are low). The time period of the write operation is determined by internal circuit, thus next write operation will be inhibited during the write operation.

## Data Input:

Data is written into the MB 81C258 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{\mathrm{WE}}$.

## Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output is in high impedance state until $\overline{\mathrm{CAS}}$ is brought low. In a read cycle, the access time is determined by the following conditions: 1. $t_{R A C}$ from the falling edge of $\overline{R A S}$.
2. $t_{A A}$ from the column address inputs.
3. ${ }^{C A C}$ from the falling edge of $\overline{C A S}$.

When both $t_{R C D}$ and $t_{R A D}$ satisfy their maximum limits, $t_{R A C}=t_{R C D}{ }^{+t_{C A C}}$ or $t_{R A C}=t_{R A D}+t_{A A}$.
Data output remains valid while the column address inputs are kept constant. However, when $\overline{\mathrm{CAS}}$ goes high, the output returns to high impedance state. In the static mode, the output
data is internally latched by the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{\mathrm{WE}}$ and remains valid internally until either returns to high.

## Static Mode:

The static mode operation allows continuous read, write, or read-modifywrite cycle within a row by applying new column address. In the static mode, $\overline{\mathrm{CAS}}$ can be kept low throughout static mode operation. The following four cycles are allowed in the static mode.

1. Static mode read cycle;

In a static mode read cycle, the access time is $t_{\text {RAC }}$ from the falling edge of $\overline{R A S}$ or $t_{A A}$ from the column address input. The data remains valid for a time $t_{A O H}$ after the column address is changed.
2. Static mode write cycle,

In a static mode write cycle, the data is written into the cell triggered by the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{W E}$. If both $t_{W S}$ and $t_{W H}$ are greater than their minimum limits, the data output pin is kept high impedance state through the static mode write cycle.
3. Static mode read-modify-write cycle; In the static mode read-modify-write cycle, $\overline{W E}$ goes low after $t_{A W D}$ from the column address inputs and ${ }^{t_{C W D}}$ from the falling edge of $\overline{\mathrm{CAS}}$. The data and column address inputs are strobed and latched by the falling edge a of $\overline{W E}$.
4. Static mode mixed cycle,

In the static mode, read, write, and read-modify-write cycles can be mixed in any order.
In the next read cycle of static mode write cycle or read-modify-write cycle, the access time is determined by the following conditions.

1. ${ }^{\text {ALW }}$ from the falling edge of $\overline{W E}$ at previous write cycle.
2. $t_{A A}$ from the column address inputs.
3. $t_{\text {WPA }}$ from the rising edge of $\overline{W E}$ at the read cycle.
4. $t_{C A C}$ from the falling edge of $\overline{\mathrm{CAS}}$.

## Refresh:

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row addresses ( $A_{0}$ to $A_{7}$ ) at least every 4 ms .

The MB 81C258 offers the following three types of refresh.

1. $\overline{\mathrm{RAS}}$ only refresh;

The $\overline{\operatorname{RAS}}$-only refresh avoids any output during refresh because the output buffer is high impedance state due to $\overline{\mathrm{CAS}}$ high. Strobing of each 256 row address ( $A_{0}$ to $A_{7}$ ) with $\overline{R A S}$ will cause all bits in each row to be refreshed. During $\overline{\mathrm{RAS}}$-only refresh cycle, (either $V_{I H}$ or $V_{I L}$ ) is permitted to $A_{8}$.
2. $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh;

CAS-before-RAS refreshing available on the MB 81C258 offers an alternate refresh method. If $\overline{\mathrm{CAS}}$ is held low for the specified period ( $\mathrm{t}_{\mathrm{FCS}}$ ) before $\overline{R A S}$ goes low, on chip refresh control clock generator and the internal refresh address counter are enabled, and an internal refresh operation is executed. After the refresh operation, the refresh address counter is automatically incremented in preparation for the next $\overline{\mathrm{CAS}}$ -before- $\overline{\mathrm{RAS}}$ refresh.
3. Hidden refresh;

A hidden refresh cycle will be executed while maintaining latest valid data at the output pin by extending the $\overline{\mathrm{CAS}}$ low time. For the MB 81C258, a hidden refresh cycle is $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh. The internal refresh address counter provides the refresh address, as in a normal $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh cycle.

## $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh counter Test:

A special timing sequence using $\overline{\mathrm{CAS}}$ -before- $\overline{\mathrm{RAS}}$ refresh counter test cycle provides a convenient method of verifying the function of $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh activated circuitry. After the $\overline{\mathrm{CAS}}$-before - $\overline{\mathrm{RAS}}$ refresh cycle, if $\overline{\mathrm{CAS}}$ goes to high and goes to low again while $\overline{\mathrm{RAS}}$ is held low, the read and read-modify-write cycles are enabled according to the state of WE. This is shown in the $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ counter test cycle timing diagram. A memory cell address, consisting of a row address ( 9 bits) and a column address ( 9 bits), to be accessed is shown below.
ROW ADDRESS - Bits $A_{0}$ to $A_{7}$ are provided by the refresh counter. The
bits $A_{8}$ is set high internally. COLUMN ADDRESS - All the bits $A_{0}$ to $A_{8}$ are provided by externally after $\mathrm{t}_{\mathrm{CADT}}$.
The recommended procedure of $\overline{\mathrm{CAS}}$ -before- $\overline{\mathrm{RAS}}$ refresh counter test cycle is shown below. The timing of $\overline{\mathrm{CAS}}$ -before- $\overline{R A S}$ refresh counter test cycle should be used.

1) Initialize the internal refresh address
counter by using eight CAS-before$\overline{\mathrm{RAS}}$ refresh cycles.
2) Throughout the test, use the same column address.
3) Using a write cycle, write Os to all 256 row addresses.
4) Using $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh counter test cycle in read-modifywrite mode, read the 0 written in step 3), and simultaneously write a 1
to the same cell. This step is repeated 256 row address generated by internal refresh address counter.
5) Using a normal read cycle, read back the 1 s written in step 4), from all 256 locations.
6) Complement the test pattern and repeat step 3 ), 4), and 5).

Fig. 2 - CURRENT WAVEFORM ( $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )


100ns/Division

## TYPICAL CHARACTERISTICS CURVES

Fig. 3 - NORMALIZED ACCESS TIME ( $\mathrm{t}_{\text {RAC }}$ ) vs SUPPLY VOLTAGE


Fig. 5 - NORMALIZED ACCESS TIME $\left(t_{A A}\right)$ vs SUPPLY VOLTAGE


Fig. 7 - OPERATING CURRENT vs CYCLE RATE

$1 / \mathrm{t}$ RC, CYCLE RATE (MHz)

Fig. 4 - NORMALIZED ACCESS TIME ( $\mathrm{t}_{\text {RAC }}$ ) vs AMBIENT TEMPERATURE


Fig. 6 - NORMALIZED ACCESS TIME ( $\mathrm{t}_{\mathrm{AA}}$ ) vs AMBIENT TEMPERATURE


Fig. 8 - OPERATING CURRENT vs SUPPLY VOLTAGE

$\mathrm{V}_{\mathrm{CC}}$ SUPPLY VOLTAGE (V)

Fig. 9 - OPERATING CURRENT vs AMBIENT TEMPERATURE


Fig. 11 - CMOS STANDBY CURRENT vs SUPPLY VOLTAGE


Fig. 13 - REFRESH CURRENT 1 vs SUPPLY VOLTAGE


Fig. 10 - TTL STANDBY CURRENT vs SUPPLY VOLTAGE


Fig. 12 - STANDBY CURRENT vs AMBIENT TEMPERATURE


Fig. 14 - REFRESH CURRENT 1 vs CYCLE RATE


Fig. 15 - STATIC COLUMN MODE CURRENT vs CYCLE RATE

$1 / \mathrm{tsC}, \mathrm{CYCLE}$ RATE ( MHz )

Fig. 17 - REFRESH CURRENT 2 vs CYCLE RATE


Fig. 19 - ADDRESS AND DATA INPUT VOLTAGE vs SUPPLY VOLTAGE
$V_{I H}$ AND $V_{I L}$, ADDRESS AND DATA

$\mathrm{V}_{\mathrm{CC}}$ SUPPLY VOLTAGE (V)

Fig. 16 - STATIC COLUMN MODE CURRENT vs SUPPLY VOLTAGE

$V_{C C}$ SUPPLY VOLTAGE (V)

Fig. 18 - REFRESH CURRENT 2 vs SUPPLY VOLTAGE

$\mathrm{V}_{\mathrm{CC}}$ SUPPLY VOLTAGE (V)

Fig. 20 - ADDRESS AND DATA INPUT VOLTAGE vs AMBIENT TEMPERATURE


MB81C258-10
MB81C258-12
MB81C258-15

Fig. 21 - $\overline{\text { RAS }}, \overline{\text { CAS }}$ AND $\overline{\text { WE INPUT VOLTAGE }}$ vs SUPPLY VOLTAGE

$\mathrm{V}_{\mathrm{CC}}$ SUPPLY VOLTAGE (V)

Fig. 23 - ACCESS TIME (trAC) vs LOAD CAPACITANCE


Fig. 25 - OUTPUT CURRENT vs OUTPUT VOLTAGE


Fig. 22 - $\overline{\text { RAS }}, \overline{\text { CAS }}$ AND $\overline{\text { WE }}$ INPUT VOLTAGE vs AMBIENT TEMPERATURE


Fig. 24 - ACCESS TIME $\left(t_{A A}\right)$ vs LOAD CAPACITANCE


Fig. 26 - OUTPUT CURRENT vs OUTPUT VOLTAGE

$\mathrm{V}_{\mathrm{OH}}$, OUTPUT VOLTAGE (V)

Fig. 27 - CURRENT WAVEFORM DURING POWER UP (1)


Fig. 28 - CURRENT WAVEFORM DURING POWER UP (2)


## FUNCTIONAL TRUTH TABLE

| Operation Mode | Clock Input |  |  | Address Input |  | Data |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RAS}}$ | $\overline{\mathrm{CAS}}$ | $\overline{W E}$ | Row | Column | Input | Output |
| Standby | H | H | $x$ | $x$ | X | X | High-Z |
| Read Cycle | L | L | H | Valid | Valid | X | Valid |
| Write Cycle | L | L | L | Valid | Valid | Valid | High-Z*1 |
| Static Mode Read Cycle | L | L | H | Valid*2 | Valid | X | Valid |
| Static Mode Write Cycle | L | L | L | Valid*2 | Valid | Valid | High-Z ${ }^{* 1}$ |
| Static Mode Mixed Cycle | L | L | L/H | Valid*2 | Valid | Valid | High-Z or Valid |
| $\overline{\text { RAS }}$-only Refresh Cycle | L | H | X | Valid | X | $X$ | High-Z |

[^4]Note: ${ }^{*} 1$ : If $t_{W S}<t_{W S}(\min )$ and $t_{W H}<t_{W H(\min )}$, the data output become invalid.
${ }^{*} 2$ : After first cycle, row address is not necessary.

## PACKAGE DIMENSIONS

(Suffix: -P)

© 1987 FUJITSU LIMITEDD16030S-2C

## PACKAGE DIMENSIONS

(Suffix: -PD)


# 262144 BIT CMOS STATIC COLUMN DYNAMIC RAM 

## $65,536 \times 4$ BIT CMOS STATIC COLUMN DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81C466 is static column dynamic random access memory, SC-DRAM, which is organized as 65536 word by 4 bits. This SC-DRAM is designed for high speed, high performance applications such as main frame memory, buffer memory, and video memory, and for applications to battery backed-up systems where very low power dissipation and compact layout is required.

The advantage of SC-DRAM is achieving the static mode operation such as read, write and read-modify-write cycles in spite of dynamic RAM and the fast read and write operation can be performed by this mode.
The MB 81C466 is fabricated using silicon gate CMOS process. Since the CMOS circuit dissipates very small power, it can be easily used in battery backed-up application system such as hand held computer.
The MB 81C466 is pin compatible with Intel's 51C259.
All inputs and outputs are TTL compatible.

- $65536 \times 4$ SC-DRAM, 18-pin DIP/ 20-pin ZIP
- Silicon-gate, CMOS, single transistor cell
- Row Access Time ( $t_{\text {RAC }}$ ),

100 ns max. (MB 81C466-10)
120 ns max. (MB 81C466-12)
150 ns max. (MB 81C466-15)

- Random Cycle Time ( $\mathrm{t}_{\mathrm{RC}}$ ),

200 ns min . (MB 81C466-10)
230 ns min. (MB 81C466-12)
260 ns min . (MB 81C466-15)

- Address Access Time ( $t_{A A}$ ),

45 ns max. (MB 81C466-10)
55 ns max. (MB 81C466-12)
70 ns max. (MB 81C466-15)

- Static Mode Cycle Time ( $\mathrm{t}_{\mathrm{Sc}}$ ),

50 ns min. (MB 81C466-10)
60 ns min. (MB 81C466-12)
75 ns min . (MB 81C466-15)

- Low Power Dissipation

385 mW max. (MB 81C466-10) 330 mW max. (MB 81C466-12) 275 mW max. (MB 81C466-15)
11 mW max. at standby with TTL level input
1.65 mW max. at standby with CMOS level input

- Single 5 V supply $\pm 10 \%$ tolerance
- Internal write period control
- On chip latches for address and data inputs
- $32 \mathrm{~ms} / 256$ refresh cycle
- $\overline{\mathrm{RAS}}-O n l y, \overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$, and Hidden refresh capability
- Standard 18-pin ceramic (Metal seal) DIP (Suffix: -C)
- Standard 18-pin Plastic DIP (Suffix: -P)
- Standard 20-Pin Plastic ZIP (Suffix: -PSZ)


## ABSOLUTE MAXIMUM RATINGS

| Rating |  | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Voltage on any pin relative to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |  |
| Voltage on $\mathrm{V}_{\text {CC }}$ relative to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {CC }}$ | -1 to +7 | V |  |
| Storage <br> Temperature | Ceramic | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | C |
|  | Plastic |  | -55 to +125 |  |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | 1.0 | W |  |
| Short Circuit output current |  | 50 | mA |  |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## PIN ASSIGNMENT

| $\overline { O E } \longdiv { 1 }$ | $\checkmark$ | $18 \mathrm{v}_{\mathrm{SS}}$ |
| :---: | :---: | :---: |
| $\mathrm{DQ}_{1} \mathrm{C}_{2}$ |  | $7 \square^{1} \mathrm{DO}_{4}$ |
| $\mathrm{DQ}_{2} \mathrm{C}_{3}$ |  | $6 \square^{\text {CAS }}$ |
| WE [4 | TOP | $\mathrm{DO}_{3}$ |
| $\overline{\text { RAS }} 5$ | VIEW | $A_{0}$ |
| $\mathrm{A}_{6} 6$ |  | $\mathrm{A}_{1}$ |
| $\mathrm{A}_{5} \square_{7}$ |  | $\mathrm{A}_{2}$ |
| $\mathrm{A}_{4} 8$ |  | $1] A_{3}$ |
| $\mathrm{V}_{\mathrm{Cc}}$ |  | $10 \mathrm{~A}_{7}$ |



[^5]BLOCK DIAGRAM


CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{f}=1 \mathrm{MHz}\right)$

| Parameter | Symbol | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input Capacitance, $\mathrm{A}_{0}$ to $\mathrm{A}_{7}$ | $\mathrm{C}_{1 \mathrm{~N} 1}$ |  | 7 | pF |
| Input Capacitance, $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}, \overline{\mathrm{OE}}}$ | $\mathrm{C}_{1 \mathrm{~N} 2}$ |  | 10 | pF |
| Input/Output Capacitance, $\mathrm{DQ}_{1}$ to $\mathrm{DQ}_{4}$ | $\mathrm{C}_{10}$ |  | 7 | pF |

## RECOMMENDED OPERATING CONDITIONS <br> (Referenced to $V_{S S}$ )

| Parameter | Symbol | $\operatorname{Min}$ | Typ | Max | Unit | Operating <br> Temperature |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{C C}$ <br> $V_{S S}$ | 4.5 <br> 0 | 5.0 <br> 0 | 5.5 <br> 0 | V |  |
| Input High Voltage, all inputs | $\mathrm{V}_{I H}$ | 2.4 |  | 6.5 | V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Input Low Voltage, all inputs | $\mathrm{V}_{I N}$ | -1.0 |  | 0.8 | V |  |

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

| Parameter |  | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| OPERATING/REFRESH CURRENT* Average Power Supply Current $\left(\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}\right.$ cycling; $\left.\mathrm{t}_{\mathrm{RC}}=\mathrm{min}\right)$ | MB 81C466-10 |  | Icc1 |  |  | 70 | mA |
|  | MB 81C466-12 |  |  |  | 60 |  |  |
|  | MB 81C466-15 |  |  |  | 50 |  |  |
| STANDBY CURRENT <br> Standby Power Supply Current $\left(\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}\right)$ | TTL Level | $\mathrm{IcC2}$ |  |  | 2 | mA |  |
|  | CMOS Level |  |  |  | 0.3 |  |  |
| STATIC MODE OPERATING CURRENT* <br> Average Power Supply Current <br> $\left(\overline{\mathrm{RAS}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}\right.$ or Address $=$ cycling; $\mathrm{t}_{\mathrm{sc}}=\mathrm{min}$ ) | MB 81C466-10 | $\mathrm{I}_{\text {cc3 }}$ |  |  | 50 | mA |  |
|  | MB 81C466-12 |  |  |  | 40 |  |  |
|  | MB 81C466-15 |  |  |  | 35 |  |  |
| $\overline{\text { CAS-BEFORE- } \overline{R A S}}$ REFRESH CURRENT* Average Power Supply Current ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}} ; \mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB 81C466-10 | $I_{\text {cc4 }}$ |  |  | 65 | mA |  |
|  | MB 81C466-12 |  |  |  | 55 |  |  |
|  | MB 81C466-15 |  |  |  | 45 |  |  |
| INPUT LEAKAGE CURRENT, ALL INPUTS $\left(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, all other inputs not under test $=0 \mathrm{~V}$ ) |  | $I_{\text {I (L) }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| INPUT/OUTPUT LEAKAGE CURRENT (Data is disabled, $\mathrm{V}_{\text {OUt }}=0 \mathrm{~V}$ to 5.5 V ) |  | $I_{\text {DQ(L) }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| output level, output low voltage ( $I_{\text {OL }}=4.2 \mathrm{~mA}$ ) |  | $\mathrm{V}_{\text {OL }}$ |  |  | 0.4 | V |  |
| OUTPUT LEVEL, OUTPUT HIGH VOLTAGE $\left(I_{\mathrm{OH}}=-5.0 \mathrm{~mA}\right)$ |  | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V |  |

NOTE *; I CC is depended on the output loading and cycle rate. The specified values are obtained with the output open.

## AC CHARACTERISTICS

(At Recommended operating conditions unless otherwise noted) NOTE 1.2

| Parameter $\quad$ NOTE | Symbol | MB 81C466-10 |  | MB 81C466-12 |  | MB 81C466-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Time Between Refresh | $\mathrm{t}_{\text {REF }}$ |  | 32 |  | 32 |  | 32 | ms |
| Random Read/Write Cycle Time | $\mathrm{t}_{\mathrm{RC}}$ | 200 |  | 230 |  | 260 |  | ns |
| Read-Modify-Write Cycle Time | $\mathrm{t}_{\text {RWC }}$ | 270 |  | 315 |  | 360 |  | ns |
| Access Time from $\overline{\mathrm{RAS}}$ (355 | $t_{\text {RAC }}$ |  | 100 |  | 120 |  | 150 | ns |
| Access Time from $\overline{\text { CAS }}$ 年 | ${ }^{\text {t }}$ CAC |  | 25 |  | 30 |  | 35 | ns |
| Output Buffer Turn off Delay Time | $\mathrm{t}_{\text {OFF }}$ | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| Transition Time | ${ }_{\text {t }}$ | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| Column Address Access Time $\quad 5$ | ${ }^{\text {t }}$ A |  | 45 |  | 55 |  | 70 | ns |
| Output Hold Time from Column Address Change | ${ }^{\text {t }} \mathrm{AOH}$ | 5 |  | 5 |  | 5 |  | ns |
| Access Time from WE Precharge | $t_{\text {WPA }}$ |  | 25 |  | 30 |  | 35 | ns |
| Access Time Relative to Last Write 6 | ${ }^{\text {t }}$ LLW |  | 90 |  | 110 |  | 140 | ns |
| $\overline{\text { RAS Precharge Time }}$ | $\mathrm{t}_{\text {RP }}$ | 90 |  | 100 |  | 100 |  | ns |
| $\overline{\text { RAS Pulse Width }}$ | $\mathrm{t}_{\text {RAS }}$ | 65 | 100000 | 75 | 100000 | 95 | 100000 | ns |
| $\overline{\text { RAS Hold Time }}$ | $\mathrm{t}_{\text {RSH }}$ | 25 |  | 30 |  | 35 |  | ns |
| $\overline{\text { CAS Pulse Width (Read) }}$ | $\mathrm{t}_{\text {CAS }}$ | 25 | 100000 | 30 | 100000 | 35 | 100000 | ns |
| C̄ĀS Pulse Width (Write) | ${ }^{\text {t }}$ CAS | 15 | 100000 | 20 | 100000 | 25 | 100000 | ns |
| $\overline{\text { CAS Hold Time (Read) }}$ | ${ }^{\text {t }}$ CSH | 100 |  | 120 |  | 150 |  | ns |
| $\overline{\text { CAS Hold Time (Write) }}$ | ${ }^{\text {t }}$ CSH | 80 |  | 95 |  | 115 |  | ns |
| $\overline{\text { RAS }}$ to CAS Delay Time | $\mathrm{t}_{\mathrm{RCD}}$ | 25 | 75 | 25 | 90 | 30 | 115 | ns |
| $\overline{\text { CAS }}$ to $\overline{\text { RAS Set Up Time }}$ | $\mathrm{t}_{\text {CRS }}$ | 20 |  | 25 |  | 30 |  | ns |
| Row Address Set Up Time | $\mathrm{t}_{\text {ASR }}$ | 0 |  | 0 |  | 0 |  | ns |
| Row Address Hold Time | $t_{\text {RAH }}$ | 15 |  | 15 |  | 20 |  | ns |
| Column Address Set Up Time 7 | ${ }^{\text {t }}$ ASC | 0 |  | 0 |  | 0 |  | ns |
| Column Address Hold Time 7 | ${ }^{\mathrm{t}} \mathrm{CAH}$ | 20 |  | 25 |  | 30 |  | ns |
| $\overline{\text { RAS }}$ to Column Address Delay Time | $t_{\text {RAD }}$ | 20 | 55 | 20 | 65 | 25 | 80 | ns |
| Column Address Hold Time <br> Referenced to RAS | ${ }^{\text {t }}$ AR | 100 |  | 120 |  | 150 |  | ns |
| Write Address Hold Time Referenced to $\overline{\text { RAS }}$ | $t_{\text {AWR }}$ | 80 |  | 90 |  | 110 |  | ns |
| Read Address to $\overline{\mathrm{RAS}}$ Lead Time | $\mathrm{t}_{\text {RAL }}$ | 45 |  | 55 |  | 70 |  | ns |
| Column Address Hold Time Reference to $\overline{\text { RAS }}$ Rising Time | $t_{\text {AHR }}$ | 15 |  | 15 |  | 20 |  | ns |
| Last Write to Column Address Delay Time | $t_{\text {LWAD }}$ | 20 | 45 | 20 | 55 | 25 | 70 | ns |
| Column Address Hold Time Reference to Last Write | ${ }^{\text {A }}$ HLW | 90 |  | 110 |  | 140 |  | ns |

MB 81C466-10

## AC CHARACTERISTICS (Cont'd)

(At Recommended operating conditions unless otherwise noted) NOTE 1,2

| Parameter NOTE | Symbol | MB 81C466-10 |  | MB 81C466-12 |  | MB 81C466-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Read Command Set Up Time <br> Referenced to $\overline{\text { CAS }}$ | $\mathrm{t}_{\mathrm{RCS}}$ | 0 |  | 0 |  | 0 |  | ns |
| Read Command Hold Time <br> Referenced to $\overline{\text { RAS }}$ | $t_{\text {RRH }}$ | 10 |  | 10 |  | 10 |  | ns |
| Read Command Hold Time <br> Referenced to $\overline{\mathrm{CAS}}$ | ${ }^{\text {r }}$ RCH | 0 |  | 0 |  | 0 |  | ns |
| $\overline{\text { WE Pulse Width }}$ | $\mathrm{t}_{\text {WP }}$ | 15 |  | 20 |  | 25 |  | ns |
| $\overline{\text { WE }}$ Inactive Time | $t_{w}$ | 15 |  | 20 |  | 25 |  | ns |
| Write Command Hold Time | $\mathrm{t}_{\text {WCH }}$ | 15 |  | 20 |  | 25 |  | ns |
| Write Command to $\overline{\text { RAS }}$ Lead Time | $t_{\text {RWL }}$ | 25 |  | 30 |  | 35 |  | ns |
| Write Command to $\overline{\mathrm{CAS}}$ Lead Time | ${ }^{\text {t }}$ CWL | 25 |  | 30 |  | 35 |  | ns |
| $\overline{\mathrm{RAS}}$ to $\overline{\text { WE }}$ Delay Time 14 | $t_{\text {RWD }}$ | 125 |  | 150 |  | 185 |  | ns |
| $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{WE}}$ Delay Time | ${ }^{\text {t }}$ CWD | 50 |  | 60 |  | 70 |  | ns |
| Column Address to WE Delay Time | $t_{\text {AW }}$ | 70 |  | 85 |  | 100 |  | ns |
| $\overline{\mathrm{RAS}}$ to Second Write Delay Time | $t_{\text {RSWD }}$ | 105 |  | 125 |  | 155 |  | ns |
| Write Command Hold Time Referenced to $\overline{\text { RAS }}$ | ${ }^{\text {t WCR }}$ | 80 |  | 95 |  | 115 |  | ns |
| $\overline{\text { RAS Precharge Time from Last Write }}$ | $\mathrm{t}_{\text {RPLW }}$ | 135 |  | 155 |  | 165 |  | ns |
| Write Set Up Time for Output Disable | ${ }^{\text {t ws }}$ | 0 |  | 0 |  | 0 |  | ns |
| Write Hold Time for Output Disable 14 | $t_{\text {WH }}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{D}_{\text {IN }}$ Set Up Time | $t_{\text {ds }}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{D}_{\text {IN }}$ Hold Time | $\mathrm{t}_{\mathrm{DH}}$ | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{D}_{\text {IN }}$ Hold Time Referenced to $\overline{\mathrm{RAS}}$ | $t_{\text {DHR }}$ | 80 |  | 90 |  | 110 |  | ns |
| Access Time from $\overline{O E}$ | $\mathrm{t}_{\text {OEA }}$ |  | 25 |  | 30 |  | 35 | ns |
| OE to Data In Delay Time | toed | 20 |  | 25 |  | 30 |  | ns |
| Output Buffer Turn off Delay Time from $\overline{\mathrm{OE}}$ | ${ }^{\text {toez }}$ | 0 | 20 | 0 | 25 | 0 | 30 | ns |
| $\overline{\text { OE Hold Time Referenced to } \overline{\mathrm{RAS}} \quad 15}$ | toehr | 20 |  | 20 |  | 20 |  | ns |
| $\overline{\text { OE Hold Time Referenced to } \overline{\mathrm{CAS}} \quad 15}$ | toenc | 20 |  | 20 |  | 20 |  | ns |
| Refresh Set Up Time for $\overline{\text { CAS }}$ Referenced to $\overline{\text { RAS }}$ <br> ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) | $\mathrm{t}_{\mathrm{FCS}}$ | 20 |  | 25 |  | 30 |  | ns |
| Refresh Hold Time for $\overline{\text { CAS }}$ Referenced to RAS ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) | ${ }^{\text {t }} \mathrm{FCH}$ | 20 |  | 25 |  | 30 |  | ns |
| $\overline{\text { CAS Precharge Time }}$ ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) | ${ }^{\text {c }}$ CPR | 20 |  | 25 |  | 30 |  | ns |
| $\overline{\text { RAS }}$ Precharge Time to $\overline{\text { CAS }}$ Active Time (Refresh cycles) | $\mathrm{t}_{\mathrm{RPC}}$ | 20 |  | 20 |  | 20 |  | ns |

## AC CHARACTERISTICS (Cont'd)

(At Recommended operating conditions unless otherwise noted) NOTE 1,2

| Parameter $\quad$ NOTE | Symbol | MB 81C466-10 |  | MB 81C466-12 |  | MB 81C466-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Static Mode Read/Write Cycle Time | $\mathrm{t}_{\text {sc }}$ | 50 |  | 60 |  | 75 |  | ns |
| Static Mode Read-Modify-Write Cycle Time | $\mathrm{t}_{\text {SRWC }}$ | 120 |  | 145 |  | 180 |  | ns |
| Static Mode CAS Precharge Time | $\mathrm{t}_{\mathrm{CP}}$ | 15 |  | 20 |  | 25 |  | ns |
| $\overline{\mathrm{OE}}$ to $\overline{\mathrm{RAS}}$ Inactive Set Up Time | $\mathrm{t}_{\text {OeS }}$ | 25 |  | 30 |  | 35 |  | ns |
| $\mathrm{D}_{\text {IN }}$ to CAS Delay Time 16 | $t_{\text {DzC }}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{D}_{\text {IN }}$ to OE Delay Time 16 | $\mathrm{t}_{\mathrm{Dzo}}$ | 0 |  | 0 |  | 0 |  | ns |
| Refresh Counter Test Cycle Time 17 | ${ }_{\text {t }}^{\text {RTC }}$ | 465 |  | 550 |  | 645 |  | ns |
| Refresh Counter Test $\overline{\text { RAS }}$ Pulse Width | $t_{\text {tras }}$ | 365 | 10000 | 440 | 10000 | 535 | 10000 | ns |
| Refresh Counter Test CAS <br> Precharge Time | ${ }^{\text {t }}$ CPT | 50 |  | 60 |  | 70 |  | ns |
| Refresh Counter Test $\overline{\mathrm{CAS}}$ to Column Address Delay Time | ${ }^{\text {t }}$ CADT |  | 100 |  | 120 |  | 150 | ns |
| Refresh Counter Test Access <br> Time from $\overline{\mathrm{CAS}}$ | ${ }^{\text {t }}$ CACT |  | 135 |  | 165 |  | 205 | ns |
| Refresh Counter Test $\overline{\mathrm{CAS}}$ to $\overline{W E}$ Delay Time | ${ }^{\text {t }}$ WDT | 135 |  | 165 |  | 205 |  | ns |

## NOTES:

11 An Initial pause ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$ ) of $200 \mu$ s is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before- $\overline{\mathrm{RAS}}$ initialization cycles instead of $8 \overline{\mathrm{RAS}}$ cycles are required.
2 AC characteristics assume $\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}, \mathrm{~V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ to 3 V , $\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$.
3 Assumes that $t_{\text {RAD }} \leqq t_{\text {RAD }}$ (max). If $t_{R A D}$ is greater than the maximum recommended value shown in this table, $t_{\text {RAC }}$ will be increased by the amount that $t_{\text {RAD }}$ exceeds the value shown.
4 Assumes that $t_{\text {RAD }} \geqq t_{\text {RAD }}$ (max).
5 Measured with a load equivalent to 2 TTL loads and 100 pF .
6 Assumes that $t_{\text {LWAD }} \leqq \mathrm{t}_{\text {LWAD }}$ (max). If $\mathrm{t}_{\text {LWAD }}$ is greater than the maximum recommended value shown in this table, $t_{A L W}$ will be increased by the amount that $t_{\text {LWAD }}$ exceeds the value shown.
7 Write Cycle only.
8 Operation within the $t_{\text {RAD }}$ (max) limit insures that $t_{\text {RAC }}$ (max) can be met. $t_{\text {RAD }}(\max )$ is specified as a reference point only; if $\mathrm{t}_{\text {RAD }}$ is greater than the specified $t_{\text {RAD }}$ (max) limit, then access time is controlled by $t_{A A}$.
$9 \mathrm{t}_{\mathrm{RAD}}(\min )=\mathrm{t}_{\mathrm{RAH}}(\min )+\mathrm{t}_{\mathrm{T}}\left(\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}\right)$
$10 \mathrm{t}_{\text {AHR }}$ is specified to latch column address by the rising edge of $\overline{\text { RAS }}$.
11 Operation within the $\mathrm{t}_{\mathrm{LWAD}}$ (max) limit insures that $t_{A L W}$ (max) can be met. $t_{\text {LWAD }}$ (max) is specified as a reference point only; if $\mathrm{t}_{\text {LWAD }}$ is greater than the specified $t_{\text {LWAD }}$ (max) limit, then access time is controlled by $t_{A A}$.
$12 \mathrm{t}_{\text {LWAD }}(\min )=\mathrm{t}_{\mathrm{CAH}}(\min )+\mathrm{t}_{\mathrm{T}}\left(\mathrm{t}_{\mathrm{T}}=5 n \mathrm{n}\right)$.
13 Either $t_{\text {RRH }}$ or $t_{\text {RCH }}$ must be satisfied for a read cycle.
$14 \mathrm{t}_{\mathrm{WS}}, \mathrm{t}_{\mathrm{wH}}$, and $\mathrm{t}_{\mathrm{RWD}}$ are specified as a reference point only. If $\mathrm{t}_{\mathrm{Ws}} \geqq \mathrm{t}_{\mathrm{ws}}(\mathrm{min})$ and $\mathrm{t}_{\mathrm{WH}} \geqq \mathrm{t}_{\mathrm{WH}}$ (min), the data output pin will remain High $-Z$ state throughout entire cycle. It $\mathrm{t}_{\text {RWD }} \geqq \mathrm{t}_{\text {RWD }}(\mathrm{min})$. The data output will contain data read from the selected cell.
15 Either $\mathrm{t}_{\text {OEHR }}$ or $\mathrm{t}_{\text {OEHC }}$ is satisfied, output is disabled.
16 Either $\mathrm{t}_{\mathrm{Dzc}}$ or $\mathrm{t}_{\mathrm{Dz}}$ must be satisfied.
$17 \overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh counter test cycle only.

*; If $t_{R A D} \geqq t_{R A D}(\max )$, access time is $t_{A A}$.


*; If $\overline{\mathrm{OE}}$ is kept high through a cycle or $t_{W S} \geqq t_{W S}(\min )$ and $t_{W H} \geqq t_{W H}$ (min) are met, DQ pins are kept high impedance state.






## $\overline{\text { CAS }}$-before- $\overline{\mathrm{RAS}}$ Refresh Cycle)

(Note; Address, $\overline{W E}, \overline{O E}, D_{I N}=$ Don't Care)
$\overline{\mathrm{RAS}}$
$\overline{\mathrm{CAS}}$

DO
(OUTPUT)


$\overline{\text { CAS }}$-before- $\overline{\mathrm{RAS}}$ Refresh Counter Test Cycle


## DESCRIPTION

## Address Inputs:

A total of sixteen binary input address bits are required to decode parallel 4 bits of the 262,144 storage cells within the MB81C466. Eight row address bits are established on the address input pins ( $A_{0}$ to $A_{7}$ ) and latched with the Row Address Strobe ( $\overline{\mathrm{RAS}}$ ). The eight column address bits are established on the address input pins ( $A_{0}$ to $A_{7}$ ) after the Row Address Hold Time has been satisfied. In read cycle, the column addresses are not latched by the Column Address Strobe ( $\overline{\mathrm{CAS}}$ ), so the column address must be stable until the output becomes valid. In write cycle, the column addresses are latched by the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{\mathrm{WE}}$.

## Write Enable:

Read or Write cycle is selected with the $\overline{W E}$ inputs. A high on $\overline{W E}$ selects read cycle and low selects write cycle. The write operation is asserted on the later falling edge of $\overline{C A S}$ or $\overline{W E}$ (Both $\overline{C A S}$ and $\overline{W E}$ are low). The time period of the write operation is determined by internal circuit, thus the next write operation will be inhibited during the write operation.

## Data Pins:

## Data Inputs;

Data are written into the MB 81C466 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{\mathrm{WE}}$.

## Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output is in high impedance state until $\overline{\mathrm{CAS}}$ is brought low. In a read cycle, the access time is determined by the following conditions:

1. $t_{\text {RAC }}$ from the falling edge of $\overline{\text { RAS }}$.
2. $t_{A A}$ from the column address inputs. 3. $\mathrm{t}_{\mathrm{CAC}}$ from the falling edge of $\overline{\mathrm{CAS}}$.
3. $t_{O E A}$ from the falling edge of $\overline{O E}$.

When both $t_{R C D}$ and $t_{\text {RAD }}$ satisfy their maximum limits, $\mathrm{t}_{\mathrm{RAC}}=\mathrm{t}_{\mathrm{RCD}}+\mathrm{t}_{\mathrm{CAC}}$ or $t_{\text {RAC }}=t_{\text {RAD }}+t_{A A}$.
Data output remains valid while the column address inputs are kept con-
stant. However, when either CAS or $\overline{\mathrm{OE}}$ goes high, the output returns to a high impedance state. In the static write cycle ( $\overline{C A S}$ controlled), if both $\mathrm{t}_{W S} \geqq \mathrm{t}_{\mathrm{WS}}(\mathrm{min})$ and $\mathrm{t}_{W H} \geqq \mathrm{t}_{W H}(\mathrm{~min})$ are met, data pins are input mode regardless of the state of $\overline{\mathrm{OE}}$.

## Output Enable:

The $\overline{\mathrm{OE}}$ controls the impedance of the output buffers. In the high state on $\overline{\mathrm{OE}}$, the output buffers are high impedance state. In the low state on $\overline{\mathrm{OE}}$, the output buffers are low impedance state. In the write cycle ( $\overline{W E}$ controlled), the $\overline{\mathrm{OE}}$ must be high before the data applied to DO pins. When WE controlled write cycles is not used, $\overline{\mathrm{OE}}$ can be low throughout the operation.

## Static Mode:

The static mode operation allows continuous read, write, or read-modifywrite cycle within a row by applying new column address. In the static mode, $\overline{\mathrm{CAS}}$ can be kept low throughout static mode operation. The following four cycles are allowed in the static mode.

1. Static mode read cycle,

In a static mode read cycle; the access time is $t_{\text {RAC }}$ from the falling edge of $\overline{\mathrm{RAS}}$ or $\mathrm{t}_{\mathrm{AA}}$ from the column address input or $t_{\text {OEA }}$ from the falling edge of $\overline{\mathrm{OE}}$. The data remains valid for a time $\mathrm{t}_{\mathrm{AOH}}$ after the column address is changed.
2. Static mode write cycle;

In a static mode write cycle, the data is written into the cell triggered by the later falling edge of CAS or $\overline{W E}$. If both $t_{W s}$ and $t_{W H}$ are greater than their minimum limits, the data output pin is kept high impedance state through the static mode write cycle. The $\overline{\mathrm{OE}}$ must be high before the data are applied to $D Q$ pins.
3. Static mode read-modify-write cycle; In the static mode read-modify-write cycle, $\overline{W E}$ goes low after $t_{\text {AWD }}$ from the column address inputs and $\mathrm{t}_{\mathrm{cwo}}$ from the falling edge of $\overline{\mathrm{CAS}}$. The data and column address inputs are strobed and latched by the falling edge of $\overline{W E}$. The $\overline{O E}$ must be high before the data are applied to DQ pins.
4. Static mode mixed cycle;

In the static mode, read, write, and read-modify-write cycles can be mixed in any order.
In the next read cycle of static mode write cycle or read-modify-write cycle, the access time is determined by the following conditions.

1. $t_{A L W}$ from the falling edge of $\overline{W E}$ at previous write cycle.
2. $t_{A A}$ from the column address inputs.
3. $t_{\text {WPA }}$ from the rising edge of $\overline{W E}$ at the read cycle.
4. $\mathrm{t}_{\mathrm{CAC}}$ from the falling edge of $\overline{\mathrm{CAS}}$.
5. $t_{\text {OEA }}$ from the falling edge of $\overline{O E}$.

## Refresh:

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row addresses ( $A_{0}$ to $A_{7}$ ) at least every 4 ms .
The MB 81C466 offers the following three types of refresh.

1. $\overline{\mathrm{RAS}}$ only refresh;

The $\overline{\text { RAS }}$-only refresh avoids any outputs during refresh because the outputs buffers are high impedance state due to $\overline{\mathrm{CAS}}$-high. Strobing of each 256 row address ( $A_{0}$ to $A_{7}$ ) with $\overline{\mathrm{RAS}}$ will cause all bits in each row to be refreshed.
2. $\overline{C A S}$-before- $\overline{\mathrm{RAS}}$ refresh;
$\overline{\text { CAS }}$-before- $\overline{\mathrm{RAS}}$ refreshing available on the MB 81C466 offers an alternate refresh method. If $\overline{\mathrm{CAS}}$ is held low for the specified period ( $\mathrm{t}_{\text {FCS }}$ ) before $\overline{\text { RAS }}$ goes low, on chip refresh control clock generator and the internal refresh address counter are enabled, and an internal refresh operation is executed. After the refresh operation, the refresh address counter is automatically incremented in preparation for the next $\overline{\mathrm{CAS}}$ - be-fore- $\overline{R A S}$ refresh.
3. Hidden refresn;

A hidden refresh cycle will be executed while maintaining latest valid data at the output pin by extending the CAS low time. For the MB 81C466, a hidden refresh cycle is $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh. The internal refresh address counter provides the refresh address, as in a normal $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh cycle.

$\overline{\text { CAS-before-RAS }}$ refresh counter Test: A special timing sequence using $\overline{\mathrm{CAS}}$ -before- $\overline{\mathrm{RAS}}$ refresh counter test cycle provides a convenient method of verifying the function of $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh activated circuitry. After the $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh cycle, if $\overline{\mathrm{CAS}}$ goes to high and goes to low again while $\overline{\text { RAS }}$ is held low, the read and read-modify-write cycles are enabled according to the state of $\overline{W E}$. This is shown in the $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ counter test cycle timing diagram. A memory cell address, consisting of a row address ( 8 bits) and a column address ( 8 bits),
to be accessed is shown below.
ROW ADDRESS - All bits $A_{0}$ to $A_{7}$ are provided by the refresh counter. COLUMN ADDRESS - All the bits $A_{0}$ to $A_{7}$ are provided by externally after $t_{C A D T}$.
The recommended procedure of $\overline{\mathrm{CAS}}$ -before- $\overline{\mathrm{RAS}}$ refresh counter test is shown below. The timing of $\overline{\mathrm{CAS}}$ -before- $\overline{\mathrm{RAS}}$ refresh counter test cycle should be used.

1) Initialize the internal refresh address counter by using eight $\overline{\mathrm{CAS}}$-before$\overline{\mathrm{RAS}}$ refresh cycles.
2) Throughout the test, use the same
column address.
3) Using a write cycle, write Os to all 256 row addresses.
4) Using $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh counter test cycle in read-modifywrite mode, read the 0 written in step 3), and simultaneously write a 1 to the same cell. This step is repeated 256 row address generated by internal refresh address counter.
5) Using a normal read cycle, read back the 1 s written in step 4), from all 256 locations.
6) Complement the test pattern and repeat step 3 ), 4), and 5).

## PACKAGE DIMENSIONS

(Suffix: -C)


## PACKAGE DIMENSIONS

(Suffix: -P) (Suffix: -PSZ)


## MB81C1000-70/-80/-10/-12 CMOS 1048576 BIT FAST PAGE DYNAMIC RAM

## CMOS 1,048,576 x 1 BIT FAST PAGE MODE DYNAMIC RAM

The Fujitsu MB81C1000 is CMOS fully decoded dynamic RAM organized as $1,048,576$ words $\times 1$ bit. The MB81C1000 has been designed for mainframe memories, buffer memories, and video image memories requiring highspeed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very lower power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1000 high $\alpha$-ray soft error immunity and long refresh time.
Since the CMOS circuits are used for peripheral circuits, low power dissipation and high speed operation are realized.

This specification is applied to " BC " version revised with intent to realize faster access time. So faster speed version ( 70 ns and 80 ns ) are available on this chip.

PRODUCT LINE

| Parameter | $\begin{gathered} \text { MB81C1000 } \\ -70 \\ \hline \end{gathered}$ | $\begin{gathered} \text { MB81C1000 } \\ -80 \end{gathered}$ | $\begin{gathered} \text { MB81C1000 } \\ -10 \end{gathered}$ | $\begin{gathered} \text { MB81C1000 } \\ -12 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RAS}}$ Access Time | 70ns max. | 80ns max. | 100ns max. | 120ns max. |
| Random Cycle Time | 140ns min. | 155 ns min. | 180ns min. | 210ns min. |
| Address Access Time | 43ns max. | 45ns max. | 50ns max. | 60ns max. |
| $\overline{\text { CAS }}$ Access Time | 25ns max. | 25ns max. | 25ns max. | 35ns max. |
| Fast Page Mode Cycle Time | 53 ns min . | 55 ns min . | 60 ns min . | 70ns min. |
| Low Power Dissipation <br> - Operating current | 413 mW max. | 385mW max. | 330 mW max. | 275mW max. |
| - Standby current | 11 mW max. (TTL level)/5.5mW max. (CMOS leve!) |  |  |  |

## FEATURES

- 1,048,576 word $\times 1$ bit organization
- Silicon Gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Common I/O capability by using early write
- $\overline{\mathrm{RAS}}$-only, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$, or Hidden Refresh
- Fast Page Mode, Read-ModifyWrite capability
- On chip substrate bias generator for high performance


## ABSOLUTE MAXIMUM RATINGS (See NOTE)

| Rating |  | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Voltage on Any Pin Relative to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |  |
| Voltage on $\mathrm{V}_{\text {CC }}$ Relative to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{CC}}$ | -1 to +7 | V |  |
| Storage Temperature | Ceramic | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 to +125 |  |
| Power Dissipation |  | $\mathrm{P}_{\mathrm{D}}$ | 1.0 | W |
| Short Circuit Output Current |  |  |  |  |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 - BLOCK DIAGRAM


## CAPACITANCE

$$
\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max |  |
| Input Capacitance, $\mathrm{A}_{0}$ to $\mathrm{A}_{9}, \mathrm{D}_{\text {IN }}$ | $\mathrm{C}_{\text {IN } 1}$ |  | 5 | pF |
| Input Capacitance, $\overline{\mathrm{RAS}} \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}$ | $\mathrm{C}_{\text {IN } 2}$ |  | 5 | pF |
| Output Capacitance, D OUT | $\mathrm{C}_{\text {OUT }}$ |  | 5 | pF |

## RECOMMENDED OPERATING CONDITIONS

| Parameter NOTES | Symbol | Value |  |  | Unit | Ambient <br> Operating <br> Temperature |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Supply Voltage 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & \mathrm{~V}_{\mathrm{SS}} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 0 \end{aligned}$ | V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Input High Voltage, All inputs 1 | $V_{1 H}$ | 2.4 |  | 6.5 | V |  |
| Input Low Voltage, All inputs 1 | $V_{\text {IL }}$ | -2.0 |  | 0.8 | V |  |

## DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted) Notes 3

| Parameter |  | Conditions | Symbol | Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| Operating Current <br> (Average power <br> Supply current) | M $881 \mathrm{C} 1000-70$ |  | $\overline{\text { RAS }}$ \& $\overline{\mathrm{CAS}}$ cycling;$\mathrm{t}_{\mathrm{RC}}=\min$ | $\mathrm{Icc}_{1}$ |  | 75 | mA |
|  | MB81C1000-80 |  |  |  | 70 |  |  |
|  | MB81C1000-10 |  |  |  | 60 |  |  |
|  | MB81C1000-12 |  |  |  | 50 |  |  |
| Standby Current (Power supply current) | TTL level | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$ | $I_{\text {cc2 }}$ |  | 2.0 | mA |  |
|  | CMOS level | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}} \geqq \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}$ |  |  | 1.0 |  |  |
| Refresh Current 1 <br> (Average power supply current | MB81C1000-70 | $\overline{\mathrm{CAS}}=V_{I H}, \overline{\mathrm{RAS}}$$\text { cycling; } \mathrm{t}_{\mathrm{RC}}=\min$ | $\mathrm{I}_{\mathrm{cc} 3}$ |  | 70 | mA |  |
|  | MB81C1000-80 |  |  |  | 65 |  |  |
|  | MB81C1000-10 |  |  |  | 55 |  |  |
|  | MB81C1000-12 |  |  |  | 45 |  |  |
| Fast Page Mode Current | MB81C1000-70 | $\begin{aligned} & \overline{\mathrm{RAS}}=V_{I L}, \overline{\mathrm{CAS}} \\ & \text { cycling; } \mathrm{t}_{\mathrm{PC}}=\mathrm{min} \end{aligned}$ | $\mathrm{I}_{\mathrm{CC} 4}$ |  | 47 | mA |  |
|  | MB81C1000-80 |  |  |  | 45 |  |  |
|  | MB81C1000-10 |  |  |  | 40 |  |  |
|  | MB81C1000-12 |  |  |  | 33 |  |  |
| Refresh Current 2 <br> (Average power current) | MB81C1000-70 | $\overline{\mathrm{RAS}}$ cycling, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$; $\mathrm{t}_{\mathrm{RC}}=\min$ | $\mathrm{I}_{\text {cc5 }}$ |  | 70 | mA |  |
|  | MB81C1000-80 |  |  |  | 65 |  |  |
|  | MB81C1000-10 |  |  |  | 55 |  |  |
|  | MB81C1000-12 |  |  |  | 45 |  |  |
| Input Leakage Current |  | $\begin{aligned} & 0 \mathrm{~V} \leqq \mathrm{~V}_{\text {iN }} \leqq 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{CC}} \leqq 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V} ; \text { pins not } \\ & \text { under test }=0 \mathrm{~V} \end{aligned}$ | $I_{1(L)}$ | -10 | 10 | $\mu \mathrm{A}$ |  |
| Output Leakage Current |  | $0 \mathrm{~V} \leqq \mathrm{~V}_{\text {OUT }} \leqq 5.5 \mathrm{~V}$ <br> Data out disabled | IO(L) | -10 | 10 |  |  |
| Output High Voltage |  | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  | V |  |
| Output Low Voltage |  | $\mathrm{I}_{\mathrm{OL}}=4.2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OL}}$ |  | 0.4 |  |  |

## AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3,4,5

| No. | Parameter NOTES | Symbot | MB81C1000-70 |  | MB81C1000-80 |  | MB81C1000-10 |  | MB81C1000-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| 1 | Time Between Refresh | $t_{\text {REF }}$ |  | 8.2 |  | 8.2 |  | 8.2 |  | 8.2 | ms |
| 2 | Random Read/Write Cycle Time | ${ }^{\text {t }} \mathrm{RC}$ | 140 |  | 155 |  | 180 |  | 210 |  | ns |
| 3 | Read-Modify-Write Cycle Time | ${ }^{\text {t }}$ RWC | 167 |  | 182 |  | 210 |  | 245 |  | ns |
| 4 | Access Time from $\overline{\mathrm{RAS}} \quad 6,9$ | $t_{\text {RAC }}$ |  | 70 |  | 80 |  | 100 |  | 120 | ns |
| 5 | Access Time from $\overline{\text { CAS }} \quad 79$ | ${ }^{t} \mathrm{CAC}$ |  | 25 |  | 25 |  | 25 |  | 35 | ns |
| 6 | Access Time from <br> Column Address | ${ }^{t} A A$ |  | 43 |  | 45 |  | 50 |  | 60 | ns |
| 7 | Output Data Hold Time | ${ }^{\text {tor }}$ | 7 |  | 7 |  | 7 |  | 7 |  | ns |
| 8 | Output Buffer Turn on Delay Time | ${ }^{\text {ton }}$ | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 9 | Output Buffer Turn Off Delay Time | ${ }^{\text {t }} \mathrm{OFF}$ |  | 25 |  | 25 |  | 25 |  | 25 | ns |
| 10 | Transition Time | ${ }^{\text {t }}$ | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| 11 | $\overline{\text { RAS }}$ Precharge Time | $\mathrm{t}_{\mathrm{RP}}$ | 60 |  | 65 |  | 70 |  | 80 |  | ns |
| 12 | $\overline{\text { RAS Pulse Width }}$ | ${ }^{\text {tras }}$ | 70 | 100000 | 80 | 100000 | 100 | 100000 | 120 | 100000 | ns |
| 13 | $\overline{\text { RAS }}$ Hold Time | ${ }^{\text {tren }}$ | 25 |  | 25 |  | 30 |  | 35 |  | ns |
| 14 | $\overline{\text { CAS }}$ to $\overline{\text { RAS }}$ Precharge Time | ${ }^{t} \mathrm{CRP}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 15 | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ <br> Delay Time $1112$ | ${ }^{t} R C D$ | 20 | 45 | 22 | 55 | 25 | 70 | 25 | 85 | ns |
| 16 | $\overline{\text { CAS Pulse Width }}$ | ${ }^{t}$ CAS | 25 |  | 25 |  | 30 |  | 35 |  | ns |
| 17 | $\overline{\text { CAS }}$ Hold Time | ${ }^{\text {t }} \mathrm{CSH}$ | 70 |  | 80 |  | 100 |  | 120 |  | ns |
| 18 | $\overline{\mathrm{CAS}}$ Precharge Time ( $\bar{C}-B-\bar{R} C y c l e$ ) | ${ }^{\text {t }} \mathrm{CPN}$ | 15 |  | 15 |  | 15 |  | 15 |  | ns |
| 19 | Row Address Set Up Time | ${ }^{t}$ ASR | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 20 | Row Address Hold Time | ${ }^{\text {t }} \mathrm{RAH}$ | 10 |  | 12 |  | 15 |  | 15 |  | ns |
| 21 | Column Address Set Up Time | ${ }^{\text {t }}$ ASC | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 22 | Column Address Hold Time | ${ }^{\text {t }} \mathrm{CAH}$ | 15 |  | 15 |  | 15 |  | 20 |  | ns |
| 23 | $\overline{\mathrm{RAS}}$ to Column Address Delay Time | ${ }^{\text {tRAD }}$ | 15 | 27 | 17 | 35 | 20 | 50 | 20 | 60 | ns |
| 24 | Column Address to $\overline{\text { RAS }}$ Lead Time | ${ }^{\text {t RAL }}$ | 43 |  | 45 |  | 50 |  | 60 |  | ns |
| 25 | Read Command Set Up Time | ${ }^{\text {traCS }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## AC CHARACTERISTICS (Cont'd)

(At recommended operating conditions unless otherwise noted.) Notes 3,4,5

| No. | Parameter | Symbol | MB81C1000-70 |  | MB81C1000-80 |  | MB81C1000-10 |  | MB81C1000-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| 26 | Read Command Hold Time Referenced to $\overline{\text { RAS }}$ | trRH | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 27 | Read Command Hold Time Referenced to $\overline{\mathrm{CAS}}$ | ${ }^{t} \mathrm{RCH}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 28 | Write Command Set Up Time | twes | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 29 | Write Command Hold Time | ${ }^{\text {t WCH }}$ | 15 |  | 15 |  | 15 |  | 20 |  | ns |
| 30 | $\overline{\text { WE Pulse Width }}$ | ${ }^{t}$ WP | 15 |  | 15 |  | 15 |  | 20 |  | ns |
| 31 | Write Command to $\overline{\text { RAS }}$ Lead Time | ${ }^{\text {t RWWL }}$ | 22 |  | 22 |  | 25 |  | 30 |  | ns |
| 32 | Write Commnd to $\overline{\mathrm{CAS}}$ Lead Time | ${ }^{\text {t }} \mathrm{CWL}$ | 17 |  | 17 |  | 20 |  | 25 |  | ns |
| 33 | $\mathrm{D}_{\mathrm{IN}}$ Set Up Time | ${ }^{t}$ DS | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 34 | DIN Hold time | ${ }^{t} \mathrm{DH}$ | 15 |  | 15 |  | 15 |  | 20 |  | ns |
| 35 | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{WE}}$ Delay Time $\quad 15$ | ${ }^{\text {tr }}$ WD | 70 |  | 80 |  | 100 |  | 120 |  | ns |
| 36 | $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{WE}}$ Delay Time 15 | ${ }^{t}$ CWD | 25 |  | 25 |  | 30 |  | 35 |  | ns |
| 37 | Column Address to $\overline{W E}$ Delay Time | ${ }^{\text {t }}$ AWD | 43 |  | 45 |  | 50 |  | 60 |  | ns |
| 38 | $\overline{\text { RAS }}$ Precharge Time to $\overline{\text { CAS }}$ Active Time (Refresh Cycles) | ${ }^{\text {t }}$ RPC | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 39 | $\overline{C A S}$ Set Up Time for $\overline{\text { CAS-before- } \overline{R A S}}$ Refresh | ${ }^{t} \mathrm{CSR}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 40 | $\overline{\text { CAS }}$ Hold Time for $\overline{\text { CAS-before- } \overline{R A S}}$ Refresh | ${ }^{t} \mathrm{CHR}$ | 15 |  | 15 |  | 15 |  | 20 |  | ns |
| 41 | Access Time from $\overline{\mathrm{CAS}}$ (Counter Test Cycle) | ${ }^{\mathrm{t}} \mathrm{CAT}$ |  | 43 |  | 45 |  | 50 |  | 60 | ns |
| 50 | Fast Page Mode Read/Write Cycle Time | ${ }^{\text {t }}$ PC | 53 |  | 55 |  | 60 |  | 70 |  | ns |
| 51 | Fast Page Mode Read-ModifyWrite Cycle Time | tprwC | 75 |  | 77 |  | 85 |  | 100 |  | ns |
| 52 | Access Time from $\overline{\mathrm{CAS}}$ Precharge | ${ }^{t} \mathrm{CPA}$ |  | 53 |  | 55 |  | 60 |  | 70 | ns |
| 53 | Fast Page Mode $\overline{\text { CAS }}$ Precharge Time | ${ }^{t} \mathrm{CP}$ | 15 |  | 15 |  | 15 |  | 15 |  | ns |

## NOTES:

1 Referenced to $V_{\text {SS }}$.
$2 \mathrm{I}_{\mathrm{Cc}}$ depends on the output load conditions and cycle rate. The specified values are obtained with the output open.
$I_{\text {CC }}$ depends on the number of address changes as $\overline{\mathrm{RAS}}=\mathrm{V}_{1 \mathrm{~L}}$ and $\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$.
$\mathrm{I}_{\mathrm{CC} 1}, \mathrm{I}_{\mathrm{CC} 3}$ and $\mathrm{I}_{\mathrm{CC} 5}$ are specified at three time of address change during $\overline{\mathrm{RAS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{CAS}}=\mathrm{V}_{1 \mathrm{H}}$. $\mathrm{I}_{\mathrm{CC} 4}$ is specified at one time of address change during $\overline{R A S}=V_{I L}$ and $\overline{C A S}=V_{I H}$.

3 An initial pause ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$ ) of $200 \mu \mathrm{~s}$ is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before- $\overline{\mathrm{RAS}}$ initialization cycles instead of $8 \overline{\mathrm{RAS}}$ cycles are required

4 AC characteristics assume $\mathrm{t}_{\mathrm{T}}=5$ ns.
$5 V_{I H}(\min )$ and $V_{I L}(\max )$ are reference levels for measuring timing of input signals. Also, transition times are measured between $\mathrm{V}_{\mathrm{IH}}(\min )$ and $\mathrm{V}_{I L}(\max )$.

6 Assumes that $t_{R C D} \leq t_{\text {RCD }}(\max ), t_{\text {RAD }} \leq t_{\text {RAD }}$ (ma $x$ ). If $t_{R C D}$ (or $t_{R A D}$ ) is greater than the maximum recommended value shown in this table, $\mathrm{t}_{\text {RAC }}$ will be increased by the amount that $t_{R C D}$ (or $t_{\text {RAD }}$ ) exceeds the value shown. Refer to Fig. 2 and 3.

7 If $t_{R C D} \geq t_{R C D}$ (max), $t_{R A D} \geq t_{\text {RAD }}$ (max), and $t_{A S C} \geq t_{A A^{-}} t_{C A C}{ }^{-t} t_{T}$, access time is $t_{C A C}$.

8 If $t_{R A D} \geq t_{R A D}$ (max) and $t_{A S C} \leq t_{A A} \cdot t_{C A C}{ }^{-t_{T}}$, access time is $t_{A A}$.

Measured with a load equivalent to two TTL loads and 100 pF .
$10 \mathrm{t}_{\text {OFF }}$ is specified that output buffer changes to high impedance state.

11 Operation within the $\mathrm{t}_{\mathrm{RCD}}$ (max) limit insures that $t_{\text {RAC }}$ (max) can be met. $t_{R C D}$ (max) is spécified as a reference point only; if $t_{R C D}$ is greater than the specified $t_{R C D}$ (max) limit, access time is controlled exclusively by $\mathrm{t}_{\mathrm{CAC}}$ or $\mathrm{t}_{\mathrm{AA}}$.
$12 t_{R C D}(\min )=t_{R A H}(\min )+2 t_{T}+t_{A S C}(\min )$

13 Operation within the $t_{\text {RAD }}$ (max) limit insures that $t_{\text {RAC }}$ (max) can be met. $t_{\text {RAD }}$ (max) is specified as a reference point only; if $t_{R A D}$ is greater than the specified $t_{\text {RAD }}$ (max) limit, access time is controlled exclusively by $t_{C A C}$ or $t_{A A}$.

14 Either $t_{\text {RRH }}$ or $t_{\text {RCH }}$ must be satisfied for a read cycle.
$15 \mathrm{t}_{\text {WCS }}, \mathrm{t}_{\mathrm{CWD}}, \mathrm{t}_{\text {RWD }}$ and $\mathrm{t}_{\text {AWD }}$ are not a restructive operating parameter. They are included in the data sheet as the electrical characteristics only. If $t_{w C s} \geq t_{\text {wCs }}$ $(\min )$, the cycle is an early write cycle and Dout pin will maintain high impedance state throughout the entire cycle. If $\mathrm{t}_{\mathrm{CWD}} \geq \mathrm{t}_{\mathrm{CWD}}$ ( min ), $\mathrm{t}_{\text {RWD }} \geq \mathrm{t}_{\text {RWD }}$ $(\mathrm{min})$, and $t_{A W D} \geq t_{A W D}(\mathrm{~min})$, the cycle is a read-modify-write cycle and data from the selected cell will appear at the $\mathrm{D}_{\text {OUt }}$ pin.
If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear at the Dout pin, and write operation can be executed by satisfing $t_{R W L}, t_{C W L}$, and $t_{\text {RAL }}$ specifications.
$16 \mathrm{t}_{\text {CPA }}$ is access time from the selection of a new column address (that is caused by changing $\overline{\mathrm{CAS}}$ from " $L$ " to " H "). Therefore, if $\mathrm{t}_{\mathrm{CP}}$ is long, $\mathrm{t}_{\mathrm{CPA}}$ is longer than $\mathrm{t}_{\mathrm{CPA}}$ (max).

17 Assumes that $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh and $\overline{\mathrm{CAS}}$ - before$\overline{\text { RAS }}$ refresh counter test cycle only

Fig. $2-t_{\text {RAC }}$ vs $t_{R C D}$


Fig. $3-t_{\text {RAC }}$ vs $t_{\text {RAD }}$


## FUNCTIONAL TRUTH TABLE

| Operation Mode | Clock Input |  |  | Address Input |  | Data |  | Refresh | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | $\overline{W E}$ | Row | Column | Input | Output |  |  |
| Standby | H | H | X | - | - | - | High-Z | - |  |
| Read Cycle | L | L | H | Valid | Valid | - | Valid | O* | $\mathrm{t}_{\mathrm{RCS}} \geq \mathrm{t}_{\text {RCS }}$ ( min ) |
| Write Cycle (Early Write) | L | L | L | Valid | Valid | Valid | High-Z | O* | $\mathrm{t}_{\mathrm{wcs}} \geq \mathrm{t}_{\mathrm{wcs}}$ (min) |
| Read-ModifyWrite Cycle | L | L | $\mathrm{H} \rightarrow \mathrm{L}$ | Valid | Valid | $X \rightarrow$ <br> Valid | Valid | O* | $\mathrm{t}_{\text {CWD }} \geq \mathrm{t}_{\text {CWD }}(\mathrm{min})$ |
| $\overline{\text { RAS }}$-only Refresh Cycle | L | H | X | Valid | - | - | High-Z | $\bigcirc$ |  |
| $\overline{\mathrm{CAS}}$-beforeRAS Refresh | L | L | X | - | - | - | High-Z | $\bigcirc$ | $\mathrm{t}_{\mathrm{CSR}} \geq \mathrm{t}_{\text {CSR }}(\mathrm{min})$ |
| Hidden <br> Refresh Cycle | $\mathrm{H} \rightarrow \mathrm{L}$ | L | X | - | - | - | Valid | $\bigcirc$ | Previous data is kept. |

X; "H" or "L"
*; It is impossible in fast page mode.

## 2-48





Fast Page Mode Read Cycle



Fast Page Mode Read-Modify-Write Cycle

$\overline{\text { CAS-before-RAS Refresh Cycle }}$
NOTE: Address, $\bar{W} E, D_{I N}=$ "H"or"L"




## DESCRIPTION

## Address Inputs:

A total of twenty binary input address bits are required to decode any one of the $1,048,576$ storage cells whthin the MB 81C1000. Ten row address bits are established on the address input pins ( $A_{0}$ to $A_{g}$ ) and latched with the Row Address Strobe ( $\overline{\mathrm{RAS}}$ ). The ten column address bits are established on the address input pins ( $A_{0}$ to $A_{g}$ ) and latched with the Column Address Strobe ( $\overline{\mathrm{CAS}}$ ). All row and column address must be stable on or before the falling edge of $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$, respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after $\mathrm{t}_{\text {RAH }}(\mathrm{min})+\mathrm{t}_{\mathrm{T}}$.
Therefore, to get valid data within $t_{\text {RAC }}$, it is necessary to apply column address within $t_{\text {RAD }}$ (max).
If $t_{\text {RAD }} \geq t_{\text {RAD }}$ (max), access time is $\mathrm{t}_{\mathrm{CAC}}$ or $\mathrm{t}_{\mathrm{AA}}$ whichever occur later.

## Write Enable:

Read or Write cycle is selected with the $\overline{W E}$ inputs. A high on $\overline{W E}$ selects read cycle and low selects write cycle. Data input is ignored during read cycle. Data output is high impedance state during write cycle.

## Data Input:

Data is written into the MB 81C1000 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{W E}$. In an early write cycle, data input is strobed by $\overline{\text { CAS, }}$, and set up and hold times are referenced to $\overline{\mathrm{CAS}}$. In a delayed write or read-modify-write cycle, $\overline{W E}$ is set low after $\overline{\mathrm{CAS}}$. Thus, data input is strobed by $\overline{W E}$, and set up and hold times are referenced to WE.

## Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output
is high impedance state until $\overline{\mathrm{CAS}}$ is brought low. In a read or read-modifywrite cycle, the output becomes valid after $t_{\text {RAC }}$ from the falling edge of $\overline{\text { CAS }}$ when $t_{R C D}$ (max) is satisfied or after $t_{C A C}$ when $t_{R C D}$ is longer than $t_{R C D}$ (max). The data output remains valid until $\overline{\mathrm{CAS}}$ returns to high with $\mathrm{t}_{\mathrm{OH}}$ and becomes high impedance state after $t_{\text {OFF }}$. In an early write cycle, the output buffer is high impedance state during the entire cycle. In a delayed write cycle, if $\mathrm{t}_{\text {RWD }}$ or $\mathrm{t}_{\mathrm{CWD}}$ is less than $\mathrm{t}_{\text {RWD }}(\mathrm{min})$ or $\mathrm{t}_{\mathrm{CWD}}(\mathrm{min})$, the output is invalid.

## Read Cycle:

The read cycle is executed by keeping both $\overline{\text { RAS }}$ and $\overline{\mathrm{CAS}}$ " L " and keeping $\overline{W E}$ " H " throughout the cycle. The row and column addresses are latched with $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$, respectively. The data output is remain valid with $\overline{\mathrm{CAS}}$ " L ", i.e., if $\overline{\mathrm{CAS}}$ goes " H ", the data becomes invalid with $\mathrm{t}_{\mathrm{OH}}$. During read cycle, the $D_{\text {IN }}$ pin is " $H$ " or " $L$ ". The access time is determined by $\overline{R A S}$ ( $t_{\text {RAC }}$ ), $\overline{\mathrm{CAS}}$ ( $\mathrm{t}_{\mathrm{CAC}}$ ), or Column address input $\left(t_{A A}\right)$. If $t_{R C D}(\overline{R A S}$ to $\overline{C A S}$ delay time) is greater than the specification, the access time is $t_{C A C}$. If $t_{\text {RAD }}$ is greater than the specification, the access time is $t_{A A}$.

## Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of $\overline{W E}$ and $D_{\text {IN }}$ pin. The data on $\mathrm{D}_{\text {IN }} \mathrm{pin}$ is latched with the latter falling edge of $\overline{C A S}$ or $\overline{W E}$ and written into memory. In addition, during write cycle, $t_{\text {RWL }}, t_{\text {CWL }}$ and $t_{\text {RAL }}$ must be satisfied the specifications.

## Read-Modify-Write Cycle:

The read-modify-write cycle is executed by changing $\overline{W E}$ from " $H$ " to " $L$ " after the data appears on the DOUT pin. After the current data is read out, modified data can be re-written into the same address quickly.

## Fast Page Mode Read Cycle:

The fast page mode read cycle is executed after normal cycle with holding $\overline{\text { RAS " } L \text { ", applying column address and }}$ $\overline{\mathrm{CAS}}$, and keeping $\overline{\mathrm{WE}}$ " H ". Once an address is selected normally using the $\overline{\text { RAS }}$ and $\overline{\mathrm{CAS}}$, other addresses in the same row can be selected by only changing the column address and applying the $\overline{\text { CAS. So power consumption and cycle }}$ time are reduced. During fast page mode, the access time is $t_{C A C}, t_{A A}$, or $t_{\text {CPA }}$, whichever occurs later. Any of the 1024 bits belonging to each row can be accessed.

## Fast Page Mode Write Cycle:

The fast page mode write cycle is executed by the same manner as fast page mode read cycle except for the state of $\overline{\mathrm{WE}}$. The data on $\mathrm{D}_{\text {IN }}$ pin is latched with the falling edge of $\overline{\mathrm{CAS}}$ and written into the memory. During fast page mode write cycie, $\mathrm{t}_{\mathrm{CWL}}$ must be satisfied. Any of the 1024 bits belonging to each row can be accessed.

## Fast Page Mode Read-Modify-Write

 Cycle:During fast page mode, the read-modifywrite cycle can be executed by changing $\overline{W E}$ high to low after the data appears at the Dout pin as well as normal cycle. Any of the 1024 bits belonging to each row can be accessed.

## Refresh:

The refresh of DRAM is executed by normal read, write or read-modiqy-write cycle, i.e., the cells on the one row line are refreshed by executing one of three cycles. 512 row address must be refreshed every 8.2 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-written to the cell. The MB81C1000 also has thdee types of refresh modes, $\overline{\mathrm{RAS}}$-Only refresh, $\overline{\mathrm{CAS}}$ -before- $\overline{\text { RAS }}$ refresh, and Hidden refresh.

1. $\overline{\text { RAS }}$-Only Refresh;

The $\overline{\mathrm{RAS}}$-only refresh is executed by keeping $\overline{\mathrm{RAS}}$ " $L$ " and keeping $\overline{\mathrm{CAS}}$ " H " through the cycle. The row address to be refreshed is latched with the falling edge of $\overline{\mathrm{RAS}}$. During $\overline{R A S}$-only refresh, the DOUT pin is kept high impedance state.
2. $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ Refresh;

The $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh is executed by bringing $\overline{\mathrm{CAS}}$ " L " before $\overline{\mathrm{RAS}}$. By this timing combination, the MB 81C1000 executes $\overline{\mathrm{CAS}}$ -before- $\overline{\mathrm{RAS}}$ refresh. The row address input is not necessary because it is generated internally.
3. Hidden Refresh;

The Hidden refresh is executed by keeping $\overline{\mathrm{CAS}}$ " $L$ " to next cycle, i.e., the output data at previous cycle is kept during next refresh cycle. Since the $\overline{\mathrm{CAS}}$ is kept low continuosly from previous cycle, followed refresh cycle should be $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh.

## PACKAGE DIMENSIONS

(Suffix: -P)
18 LEAD PLASTIC DUAL-IN-LINE PACKAGE


## PACKAGE DIMENSIONS

(Suffix: -PJ)

| PIN ASSIGNMENT |  |  |
| :---: | :---: | :---: |
|  |  |  |



## PACKAGE DIMENSIONS

(Suffix: .PSZ)


20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE
(CASE No.: ZIP-20P-MO2)

© 1988 FUJITSU LIMITED Z20002S.4C

## PACKAGE DIMENSIONS

(Suffix:-C)


18-LEAD CERAMIC (METAL SEAL) DUAL IN-LINE PACKAGE
(CASE No.: DIP-18C-A01)


Dimensions in inches (millimeters)

## MB81C1000A-60/-80/-10 <br> CMOS 1,048,576 BIT FAST PAGE MODE DYNAMIC RAM

## CMOS $1,048,576 \times 1$ BIT Fast Page Mode Dynamic RAM

The Fujitsu MB81C1000A is CMOS fully decoded dynamic RAM organized as $1,048,576$ words $x$ 1 bit. The MB81C1000A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1000A High $\alpha$-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

## PRODUCT LINE \& FEATURES

| Paramer | MB8101000A 60 | WB81910004.80 | 1881610004 10 |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RAS}}$ Access Time | 60ns max. | 80ns max. | 100ns max. |
| Randam Cycle Time | 130 ns min . | 155ns min. | 180ns min. |
| Address Access Time | 30ns max. | 40ns max. | 50 ns max . |
| $\overline{\text { CAS Access Time }}$ | 15 ns max. | 20ns max. | 25ns max. |
| Fast Page Mode CycleTime | 45ns min. | 55ns min. | 65ns min. |
| Low Power Dissipation <br> - Operating current | 330 mW max. | 275 mW max. | 248mW max. |
| - Standby current | 11 mW max. (TTL level) / 5.5mW max. (CMOS level) |  |  |

- 1,048,576 words $\times 1$ bit organization
- Silicon gate, CMOS, 3D-Stacked

Capacitor Cell

- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Common I/O capability by using early write
- $\overline{R A S}$ only, $\overline{\text { CAS-before- }-\overrightarrow{R A S} \text {, or Hidden }}$

Refresh

- Fast Page Mode, Read-Modify-Write
capability
- On chip substrate bias generator for high
- performance


## ABSOLUTE MAXIMUM RATINGS (see NOTE)

| parame |  | Symbolk | Valüs | Unl1 |
| :---: | :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS |  | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage of $\mathrm{V}_{\text {cc }}$ supply relative to VSS |  | $V_{\text {cc }}$ | -1 to +7 | V |
| Power Dissipation |  | PD | 1.0 | W |
| Short Circuit Output Current |  | - | 50 | mA |
| Storage Temperature | Ceramic | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 to +125 |  |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


DIP-18P-M04


DIP-18C-A02


LCC-26P-M04


ZIP-20P-M02

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circult.

[^6]
## MB81C1001-70/-80/-10/-12 CMOS 1048576 BIT NIBBLE DYNAMIC RAM

## CMOS 1,048,576 x 1 BIT NIBBLE MODE DYNAMIC RAM

The Fujitsu MB81C1001 is CMOS fully decoded dynamic RAM organized as $1,048,576$ words $\times 1$ bit. The MB81C1001 has been designed for mainframe memories, buffer memories, and video image memories requiring highspeed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very lower power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1001 high $\alpha$-ray soft error immunity and long refresh time.

Since the CMOS circuits are used for peripheral circuits, low power dissipation and high speed operation are realized.

This specification is applied to " $B C$ " version revised with intent to realize faster access time. So faster speed version ( 70 ns and 80 ns ) are available on this chip.

## PRODUCT LINE

| Parameter | $\begin{array}{\|c\|} \hline \text { MB81C1001 } \\ -70 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { MB81C1001 } \\ -80 \\ \hline \end{array}$ | $\begin{gathered} \text { MB81C1001 } \\ -10 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { MB81C1001 } \\ -12 \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RAS}}$ Access Time | 70ns max. | 80ns max. | 100ns max. | 120 ns max . |
| Random Cycle Time | 140ns min. | 155 ns min . | 180ns min. | 210 ns min . |
| Address Access Time | 43ns max. | 45ns max. | 50ns max. | 60 ns max. |
| $\overline{\text { CAS }}$ Access Time | 25ns max. | 25ns max. | 25ns max. | 35ns max. |
| Nibble Mode Cycle Time | 50ns min. | 50 ns min. | 55 ns min. | 60 ns min. |
| Low Power Dissipation <br> - Operating current | 413 mW max. | 385 mW max. | 330 mW max. | 275mW max. |
| - Standby current | 11 mW max. (TTL level)/5.5mW max. (CMOS level) |  |  |  |

## FEATURES

- 1,048,576 word x 1 bit organization
- Silicon Gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Common I/O capability by using early write
- $\overline{\mathrm{RAS}}$-only, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$, or Hidden Refresh
- Nibble Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance.

ABSOLUTE MAXIMUM RATINGS(See NOTE)

| Rating |  | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Voltage on Any Pin Relative to $\mathrm{V}_{\mathrm{SS}}$ |  | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage on $\mathrm{V}_{\mathrm{CC}}$ Relative to $\mathrm{V}_{\text {SS }}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | -1 to +7 | V |
| Storage Temperature | Ceramic | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 to +125 |  |
| Power Dissipation |  | $\mathrm{P}_{\mathrm{D}}$ | 1.0 | W |
| Short Circuit Output Current |  | - | 50 | mA |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


*: Test Enable (will be available) Pin Assignment
For SOJ: See Page 17 Pin Assignment
For ZIP: See Page 18

[^7]Fig. 1 - BLOCK DIAGRAM


CAPACITANCE
$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Parameter | Vymbolue | Unit |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  | Typ | Max |  |
| Input Capacitance, $\mathrm{A}_{\mathbf{O}}$ to $\mathrm{A}_{9}, \mathrm{D}_{\mathrm{IN}}$ | $\mathrm{C}_{1 \mathrm{~N} 1}$ |  | 5 | pF |
| Input Capacitance, $\overline{\mathrm{RAS}} \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}$ | $\mathrm{C}_{\text {IN2 }}$ |  | 5 | pF |
| Output Capacitance, DOUT | $\mathrm{C}_{\text {OUT }}$ |  | 5 | pF |

## RECOMMENDED OPERATING CONDITIONS

| Parameter NOTES | Symbol | Value |  |  | Unit | Operating Temperature |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Supply Voltage 1 | $\begin{aligned} & V_{\mathrm{cc}} \\ & \mathrm{v}_{\mathrm{ss}} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 0 \end{aligned}$ | V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Input High Voltage, All inputs 1 | $V_{\text {IH }}$ | 2.4 | - | 6.5 | V |  |
| Input Low Voltage, All inputs 1 | $V_{\text {IL }}$ | -2.0 | - | 0.8 | V |  |

## DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted) Notes 3

| Parameter NOTES |  | Conditions | Symbol | Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| Operating Current <br> (Average power supply current) | MB81C1001-70 |  | $\overline{\mathrm{RAS}} \& \overline{\mathrm{CAS}}$ cycling;$\mathrm{t}_{\mathrm{RC}}=\min$ | Icc1 |  | 75 | mA |
|  | M ${ }^{\text {c }}$ 1C1001-80 |  |  |  | 70 |  |  |
|  | MB81C1001-10 |  |  |  | 60 |  |  |
|  | MB81C1001-12 |  |  |  | 50 |  |  |
| Standby Current (Power supply current) | TTL level | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$ | 1 cc 2 |  | 2.0 | mA |  |
|  | CMOS level | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}} \geqq \mathrm{V}_{\text {cc }}-0.2 \mathrm{~V}$ |  |  | 1.0 |  |  |
| Refresh Current 1 <br> (Average power supply current) | M $381 \mathrm{C1001-70}$ | $\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{iH}}, \overline{\mathrm{RAS}}$ cycling; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ | $\mathrm{I}_{\mathrm{cc} 3}$ |  | 70 | mA |  |
|  | MB81C1001-80 |  |  |  | 65 |  |  |
|  | MB81C1001-10 |  |  |  | 55 |  |  |
|  | MB81C1001-12 |  |  |  | 45 |  |  |
| Nibble Mode Current | MB81C1001-70 | $\begin{aligned} & \overline{\mathrm{RAS}}=V_{1 L}, \overline{\mathrm{CAS}} \text { cycling; } \\ & \mathrm{t}_{\mathrm{NC}}=\min \end{aligned}$ | ICC4 |  | 45 | mA |  |
|  | MB81C1001-80 |  |  |  | 45 |  |  |
|  | M $881 \mathrm{C} 1001-10$ |  |  |  | 35 |  |  |
|  | MB81C1001-12 |  |  |  | 25 |  |  |
| Refresh Current 2 <br> (Average power current) | M $381 \mathrm{C} 1001-70$ | $\overline{\mathrm{RAS}}$ cycling, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}} ;$ $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ | Icc5 |  | 70 | mA |  |
|  | MB81C1001-80 |  |  |  | 65 |  |  |
|  | MB81C1001-10 |  |  |  | 55 |  |  |
|  | MB81C1001-12 |  |  |  | 45 |  |  |
| Input Leakage Current |  | $\begin{aligned} & 0 \mathrm{~V} \leqq \mathrm{~V}_{1 \mathrm{~N}} \leqq 5.5 \mathrm{~V}, \\ & 4.5 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{Cc}} \leqq 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} ; \text { pins not } \\ & \text { under test }=0 \mathrm{~V} \end{aligned}$ | $I_{1(L)}$ | -10 | 10 | $\mu \mathrm{A}$ |  |
| Output Leakage Current |  | $O V \leqq V_{\text {OUT }} \leqq 5.5 V$ <br> Data out disabled | IO(L) | -10 | 10 |  |  |
| Output High Voltage |  | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  | V |  |
| Output Low Voltage |  | $\mathrm{IOL}^{\text {a }}=4.2 \mathrm{~mA}$ | $\mathrm{V}_{\text {OL }}$ |  | 0.4 | V |  |

## AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3,4,5

| No. | Parameter NOTES | Symbol | MB81C1001-70 |  | MB81C1001-80 |  | MB81C1001-10 |  | MB81C1001-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| 1 | Time Between Refresh | $t_{\text {REF }}$ |  | 8.2 |  | 8.2 |  | 8.2 |  | 8.2 | ms |
| 2 | Random Read/Write Cycle Time | ${ }^{t} \mathrm{RC}$ | 140 |  | 155 |  | 180 |  | 210 |  | ns |
| 3 | Read-Modify-Write Cycle Time | ${ }^{\text {t }}$ RWC | 167 |  | 182 |  | 210 |  | 245 |  | ns |
| 4 | Access Time from $\overline{\text { RAS }} 6$ | ${ }^{\text {traC }}$ |  | 70 |  | 80 |  | 100 |  | 120 | ns |
| 5 | Access Time from $\overline{\text { CAS }} 79$ | ${ }^{t} \mathrm{CAC}$ |  | 25 |  | 25 |  | 25 |  | 35 | ns |
| 6 | Access Time from Column Address | ${ }^{t} A A$ |  | 43 |  | 45 |  | 50 |  | 60 | ns |
| 7 | Output Data Hold Time | ${ }^{\text {tor }}$ | 7 |  | 7 |  | 7 |  | 7 |  | ns |
| 8 | Output Buffer Turn on Delay Time | ${ }^{\text {ton }}$ | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 9 | Output Buffer Turn Off Delay Time | tof |  | 25 |  | 25 |  | 25 |  | 25 | ns |
| 10 | Transition Time | ${ }^{t}$ T | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| 11 | $\overline{\text { RAS }}$ Precharge Time | $t_{\text {RP }}$ | 60 |  | 65 |  | 70 |  | 80 |  | ns |
| 12 | $\overline{\text { RAS Pulse Width }}$ | ${ }^{t}$ RAS | 70 | 100000 | 80 | 100000 | 100 | 100000 | 120 | 100000 | ns |
| 13 | $\overline{\text { RAS }}$ Hold Time | ${ }^{\text {trash }}$ | 25 |  | 25 |  | 30 |  | 35 |  | ns |
| 14 | $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Precharge Time | ${ }^{t} \mathrm{CRP}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 15 | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ <br> Delay Time <br> 11 <br> 12 | $t_{\text {RCD }}$ | 20 | 45 | 22 | 55 | 25 | 70 | 25 | 85 | ns |
| 16 | $\overline{\text { CAS Pulse Width }}$ | ${ }^{t} \mathrm{CAS}$ | 25 |  | 25 |  | 30 |  | 35 |  | ns |
| 17 | $\overline{\text { CAS }}$ Hold Time | ${ }^{\mathrm{t}} \mathrm{CSH}$ | 70 |  | 80 |  | 100 |  | 120 |  | ns |
| 18 | $\overline{\mathrm{CAS}}$ Precharge Time ( $\overline{\mathrm{C}}-\mathrm{B}-\overline{\mathrm{R}}$ Cycle) | ${ }^{t}$ CPN | 15 |  | 15 |  | 15 |  | 15 |  | ns |
| 19 | Row Address Set Up Time | ${ }^{t}$ ASR | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 20 | Row Address Hold Time | $t_{\text {RAH }}$ | 10 |  | 12 |  | 15 |  | 15 |  | ns |
| 21 | Column Address Set Up Time | ${ }^{t}$ ASC | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 22 | Column Address Hold Time | ${ }^{t} \mathrm{CAH}$ | 15 |  | 15 |  | 15 |  | 20 |  | ns |
| 23 | $\overline{\mathrm{RAS}}$ to Column Address Delay Time | ${ }^{\text {trad }}$ | 15 | 27 | 17 | 35 | 20 | 50 | 20 | 60 | ns |
| 24 | Column Address to $\overline{\mathrm{RAS}}$ Lead Time | ${ }^{\text {t RAL }}$ | 43 |  | 45 |  | 50 |  | 60 |  | ns |
| 25 | Read Command Set Up Time | ${ }^{\text {t }}$ RCS | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## AC CHARACTERISTICS (Cont'd)

(At recommended operating conditions unless otherwise noted.) Notes 3,4,5

| No. | Parameter | Symbol | MB81C1001-70 |  | MB81C1001-80 |  | MB81C1001-10 |  | MB81C1001-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| 26 | Read Command Hold Time Referenced to $\overline{\text { RAS }}$ | ${ }^{\text {tr R }}$ R | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 27 | Read Command Hold Time Referenced to $\overline{\mathrm{CAS}}$ | ${ }^{\text {treH }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 28 | Write Command Set Up Time | ${ }^{\text {twCs }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 29 | Write Command Hold Time | ${ }^{\text {t }} \mathrm{WCH}$ | 15 |  | 15 |  | 15 |  | 20 |  | ns |
| 30 | WE Pulse Width | $t_{\text {WP }}$ | 15 |  | 15 |  | 15 |  | 20 |  | ns |
| 31 | Write Command to $\overline{\text { RAS }}$ Lead Time | ${ }^{\text {t }}$ RWL | 22 |  | 22 |  | 25 |  | 30 |  | ns |
| 32 | Write Commnd to $\overline{\mathrm{CAS}}$ Lead Time | ${ }^{\mathrm{t}} \mathrm{CWL}$ | 17 |  | 17 |  | 20 |  | 25 |  | ns |
| 33 | $\mathrm{D}_{\text {IN }}$ Set Up Time | ${ }^{t}$ DS | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 34 | DIN Hold time | ${ }^{\text {t }}$ DH | 15 |  | 15 |  | 15 |  | 20 |  | ns |
| 35 | $\overline{\mathrm{RAS}}$ to $\overline{W E}$ Delay Time 15 | ${ }^{\text {t }}$ RWD | 70 |  | 80 |  | 100 |  | 120 |  | ns |
| 36 | $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{WE}}$ Delay Time 15 | ${ }^{\text {t }}$ CWD | 25 |  | 25 |  | 30 |  | 35 |  | ns |
| 37 | Column Address to $\overline{W E}$ <br> Delay Time | ${ }^{t} A W D$ | 43 |  | 45 |  | 50 |  | 60 |  | ns |
| 38 | $\overline{\mathrm{RAS}}$ Precharge Time to $\overline{\mathrm{CAS}}$ Active Time (Refresh Cycles) | ${ }^{\text {t RPC }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 39 | $\overline{\mathrm{CAS}}$ Set Up Time for CAS-before- $\overline{R A S}$ Refresh | ${ }^{t}$ CSR | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 40 | $\overline{\mathrm{CAS}}$ Hold Time for $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ Refresh | ${ }^{t} \mathrm{CHR}$ | 15 |  | 15 |  | 15 |  | 20 |  | ns |
| 41 | Access Time from $\overline{\mathrm{CAS}}$ (Counter Test Cycle) | ${ }^{t} \mathrm{CAT}$ |  | 43 |  | 45 |  | 50 |  | 60 | ns |
| 50 | Nibble Mode Read/Write Cycle Time | ${ }^{\text {t }} \mathrm{NC}$ | 50 |  | 50 |  | 55 |  | 60 |  | ns |
| 51 | Nibble Mode Read-ModifyWrite Cycle Time | ${ }^{\text {t }}$ NRWC | 67 |  | 67 |  | 75 |  | 85 |  | ns |
| 52 | Access Time from $\overline{\mathrm{CAS}}$ Precharge $\square$ | ${ }^{\text {t }}$ NPA |  | 45 |  | 45 |  | 50 |  | 55 | ns |
| 53 | Nibble Mode $\overline{\mathrm{CAS}}$ Precharge Time | ${ }^{t}$ NCP | 15 |  | 15 |  | 15 |  | 15 |  | ns |

NOTES:Referenced to $V_{\text {SS }}$.

2 I CC depends on the output load conditions and cycle rate. The specified values are obtained with the output open.
$I_{\text {CC }}$ depends on the number of address changes as $\overline{\mathrm{RAS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}$.
$\mathrm{I}_{\mathrm{CC} 1}, \mathrm{I}_{\mathrm{CC} 3}$ and $\mathrm{I}_{\mathrm{CC5}}$ are specified at three time of address change during $\overline{\text { RAS }}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}$. $I_{\mathrm{CC4}}$ is specified at one time of address change during $\overline{\mathrm{RAS}}=\mathrm{V}_{1 \mathrm{~L}}$ and $\overline{\mathrm{CAS}}=\mathrm{V}_{1 \mathrm{H}}$.An initial pause ( $\overline{R A} \bar{S}=\overline{\mathrm{CAS}}=\mathrm{V}_{I H}$ ) of $200 \mu \mathrm{~s}$ is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before- $\overline{\mathrm{RAS}}$ initialization cycles instead of $8 \overline{\mathrm{RAS}}$ cycles are required.

4 AC characteristics assume $\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}$.
$5 \mathrm{~V}_{I H}(\min )$ and $\mathrm{V}_{1 L}(\max )$ are reference levels for measuring timing of input signals. Also, transition times are measured between $\mathrm{V}_{\mathrm{IH}}(\mathrm{min})$ and $\mathrm{V}_{I L}(\max )$.

6 Assumes that $\mathrm{t}_{\mathrm{RCD}} \leq \mathrm{t}_{\mathrm{RCD}}$ (max), $\mathrm{t}_{\mathrm{RAD}} \leq \mathrm{t}_{\text {RAD }}$ (ma $x$ ). If $t_{R C D}$ (or $t_{R A D}$ ) is greater than the maximum recommended value shown in this table, $t_{\text {RAC }}$ will be increased by the amount that $t_{\text {RCD }}$ (or $t_{\text {RAD }}$ ) exceeds the value shown. Refer to Fig. 2 and 3.

7 If $t_{R C D} \geq t_{R C D}$ (max), $t_{\text {RAD }} \geq t_{R A D}$ (max), and $t_{A S C} \geq t_{A A}{ }^{-} \mathrm{t}_{\mathrm{CAC}}{ }^{-t_{\mathrm{T}}}$, access time is $\mathrm{t}_{\mathrm{CAC}}$.

8 If $t_{R A D} \geq t_{R A D}$ (max) and $t_{A S C} \leq t_{A A^{-}} t_{C A C}{ }^{-t_{T}}$, access time is $t_{A A}$.

9 Measured with a load equivalent to two TTL loads and 100 pF .

10 toff is specified that output buffer changes to high impedance state.

11 Operation within the $\mathrm{t}_{\mathrm{RCD}}$ (max) limit insures that $t_{\text {RAC }}$ (max) can be met. $t_{R C D}$ (max) is specified as a reference point only; if $t_{R C D}$ is greater than the specified $t_{R C D}(\max )$ limit, access time is controlled exclusively by $t_{C A C}$ or $t_{A A}$.
$12 \mathrm{t}_{\mathrm{RCD}}(\min )=\mathrm{t}_{\mathrm{RAH}}(\min )+2 \mathrm{t}_{\mathrm{T}}+\mathrm{t}_{\mathrm{ASC}}(\min )$.
[13] Operation within the $t_{\text {RAD }}$ (max) limit insures that $t_{\text {RAC }}$ (max) can be met. $t_{\text {RAD }}$ (max) is specified as a reference point only; if $\mathrm{t}_{\text {RAD }}$ is greater than the specified $t_{\text {RAD }}$ (max) limit, access time is controlled exclusively by $t_{C A C}$ or $t_{A A}$.

14 Either $t_{\text {RRH }}$ or $t_{\text {RCH }}$ must be satisfied for a read cycle.
$15 \mathrm{t}_{\text {WCS }}, \mathrm{t}_{\mathrm{CWD}}, \mathrm{t}_{\text {RWD }}$ and $\mathrm{t}_{\text {AWD }}$ are not a restructive operating parameter. They are included in the data sheet as the electrical characteristics only. If $t_{w c s} \geq t_{w c s}$ $(\min )$, the cycle is an early write cycle and Dout pin will maintain high impedance state throughout the entire cycle. If $\mathrm{t}_{\mathrm{CWD}} \geq \mathrm{t}_{\mathrm{CWD}}(\mathrm{min}), \mathrm{t}_{\mathrm{RWD}} \geq \mathrm{t}_{\text {RWD }}$ $(\min )$, and $t_{A W D} \geq t_{A W D}(\min )$, the cycle is a read-modify-write cycle and data from the selected cell will appear at the $\mathrm{D}_{\text {OUt }}$ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear at the Dout pin, and write operation can be executed by satisfing $t_{\text {RWII, }} t_{C W L}$, and $t_{\text {RAL }}$ specifications.
$16 \mathrm{t}_{\mathrm{CPA}}$ is access time from the selection of a new column address (that is caused by changing $\overline{\mathrm{CAS}}$ from " $L$ " to " H "). Therefore, if $\mathrm{t}_{\mathrm{CP}}$ is long, $\mathrm{t}_{\mathrm{CPA}}$ is longer than $\mathrm{t}_{\mathrm{CPA}}$ (max).

17 Assumes that $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh and $\overline{\mathrm{CAS}}$ - before$\overline{\mathrm{RAS}}$ refresh counter test cycle only

Fig. $2-t_{\text {RAC }}$ vs $t_{\text {RCD }}$


Fig. $3-t_{\text {RAC }}$ vs $t_{\text {RAD }}$


## FUNCTIONAL TRUTH TABLE

| Operation Mode | Clock Input |  |  | Address Input |  | Data |  | Refresh | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RAS | $\overline{\text { CAS }}$ | $\overline{W E}$ | Row | Column | Input | Output |  |  |
| Standby | H | H | x | - | - | - | High-Z | - |  |
| Read Cycle | L | L | H | Valid | Valid | - | Valid | O* | $\mathrm{t}_{\text {RCS }} \geq \mathrm{t}_{\text {RCS }}(\mathrm{min})$ |
| Write Cycle (Early Write) | L | L | L | Valid | Valid | Valid | High-Z | O* | $\mathrm{t}_{\mathrm{Wcs}} \geq \mathrm{t}_{\mathrm{wcs}}(\mathrm{min})$ |
| Read-ModifyWrite Cycle | L | L | $\mathrm{H} \rightarrow \mathrm{L}$ | Valid | Valid | $X \rightarrow$ <br> Valid | Valid | O* | $\mathrm{t}_{\text {cWD }} \geq \mathrm{t}_{\text {cWD }}(\mathrm{min})$ |
| $\overline{\text { RAS }}$-only Refresh Cycle | L | H | X | Valid | - | - | High-Z | $\bigcirc$ |  |
| $\overline{\mathrm{CAS}}$-before$\overline{\text { RAS Refresh }}$ | L | L | X | - | - | - | High-Z | $\bigcirc$ | $\mathrm{t}_{\mathrm{CSR}} \geq \mathrm{t}_{\mathrm{CSR}}(\mathrm{min})$ |
| Hidden <br> Refresh Cycle | $\mathrm{H} \rightarrow \mathrm{L}$ | L | X | - | - | - | Valid | $\bigcirc$ | Previous data is kept. |

X; "H" or "L"
*; It is impossible in nibble mode.










## DESCRIPTION

## Address Inputs:

A total of twenty binary input address bits are required to decode any one of the $1,048,576$ storage cells within the MB 81C1001. Ten row address bits are established on the address input pins ( $A_{0}$ to $A_{g}$ ) and latched with the Row Address Strobe ( $\overline{\mathrm{RAS}}$ ). The ten column address bits are established on the address input pin ( $A_{0}$ to $A_{g}$ ) and latched with the Column Address Strobe ( $\overline{\mathrm{CAS}}$ ). All row and column addresses must be stable on or before the falling edge of $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$, respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after $\mathrm{t}_{\mathrm{RAH}}(\mathrm{min})+\mathrm{t}_{\mathrm{T}}$.
Therefore, to get valid data within $t_{\text {RAC }}$, it is necessary to apply column address within $t_{\text {RAD }}$ (max).
If $t_{\text {RAD }} \geq t_{\text {RAD }}$ (max), access time is $t_{C A C}$ or $t_{A A}$ whichever occure later.

## Write Enable:

Read or Write cycle is selected with the $\overline{W E}$ inputs. A high on $\overline{W E}$ selects read cycle and low selects write cycle. Data input is ignored during read cycle. Data output is high impedance state during write cycle.

## Data Input:

Data is written into the MB 81C1001 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{\mathrm{WE}}$. In an early write cycle, data input is strobed by CAS, and set up and hold times are referenced to $\overline{\mathrm{CAS}}$. In a delayed write or read-modify-write cycle, $\overline{W E}$ is set low after $\overline{\mathrm{CAS}}$. Thus, data input is strobed by $\overline{W E}$, and set up and hold times are referenced to $\overline{W E}$.

## Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output
is high impedance state until $\overline{\mathrm{CAS}}$ is brought low. In a read or read-modifywrite cycle, the output becomes valid after $t_{\text {RAC }}$ from the falling edge of $\overline{\text { CAS }}$ when $t_{R C D}$ (max) is satisfied or after $\mathrm{t}_{\mathrm{CAC}}$ when $\mathrm{t}_{\mathrm{RCD}}$ is longer than $\mathrm{t}_{\mathrm{RCD}}$ (max). The data output remains valid until $\overline{\mathrm{CAS}}$ returns to high with $\mathrm{t}_{\mathrm{OH}}$ and becomes high impedance state after $t_{\text {OFF }}$. In an early write cycle, the output buffer is high impedance state during the entire cycle. In a delayed write cycle, if $t_{\text {RWD }}$ or $t_{C W D}$ is less than $\mathrm{t}_{\mathrm{RWD}}(\mathrm{min})$ or $\mathrm{t}_{\mathrm{CWD}}(\mathrm{min})$, the output is invalid.

## Read Cycle:

The read cycle is executed by keeping both $\overline{\operatorname{RAS}}$ and $\overline{\mathrm{CAS}}$ " L " and keeping $\overline{W E}$ " $H$ " through-out the cycle. The row and column addresses are latched with $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$, respectively. The data output is remain valid with $\overline{C A S}$ " $L$ ", i.e., if $\overline{\mathrm{CAS}}$ goes " H ", the data becomes invalid with $t_{\mathrm{OH}}$. During read cycle, the $\mathrm{D}_{\mathrm{IN}}$ pin is "Don't Care". The access time is determined by $\overline{\operatorname{RAS}}$ ( $\mathrm{t}_{\mathrm{RAC}}$ ), $\overline{\mathrm{CAS}}$ ( $\mathrm{t}_{\mathrm{CAC}}$ ), or Column address input $\left(t_{A A}\right)$. If $t_{R C D}$ ( $\overline{R A S}$ to $\overline{C A S}$ delay time) is greater than the specification, the access time is $t_{C A C}$. If $t_{\text {RAD }}$ is greater than the specification, the access time is $t_{A A}$.

## Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of $\overline{W E}$ and $D_{\text {IN }}$ pin. The data on $\mathrm{D}_{\mathrm{IN}}$ pin is latched with the latter falling edge of $\overline{C A S}$ or $\overline{W E}$ and written into memory. In addition, during write cycle, $t_{\text {RWL }}, t_{\text {CWL }}$ and $t_{\text {RAL }}$ must be satisfied the specifications.

## Read-Modify-Write Cycle:

The read-modify-write cycle is executed by changing $\overline{\mathrm{WE}}$ from " H " to " L " after the data appears at the Dout pin. After the current data is read out, modified data can be re-written into the same address quickly.

## Nibble Mode Read/Write/Read-ModifyWrite Cycle:

Nibble mode allows high speed serial read, write, or read-modify-write access of 2,3 , or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 9 row and 9 column address bits (RA0 to RA8 and CAO to CA8). The 2 bits of addresses (RA9 and CA9) are used to select 1 of 4 nibble bits for initial access. After the first bit is accessed by the normal mode, the remaining nibble bits may be accessed by toggling $\overline{C A S}$ " $H$ " then " $L$ " while $\overline{R A S}$ remains " $L$ ". Toggling $\overline{\mathrm{CAS}}$ causes RA9 and CA9 to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access. Refer to the table 1 for nibble mode address sequence.
If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat.

## Refresh:

The refresh of DRAM is executed by normal read, write or read-modify-write cycle, i.e., the cells on the one row line are refreshed by executing one of three cycles. 512 row address must be refreshed every 8.2 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-written to the cell. The MB81C1001 also has three types of refresh modes, $\overline{\text { RAS }}$-only refresh, $\overline{\mathrm{CAS}}$ -before- $\overline{\mathrm{RAS}}$ refresh, and Hidden refresh.

## 1. $\overline{\mathrm{R} A S}$-Only Refresh;

The RAS.Only refresh is executed by keeping $\overline{R A S}$ " $L$ " and keeping CAS " H " through the cycle. The row address to be refreshed is latched with the falling edge of $\overline{\text { RAS }}$. During RAS-Only refresh, the Dout pin is kept high impedance state.
2. CAS-before-RAS Refresh;

The CAS-before-RAS refresh is executed by bringing $\overline{C A S}$ " $L$ " before $\overline{R A S}$. By this timing combination, the MB 81C1001 executes CAS-before- $\mathrm{RA} \overline{\mathrm{S}}$ refresh. The row address input is not necessary because it is generated internally.

## 3. Hidden Refresh;

The Hidden refresh is executed by keeping $\overline{\mathrm{CAS}}$ " L " to next cycle, i.e., the output data at previous cycle is kept during next refresh cycle. Since the CAS is kept low continuosly from previous cycle, followed refresh cycle should be CAS-before- $\overline{R A S}$ refresh.

Table 1 - NIbBLE MODE ADDRESS SEQUENCE

| Sequence | Mode | Nibble <br> bit | $R A_{9}$ | Row address <br> $\left(A_{8} \sim A_{0}\right)$ | $C_{9}$ | Column address <br> $\left(A_{8} \sim A_{0}\right)$ |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RAS } / \overline{C A S}}$ | Normal | 1 | 0 | 101010100 | 0 | 101010100 | Input address |
| Toggle $\overline{\mathrm{CAS}}$ | Nibble | 2 | 1 | 101010100 | 0 | 101010100 | Generated <br> Internally |
| Toggle $\overline{\mathrm{CAS}}$ | Nibble | 3 | 0 | 101010100 | 1 | 101010100 |  |
| Toggle $\overline{\mathrm{CAS}}$ | Nibble | 4 | 1 | 101010100 | 1 | 101010100 |  |
| Toggle $\overline{\mathrm{CAS}}$ | Nibble | 1 | 0 | 101010100 | 0 | 101010100 | Sequence repeats |

## PACKAGE DIMENSIONS

(Suffix: -P)


## PACKAGE DIMENSIONS

(Suffix: -PJ)

| PIN ASSIGNMENT |  |  |
| :---: | :---: | :---: |
| $D_{\text {IN }}$ w̄é $\overline{\text { RAS }}$ TE. NC. | TOP VIEW |  |



## PACKAGE DIMENSIONS

(Suffix:-PSZ)

## PIN ASSIGNMENT

(TOP VIEW)


20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE (CASE No.: ZIP-20P-M02)

(20)

Dimensions in inches (millimeters)

## PACKAGE DIMENSIONS

(Suffix: -C)


18-LEAD CERAMIC (METAL SEAL) DUAL IN-LINE PACKAGE (CASE No.: DIP-18C-A01)


## MB81C1001A-60/-80/-10

CMOS 1,048,576 BIT NIBBLE MODE DYNAMIC RAM

## CMOS 1,048,576 X 1 Bit Nibble Mode Dynamic RAM

The Fujitsu MB81C1001A is CMOS fully decoded dynamic RAM organized as $1,048,576$ words $x$ 1 bit. The MB81C1001A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.
Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1001A High $\alpha$-ray soft error immunity and long refresh time.
The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

## PRODUCT LINE \& FEATURES

| $\geqslant \%$ Firdilitor | MB8HO1001\% 60 | 488181001880 | 188310600\% 18 |
| :---: | :---: | :---: | :---: |
| RAS Access Time | 60ns max. | 80ns max. | 100ns max. |
| Randam Cycle Time | 130 ns min . | 155 ns min. | 180 ns min. |
| Address Access Time | 30ns max. | 40ns max. | 50ns max. |
| $\overline{\text { CAS Access Time }}$ | 15ns max. | 20ns max. | 25ns max. |
| Nibble Mode Cycle Time | 35 ns min. | 42 ns min. | 50 ns min. |
| Low Power Dissipation <br> - Operating current | 330 mW max. | 275 mW max. | 248mW max. |
| - Standby current | 11 mW max. (TTL. level) $/ 5.5 \mathrm{~mW}$ max. (CMOS level) |  |  |

- $1,048,576$ words $\times 1$ bit organization
- Silicon gate, CMOS, 3D-Stacked

Capacitor Cell

- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Common I/O capability by using early write
- $\overline{R A S}$ only, $\overline{\text { CAS-before- }-\overline{R A S}, \text { or Hidden }}$ Refresh
- Nibble Mode, Read-Modify-Write
- capability
- On chip substrate bias generator for high performance


## ABSOLUTE MAXIMUM RATINGS (see NOTE)

|  |  | Symbols | Yolu\% | Un) |
| :---: | :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS |  | $\mathrm{V}_{\mathbb{N}}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage of Vcc supply relative to VSS |  | VCC | -1 to +7 | V |
| Power Dissipation |  | PD | 1.0 | W |
| Short Circuit Output Current |  | - | 50 | mA |
| Storage Temperature | Ceramic | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ}$ |
|  | Plastic |  | -55 to +125 |  |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device contains circuitry to protect the inputs against
damage due to high static voltages or electric However, it is advised that normal precautions be taken to avold application of any voltage higher than maximum rated voltages to this high Impedance circut.

## MB81C1002-70/-80/-10/-12

CMOS 1,048,576 BIT STATIC COLUMN MODE DYNAMIC RAM

CMOS 1,048,576 X 1 BIT Static Column Mode Dynamic RAM
The Fujitsu MB81C1002 is CMOS fully decoded dynamic RAM organized as $1,048,576$ words $\times 1$ bit. The MB81C1002 has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.
Fujitsu's advanced three-dimensional stacked capacitor cell technology makes theMB81C1002 High $\alpha$-ray soft error immunity and long refresh time.
The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.
The specification is applied to "BC" version revised with intent to realized faster access time. So faster speed version ( 70 ns and 80 ns ) are available on this chip.

## PRODUCT LINE \& FEATURES

| Pafronelet |  |  | MB81 | MB81C1002\% |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RAS}}$ Access Time | 70ns max. | 80ns max. | 100ns max. | 120ns max. |
| Random Cycle Time | 140ns min. | 155ns min. | 180ns min. | 210 ns min . |
| Address Access Time | 43ns max. | 45ns max. | 50 ns max. | 60 ns max. |
| $\overline{\mathrm{CAS}}$ Access Time | 25ns max. | 25ns max. | 25ns max. | 35ns max. |
| Static Column Mode Cycle Time | 48ns min. | 50ns min. | 55 ns min. | 65ns min. |
| Low Power Dissipation | 413 mW max. | 385mW max. | 330 mW max. | 275mW max. |
|  | 11 mW max. (TTL level) / 5.5mW max. (CMOS level) |  |  |  |

- 1,048,576 words $\times 1$ bit organization

Silicon gate, CMOS, 3D-Stacked
Capacitor Cell

- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Common I/O capability by using early write
- $\overline{\text { RAS }}$ only, $\overline{\text { CAS-before-RAS, or Hidden }}$ Refresh
- Static column Mode, Read-Modify-Write - capacity
- On chip substrate bias generator for high performance


## ABSOLUTE MAXIMUM RATINGS (see NOTE)

| Paramelar |  | Symbor | \#, V1/4\% | UnU |
| :---: | :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS |  | $\mathrm{V}_{\mathbb{N}}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage of V CC supply relative to VSS |  | $V_{\text {cc }}$ | -1 to +7 | V |
| Power Dissipation |  | PD | 1.0 | W |
| Short Circuit Output Current |  | - | 50 | mA |
| Storage Temperature | Ceramic | $\mathrm{T}_{\text {StG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 to +125 |  |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

[^8]

CAPACITANCE $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| \$ $\$$ \$ 8 parameter | Symbor | TYP | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input Capacitance, A 0 to $\mathrm{A} 9, \mathrm{D}_{\mathbb{N}}$ | $\mathrm{C}_{\text {IN1 }}$ | - | 5 | pF |
| Input Capacitance, $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}$ | $\mathrm{C}_{\text {IN2 }}$ | - | 5 | pF |
| Output Capacitance, D out | $\mathrm{C}_{\text {OUT }}$ | - | 5 | pF |

## PIN ASSIGNMENTS AND DESCRIPTIONS



## RECOMMENDED OPERATING CONDITIONS

| Parameter | Notes | Symbol | Mins, | TVP | Max | Untl | Amblent Operating Temp |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 1 | $\mathrm{V}_{\mathrm{cc}}$ | 4.5 | 5.0 | 5.5 | V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  |  | $V_{S S}$ | 0 | 0 | 0 |  |  |
| Input High Voltage, all inputs | 1 | VIH | 2.4 | - | 6.5 | V |  |
| Input Low Voltage, all inputs | 1 | VIL | -2.0 | - | 0.8 | V |  |

## FUNCTIONAL OPERATION

## ADDRESS INPUTS

Twenty input bits are required to decode any one of $1,048,576$ cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, nine row address bits are input on pins A0-through-A9 and latched with the row address strobe (RAS ) then, ten column address bits are input and latched with the column address strobe(CAS ). Both row and column addresses must be stable on or before the falling edge of $\overline{C A S}$ and $\overline{R A S}$, respectively. The address latches are of the flow-through type; thus, address information appearing after trAH $(\mathrm{min})+\mathrm{t}_{\mathrm{T}}$ is automatically treated as the column address.

## WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{W E}$. When $\overline{W E}$ is active Low, a write cycle is initiated; when $\overline{W E}$ is High, a read cycle is selected. During the read mode, input data is ignored.

## DATA INPUT

Data is written into the MB81C1002 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge ofCAS or WE. In an early write cycle, data input is strobed by CAS, and set up and hold times are referenced to CAS . In a delayed write or read-modify-write cycle, WE is set low after CAS. Thus, data input is strobed by WE, and set up and hold times are referenced to WE.

## DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:
tRAC : from the falling edge of RAS when $t_{\text {RCD }}(\max )$ is satisfied.
tCAC : from the falling edge of CAS when treD is greater than trCD, trAD (max).
tAA : from column address input when traD is greater then traD (max).

## STATIC COLUMN MODE OF OPERATION

The static column mode operation allows continuous read, write, or read-modify-write cycle within a rowby applying new column address. In the static column mode, RAS can be kept low throughout static column mode operation.
(Recommended operating conditions unless otherwise noted) Notes 3

| Parameler/2./._Notes |  | Symbol | Condilions | values. |  |  | Unif |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Typ: | Max, |  |
| Output high voltage |  |  | $\mathrm{V}_{\mathrm{OH}}$ | $1 \mathrm{OH}=-5 \mathrm{~mA}$ | 2.4 | - | - | V |
| Output low voltage |  | $\mathrm{V}_{\mathrm{OL}}$ | $1 \mathrm{OL}=4.2 \mathrm{~mA}$ | - | - | 0.4 |  |  |
| Input leakage current | (any input) | $1_{\text {(L) }}$ | $\mathrm{OV} \leq \mathrm{VIN} \leq 5.5 \mathrm{~V}$; $4.5 \mathrm{~V} \leq \mathrm{VCC} \leq 5.5 \mathrm{~V}$; VSS $=0 \mathrm{~V}$;All other pins not under test $=0 \mathrm{~V}$ | -10 | - | 10 | $\mu \mathrm{A}$ |  |
| Output leakage current |  | 1 O (L) | $\mathrm{OV} \leq \mathrm{VOUT} \leq 5.5 \mathrm{~V}$; Data out disabled | -10 | - | 10 |  |  |
| Operating current (Average power supply current) | MB81C1002-70 | $\mathrm{ICC}_{1}$ | $\overline{\mathrm{RAS}} \& \overline{\mathrm{CAS}}$ cycling;$t_{\mathrm{RC}}=\min$ | - | - | 75 | mA |  |
|  | MB81C1002-80 |  |  |  |  | 70 |  |  |
|  | MB81C1002-10 |  |  |  |  | 60 |  |  |
|  | MB81C1002-12 |  |  |  |  | 50 |  |  |
| Standby current (Power supply current) | TTL level | $\mathrm{ICC}_{2}$ | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{VIH}$ | - | - | 2.0 | mA |  |
|  | CMOS level |  | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ |  |  | 1.0 |  |  |
| Refresh current <br> \#1 (Average power supply current) | MB81C1002-70 | $\mathrm{ICC}_{3}$ | $\overline{\mathrm{CAS}}=\mathrm{VIH}, \overline{\mathrm{RAS}}$ cycling; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ | - | - | 70 | mA |  |
|  | MB81C1002-80 |  |  |  |  | 65 |  |  |
|  | MB81C1002-10 |  |  |  |  | 55 |  |  |
|  | MB81C1002-12 |  |  |  |  | 45 |  |  |
| Static column mode current | MB81C1002-70 | $\mathrm{ICC}_{4}$ | $\begin{aligned} & \overline{\mathrm{AAS}}=\overline{\mathrm{CAS}}=\mathrm{VIL} \\ & \text { cycling; } \mathrm{t}_{\mathrm{sc}}=\mathrm{min} \end{aligned}$ | - | - | 37 | mA |  |
|  | MB81C1002-80 |  |  |  |  | 35 |  |  |
|  | MB81C1002-10 |  |  |  |  | 30 |  |  |
|  | MB81C1002-12 |  |  |  |  | 23 |  |  |
| Refresh current \#2 (Average power supply current) $\square$ | MB81C1002-70 | ${ }^{\text {ICC }} 5$ | $\overline{\text { RAS }}$ cycling ; <br> $\overline{\text { CAS }}$-before- $\overline{\mathrm{RAS} ;}$ $\mathrm{t}_{\mathrm{RC}}=\min$ | - | - | 70 | mA |  |
|  | MB81C1002-80 |  |  |  |  | 65 |  |  |
|  | MB81C1002-10 |  |  |  |  | 55 |  |  |
|  | MB81C 1002-12 |  |  |  |  | 45 |  |  |

## AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| No. |  | Symbol | MB8ic 1002 \% 0 |  | MB81CT002 80 |  | MB81C1002 10. |  | MB81C1002 12 |  | UnII |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Mins. | Max. | Min. | Max: | Min. | Max | Min. | Max |  |
| 1 | Time Between Refresh | $\mathrm{t}_{\text {REF }}$ | - | 8.2 | - | 8.2 | - | 8.2 | - | 8.2 | ms |
| 2 | Random Read/Write Cycle Time | $\mathrm{t}_{\mathrm{BC}}$ | 140 | - | 155 | - | 180 | - | 210 | - | ns |
| 3 | Read-Modity-Write Cycle Time | $\mathrm{t}_{\text {RWC }}$ | 167 | - | 182 | - | 210 | - | 245 | - | ns |
| 4 | Access Time from $\overline{\mathrm{RAS}} \quad 6,9$ | $\mathrm{t}_{\text {RAC }}$ | - | 70 | - | 80 | - | 100 | - | 120 | ns |
| 5 | Access Time from $\overline{\mathrm{CAS}} 9$ | $\mathrm{t}_{\text {cac }}$ | - | 25 | - | 25 | - | 25 | - | 35 | ns |
| 6 | Columin Address Access Time $\quad 8,8$ | $t_{\text {AA }}$ | - | 43 | - | 45 | - | 50 | - | 60 | ns |
| 7 | Output Hold Time | $\mathrm{t}_{\mathrm{OH}}$ | 7 | - | 7 | - | 7 | - | 7 | - | ns |
| 8 | Output Buffer Turn on Delay Time | $\mathrm{t}_{\mathrm{ON}}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| 9 | Output Buffer Turn off Delay Time 10 | $t_{\text {OFF }}$ | - | 25 | - | 25 | - | 25 | - | 25 | ns |
| 10 | Transition Time | $t_{T}$ | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| 11 | $\overline{\mathrm{RAS}}$ Precharge Time | $\mathrm{t}_{\mathrm{RP}}$ | 60 | - | 65 | - | 70 | - | 80 | - | ns |
| 12 | $\overline{\text { RAS }}$ Pulse Width | $\mathrm{t}_{\text {RAS }}$ | 70 | 100000 | 80 | 100000 | 100 | 100000 | 120 | 100000 | ns |
| 13 | $\overline{\text { RAS }}$ Hold Time | $\mathrm{t}_{\text {RSH }}$ | 25 | - | 25 | - | 30 | - | 35 | - | ns |
| 14 | $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Precharge Time | $t_{\text {cRP }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 15 | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delay Time | $\mathrm{t}_{\mathrm{BCD}}$ | 20 | 45 | 22 | 55 | 25 | 70 | 25 | 85 | ns |
| 16 | $\overline{\text { CAS Pulse Width }}$ | $t_{\text {cas }}$ | 25 | - | 25 | - | 30 | - | 35 | - | ns |
| 17 | $\overline{\text { CAS Hold Time }}$ | $\mathrm{t}_{\text {cSH }}$ | 70 | - | 80 | - | 100 | - | 120 | - | ns |
| 18 |  | $\mathrm{t}_{\text {cPN }}$ | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| 19 | Row Address Set Up Time | $\mathrm{t}_{\text {ASR }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 20 | Row Address Hold Time | $t_{\text {RAH }}$ | 10 | - | 12 | - | 15 | - | 15 | - | ns |
| 21 | Column Address Set Up Time 7 | $\mathrm{t}_{\text {ASC }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 22 | Column Address Hold Time | $\mathrm{t}_{\text {cah }}$ | 20 | - | 20 | - | 20 | - | 25 | - | ns |
| 23 | $\overline{\mathrm{RAS}}$ to Column Address Delay Time 13 | $\mathrm{t}_{\text {RAD }}$ | 15 | 27 | 17 | 35 | 20 | 50 | 20 | 60 | ns |
| 24 | Column Address to $\overline{\mathrm{RAS}}$ Lead Time | $t_{\text {RAL }}$ | 43 | - | 45 | - | 50 | - | 60 | - | ns |
| 25 | Read Command Set Up Time | $\mathrm{t}_{\text {RCS }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 26 | Read Command Hold Time Referenced to $\overline{\text { RAS }}$ | $\mathrm{t}_{\text {RRH }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 27 | Read Command Hold Time Referenced to $\overline{C A S}$ | $\mathrm{t}_{\mathrm{RCH}}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 28 | Write Command Hold Time | twCH | 20 | - | 20 | - | 20 | - | 25 | - | ns |
| 29 | $\overline{\text { WE Pulse Width }}$ | $t_{\text {wp }}$ | 15 | - | 15 | - | 15 | - | 20 | - | ns |
| 30 | Write Command to $\overline{\text { RAS }}$ Lead Time | $t_{\text {RWL }}$ | 22 | - | 22 | - | 25 | - | 30 | - | ns |
| 31 | Write Command to $\overline{\text { CAS }}$ Lead Time | $\mathrm{t}_{\mathrm{cm}}$ | 17 | - | 17 | - | 20 | - | 25 | - | ns |
| 32 | DIN Set Up Time | $\mathrm{t}_{\mathrm{DS}}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 33 | DIN Hold Time | $t_{\text {DH }}$ | 20 | - | 20 | - | 20 | - | 25 | - | ns |

## AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| NO . | phrameter | Synbol | MB81C1002 70 |  | MB81C 1002 8 80. |  | MB81C1002 210 |  | MB81C1002 $\sim 12$. |  | Unilf |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max | Mins | Max* | Mins | Max* | Min | Max |  |
| 34 | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{WE}}$ Delay Time $\quad 15,20$ | $t_{\text {RWD }}$ | 70 | - | 80 | - | 100 | - | 120 | - | ns |
| 35 | $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{WE}}$ Delay Time 15 | $t_{\text {cwo }}$ | 25 | - | 25 | - | 30 | - | 35 | - | ns |
| 36 | Column Address to WE Delay Time 15 | $t_{\text {AWD }}$ | 43 | - | 45 | - | 50 | - | 60 | - | ns |
| 37 | $\overline{\text { RAS }}$ Precharge Time to $\overline{\text { CAS }}$ Active Time (Refresh Cycles) | $t \mathrm{RPC}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 38 | $\overline{\mathrm{CAS}}$ Set Up Time for $\overline{\mathrm{CAS}}$-before - RAS Refresh | $t \mathrm{CSR}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 39 | $\overline{\mathrm{CAS}}$ Hold Time for $\overline{\mathrm{CAS}}$-before -RAS Refresh | t CHR | 15 | - | 15 | - | 15 | - | 20 | - | ns |
| 40 | Access Time from $\overline{\mathrm{CAS}}$ (Counter Test Cycle) | t CAT | - | 43 | - | 45 | - | 50 | - | 60 | ns |
| 50 | Static Column Mode Read/Write Cycle Time | tsc | 48 | - | 50 | - | 55 | - | 65 | - | ns |
| 51 | Static Column Mode Read-ModifyWrite Cycle Time | t sawc | 96 | - | 100 | - | 110 | - | 130 | - | ns |
| 52 | Access Time Relative to Last Write 16 | t ALW | - | 91 | - | 95 | - | 105 | - | 125 | ns |
| 53 | Access Time from $\overline{\mathrm{WE}}$ Precharge | $t$ WPA | - | 25 | - | 25 | - | 30 | - | 35 | ns |
| 54 | Output Hold Time for Column Address Change | $t_{\text {AOH }}$ | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| 55 | Write Latched Data Hold Time | $\mathrm{t}_{\text {WOH }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 56 | Column Address Hold Time 17 <br> Referenced to $\overline{\text { RAS Rising Time }} 1$  | $t_{\text {AHR }}$ | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| 57 | Last Write to Column Address Delay Time | $t_{\text {LWAD }}$ | 25 | 48 | 25 | 50 | 25 | 55 | 30 | 65 | ns |
| 58 | Column Address Hold Time Referenced to Last Write | $t_{\text {AHLW }}$ | 91 | - | 95 | - | 105 | - | 125 | - | ns |
| 59 | $\overline{\mathrm{RAS}}$ to Second Write Delay Time | $\mathrm{t}_{\text {RSWD }}$ | 70 | - | 80 | - | 100 | - | 120 | - | ns |
| 60 | $\overline{W E}$ Inactive Time | $t_{\text {WI }}$ | 13 | - | 15 | - | 15 | - | 20 | - | ns |
| 61 | Write Set Up Time for Output Disable | $t_{\text {ws }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 62 | Write Hold Time for Output Disable 20 | $\mathrm{t}_{\text {WH }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 63 | Static Column Mode $\overline{\mathrm{CAS}}$ Precharge Time | $t \mathrm{CP}$ | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| 64 | Write Command Hold Time Referenced to $\overline{\text { RAS }}$ | $t_{\text {WHR }}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## Notes:

1. Referenced to VSS
2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the number of address change as $\overline{\mathrm{RAS}}=\mathrm{VIL}$ and CAS $=$ Vif.
ICC1, ICC3 and ICC5 are specified at three time of address change during $\overline{\mathrm{RAS}}=\mathrm{VIL}$ and $\overline{\mathrm{CAS}}=\mathrm{VIH}$. ICC4 is specified at one time of address change during RAS $=\mathrm{V}_{\mathrm{IL}}$ and $\overline{C A S}=\mathrm{VIH}$.
3. An Initial pause ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{VIH}$ ) of $200 \mu$ s is required after power-up followed by any 8 RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
4. $A C$ characteristics assume $\boldsymbol{t}_{T}=5 \mathrm{~ns}$
5. $\mathrm{V}_{\mathrm{IH}}$ (min) and $\mathrm{V}_{\mathrm{IL}}$ (max) are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{I H}(\min )$ and $V_{I L}$ (max).
6. Assumes that $t_{\text {RCD }} \leqq t_{R C D}$ (max), and $t_{R A D} \leqq t_{\text {RAD }}$ (max). If $t_{\text {RCD }}$ (or $t_{\text {RAD }}$ ) is greater than the maximum recommended value shown in this table, $t_{\text {fac }}$ will be increased by the amount that $t_{\text {rcD }}$ (or $\mathrm{t}_{\text {Rad }}$ ) exceeds the value shown. Refer to Fig. 2 and 3.
7. Assumes that write cycle only.
8. If $t_{R A D} \geqq t_{R A D}$ (max), access time is $t_{A A}$.
9. Measured with a load equivalent to two TTL loads and 100 pF .
10. toff is specified that output buffer change to high impedance state.
11. Operation within the $t_{R C D}(\max )$ limit insures that trAC (max) can be met. $t_{\text {RCD }}$ (max) is specified as a reference point only; if $t_{R C D}$ is greater than the specified $t_{R C D}$ (max) limit, access time is controlled exclusively by tcac or $t_{A A}$.
12. $t_{R C D}(\min )=t_{R A H}(\min )+2 t_{T}+t_{A S C}(\min )$.
13. Operation within the traD (max) limit insures that trac (max) can be met. $t_{\text {RAD }}$ (max) is specified as a reference point only; ift $\mathrm{t}_{\text {RAD }}$ is greater than the specified $t_{\text {RAD }}$ (max) limit, access time is controlled exclusively by tcac or $t_{A A}$.
14. Assumes that tLWAD $\leqq$ tLWAD (max). If tLWAD is greater than the maximum recommended value shown in this table, taW. will be increased by the amount that tLWAD exceeds the value shown.
15. $t_{\text {AHR }}$ is specified to latch column address by the rising edge of RAS.
16. Operation within the tLWAD (max) limit insures that tawl (max) can be met. tLWAD(max) is specified as areference pointonly; iftLwAD is greater than the specified ILwAD (max) limit, then access time is controlled by taA.
17. $t_{\text {LWAD }}(\min )=$ tCAH $(\min )+t T(t T=5 n s)$.
18. tws, twh and trwo are specified as a reference point only. Iftws $\geqq t \mathrm{ws}(\mathrm{min})$ and $\mathrm{t} W \mathrm{H} \geqq \mathrm{t}_{\mathrm{WH}}(\mathrm{min})$, the data output pin will remain High-Z state through entire cycle. If It trwd $\geqq$ trwo $(\mathrm{min})$, the data output will contain data read from the selected cell.
19. Assumes that $\overline{C A S}$-before- $\overline{R A S}$ refresh, $\overline{C A S}$-before- $\overline{R A S}$ refresh counter test cycle only


## FUNCTIONAL TRUTH TABLE

| Operation Mode | Clock Input |  |  | Address input |  | Data |  | Refresh | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RAS | CAS | WE | Row. | Column | Input | Output |  |  |
| Standby | H | H | $X$ | - | - | - | High-Z | - |  |
| Read Cycle | L | L | H | Valid | Valid | - | Valid | 0 | $\mathrm{t}_{\mathrm{RCS}} \geq \mathrm{t}_{\mathrm{RCS}}$ ( min ) <br> $t_{\mathrm{RCH}} \geq \mathrm{t}_{\mathrm{RCH}}(\mathrm{min})$ |
| Write Cycle (Early Write) | L | L | L | Valid | Valid | Valid | $\stackrel{* 1}{\text { High-Z }}$ | O | $t_{\text {ws }} \geq t_{\text {ws }}$ (min) |
| Read-Modify-Write Cycle | L | L | $\mathrm{H} \rightarrow \mathrm{L}$ | Valid | Valid | $\begin{aligned} & X \rightarrow \\ & \text { Valid } \end{aligned}$ | Valid | 0 | $t_{\text {CWD }} \geq t_{\text {cWD }}(\mathrm{min})$ |
| Static Column Mode Read Cycle | L | L | H | $\stackrel{* 2}{\text { Valid }}$ | Valid | - | Valid | X | $\begin{aligned} & t_{\mathrm{RCS}} \geq \mathrm{t}_{\mathrm{RCS}}(\mathrm{~min}) \\ & \mathrm{t}_{\mathrm{RCH}} \geq \mathrm{t}_{\mathrm{RCH}}(\mathrm{~min}) \end{aligned}$ |
| Static Column Mode Write Cycle | L | L | L | $\begin{gathered} * 2 \\ \text { Valid } \end{gathered}$ | Valid | Valid | $\begin{gathered} * 1 \\ H i g h-Z \end{gathered}$ | X |  |
| Static Column Mode Read-Modify-Write Cycle | L | L | $\mathrm{H} \rightarrow \mathrm{L}$ | $\begin{gathered} * 2 \\ \text { Valid } \end{gathered}$ | Valid | $\begin{aligned} & X \rightarrow \\ & \text { Valid } \end{aligned}$ | Valid | X | $t_{\text {CWD }} \geq t_{\text {CWD }}(\mathrm{min})$ |
| Static Column Mode Mixed Cycle | L | L | UH | $\begin{gathered} * 2 \\ \text { Valid } \end{gathered}$ | Valid | Valid | High-Z or Valid | X |  |
| $\overline{\text { RAS }}$-only Refresh Cycle | L | H | X | Valid | - | - | High-Z | 0 |  |
| $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ Refresh Cycle | L | L | X | - | - | - | High-Z | O |  |
| Hidden Refresh Cycle | $\mathrm{H} \rightarrow \mathrm{L}$ | L | X | - | - | - | Valid | O | Previous data is kept |

## Notes:

X: "H" or "L"
*1: If tws < tws ( min ) and $\mathrm{twH}<\mathrm{twH}$ ( min ), the data output become invalid.
*2: After first cycle, row address is not necessary.

## TIMING DIAGRAMS

Fig. 4 - READ CYCLE

*1; If tRAD $\geqq$ trad (max), access time is tcac or taA whichever occur later.

## DESCRIPTION

The read cycle is executed by keeping both $\overline{R A S}$ and $\overline{C A S}$ " L " and keeping $\overline{W E}$ " H " through out the cycle. Therow and column addresses are latched with $\overline{R A S}$ and $\overline{C A S}$, respectively. The data output remain valid with CAS "L", i.e., if CAS goes " $H$ ", the data becomes invalid with OH . During read cycle, the DIN pin is " H " or " L ". The acces time is determined by $\overline{R A S}(\mathrm{RAC}), \mathrm{CAS}(\mathrm{tCAC})$, or Column address input(tAA). If tRCD (RAS to $\overline{C A S}$ delay time) is greater than the specification, the access time is CAC or tAA whichever occur later.

Fig. 5 - WRITE CYCLE (Early Write)


## DESCRIPTION

The write cycle is executed by the same manner as read cycle except for the state ofWE and DIN pin. The data on DIN pin is latched with the later falling edge of CAS or WE and written into memory. In addition, duringwrite cycle, tRWL, tCWL and tRAL must be satisfied the specifications.

Fig. 6 - READ WRITE/READ-MODIFY-WRITE CY-


DESCRIPTION
The read-modify-write cycle is executed by changing $\overline{W E}$ from High to Low after the data appears on the DOUT pin. This new data is written into the same address as read out.

Fig. 7 - STATIC COLUMN MODE READ CYCLE


- $\mathrm{H} \cdot \mathrm{or}$ "L-



Fig. 10 - STATIC COLUMN MODE MIXED CYCLE *1

*1; This is an example of static column mode mixed cycle.
*2; If thWAD is satisfied its $\min / \max$ value, tALW = tSC (min) + tAA (max)

## DESCRIPTION

In the static column mode, read, write, and read-modify-write cycles can be mixed in any order.
In the next read cycle of static column mode write cycle or read-modify-write cycle, the access time is determined by the following conditions.

1. tALW from the falling edge of WE or CAS at previous write cycle.
2. taA from the column address inputs.
3. WWPA from the rising edge of WE at the read cycle.
4. tCAC from the falling edge of CAS.


Fig. 12 - CAS-bEFORE-र्RAS REFRESH CYCLE NOTE: AO to A9, $\overline{W E}, D I N=$ " $H$ " or " $L$ "


## DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tCSR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.



A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of $\overline{C A S}$-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A9 are defined by the on-chip refresh counter.
Column Address: Bits A0 through A9 are defined by latching levels on A0-A9 at the second falling edge of CAS.
The CAS-before-RAS Counter Test Cycle is designed for use with the following procedures:

1) Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
2) Use the same column address throughout the test.
3) Write zeroes ( 0 s) to all 512 row addresses at the same column address by using normal early write cycles.
4) Read zeroes written in procedure 3 and check; simultaneously write ones (1s) to the same addresses by using internal refresh counter test read-write cycles. Repeat this procedure 512 times with addresses generated by the internal refresh address counter.
5) Read and check data written in procedure 4 by using normal read cycle for all 512 memory locations.
6) Complement test pattern and repeat procedures 3, 4, and 5.

## PACKAGE DIMENSIONS

(Suffix:-P)

## 18-LEAD PLASTIC DUAL IN-LINE PACKAGE (CASE No.: DIP-18P-M04)


(C) 1988 FUIITSU LIMITED D18015S-4C

Dimensions in inches (millimeters)

## PACKAGE DIMENSIONS (Continued) <br> (Suffix: -C)

18-LEAD CERAMIC (METAL SEAL) DUAL IN-LINE PACKAGE (CASE No.: DIP-18C-A01)


## PACKAGE DIMENSIONS (Continued)

(Suffix: -PJ)

## 26-LEAD PLASTIC LEADED CHIP CARRIER (SOJ-26)

(CASE No.: LCC-26P-M04)


NOTE: 1. *: This dimension includes resin protrusion. (Each side: .006(0.15)MAX)
2. Although this package has 20 leads only, its pin positions are the same as that of 26 -lead package.

01989 FUJITSU LIMITED C26054S-1C

## PACKAGE DIMENSIONS (Continued)

(Suffix: -PSZ)


MB81C1002A-60/-80/-10
CMOS 1,048,576 BIT STATIC COLUMN MODE DYNAMIC RAM

## CMOS 1,048,576 X 1 BIT Static Column Mode Dynamic RAM

The Fujitsu MB81C1002A is CMOS fully decoded dynamic RAM organized as $1,048,576$ words $x$ 1 bit. The MB81C1002A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1002A High $\alpha$-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

## PRODUCT LINE \& FEATURES

| Paramiter | M88181002A.60 | M1881C1002A.80 | H8831610024\%10 |
| :---: | :---: | :---: | :---: |
| $\overline{\text { RAS }}$ Access Time | 60 ns max . | 80ns max. | 100ns max. |
| Randam Cycle Time | 130 ns min . | 155ns min. | 180 ns min . |
| Address Access Time | 30ns max. | 40ns max. | 50ns max. |
| $\overline{\mathrm{CAS}}$ Access Time | 15ns max. | 20ns max. | 25ns max. |
| Static Column Mode Cycle | 35ns min. | 45 ns min. | 55ns max. |
| Low Power Dissipation | 330 mW max. | 275mW max. | 248mW max. |
| - Standby current | 11 mW max. (TTL level) / 5.5mW max. (CMOS level) |  |  |



DIP-18P-M04
T.B.D

DIP-18C-XXX


LCC-26P-M04


ZIP-20P-M02

This device contains circuitry to protect the inputs against However it is advigh that normal perautions he taken to avoid application of any vitage higho than maximurated voltages to this high impedance circult.

ABSOLUTE MAXIMUM RATINGS (see NOTE)

| Paramelar |  | Symbols | Yalu* | Unil |
| :---: | :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS |  | $\mathrm{V}_{\mathbb{N}}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage of $\mathrm{V}_{\mathrm{CC}}$ supply relative to VSS |  | $\mathrm{V}_{\mathrm{Cc}}$ | -1 to +7 | $V$ |
| Power Dissipation |  | PD | 1.0 | W |
| Short Circuit Output Current |  | - | 50 | mA |
| Storage Temperature | Ceramic | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 to +125 |  |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- Common I/O capability by using early write
- $\overline{\text { RAS }}$ only, $\overline{\text { CAS-before }-\overline{R A S} \text {, or Hidden }}$

Refresh

- Static column Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


## MB81C4256-70/-80/-10/-12 <br> CMOS 1,048,576 BIT FAST PAGE MODE DYNAMIC RAM

## CMOS 262,144 x 4 BIT Fast Page Mode DYNAMIC RAM

The Fujitsu MB81C4256 is CMOS fully decoded dynamic RAM organized as 262,144 words $\times 4$ bits. The MB81C4256 has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C4256 High $\alpha$-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.
The specification is applied to " $B C$ " version revised with intent to realized faster access time. So faster speed version ( 70 ns and 80 ns ) are available on this chip.

## PRODUCT LINE \& FEATURES

| Parametar | $\text { MB81C } 4250$ | MB81C4256 | MB81C4256 | MBAIC42SO |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RAS}}$ Access Time | 70ns max. | 80ns max. | 100 ns max. | 120ns max. |
| Randam Cycle Time | 140 ns min . | 155ns min. | 180ns min. | 210 ns min. |
| Address Access Time | 43ns max. | 45ns max. | 50ns max. | 60ns max. |
| $\overline{\text { CAS Access Time }}$ | 25ns max. | 25ns max. | 25ns max. | 35ns max. |
| Fast Page Mode Cycle Time | 53ns min. | 55 ns min. | 60 ns min. | 70 ns min. |
| Low Power Dissipation <br> - Operating current | 413 mW max. | 385 mW max. | 330 mW max. | 275 mW max. |
| - Standby current | 11 mW max. (TTL level) $/ 5.5 \mathrm{~mW}$ max. (CMOS level) |  |  |  |

- 262,144 words $\times 4$ bits organization
- Silicon gate, CMOS, 3D-Stacked
- Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write or $\overline{\mathrm{OE}}$ controlled write capability
- $\overline{\text { RAS }}$ only, $\overline{\text { CAS-before- }-\overline{R A S}}$, or Hidden
- Refresh
- Fast page Mode, Read-Modify-Write
- capacity
- On chip substrate bias generator for high performance


## ABSOLUTE MAXIMUM RATINGS (see NOTE)

|  |  | Syinbol | Valu\% | Unil |
| :---: | :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS |  | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage of $\mathrm{V}_{\text {CC }}$ supply relative to VSS |  | $\mathrm{V}_{\mathrm{CC}}$ | -1 to +7 | V |
| Power Dissipation |  | PD | 1.0 | W |
| Short Circuit Output Current |  | - | 50 | mA |
| Storage Temperature | Ceramic | TSTG | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 to +125 |  |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to However, it is advised that normal precautions be taken to
avoid application of any voltage higher than maximum rated avoid application of any votage higher
voltages to this high impedance circult.

[^9]Fig. 1 - MB81C4256 DYNAMIC RAM - BLOCK DIAGRAM


CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

|  | Symbol | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input Capacitance, A0 to A8 | $\mathrm{C}_{\mathbb{N} 1}$ | - | 5 | pF |
| Input Capacitance, $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}, \overline{O E}$ | $\mathrm{C}_{1 \mathrm{~N} 2}$ | - | 5 | pF |
| Input/Output Capacitance, DQ1 to DQ4 | $C_{\text {DQ }}$ | - | 6 | pF |

## PIN ASSIGNMENTS AND DESCRIPTIONS



## RECOMMENDED OPERATING CONDITIONS

| / $/ 4.4$ Parameter | Notes | Symbol | Min. | TyP | Max | Unil | Ambient Operating Temp |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 1 | $\mathrm{V}_{\mathrm{Cc}}$ | 4.5 | 5.0 | 5.5 | V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  |  | $V_{S S}$ | 0 | 0 | 0 |  |  |
| Input High Voltage, all inputs | 1 | VIH | 2.4 | - | 6.5 | V |  |
| Input Low Voltage, all inputs | 1 | VIL | $-2.0$ | - | 0.8 | V |  |
| Input Low Voltage, DQ( *) | 1 | VILD | -1.0 | - | 0.8 | V |  |

[^10]
## FUNCTIONAL OPERATION


#### Abstract

ADDRESS INPUTS Eighteen input bits are required to decode any four of $1,048,576$ cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, nine row address bits are input on pins A0-through-A8 and latched with the row address strobe ( $\overline{R A S}$ ) then, nine column address bits are input and latched with the column address strobe (CAS ). Both row and column addresses must be stable on or before the falling edge of CAS and RAS, respectively. The address latches are of the flow-through type; thus, address information appearing after $t_{R A H}(\mathbf{m i n})+t_{T}$ is automatically treated as the column address.


## WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{W E}$. When $\overline{W E}$ is active Low, a write cycle is initiated; when $\overline{W E}$ is High, a read cycle is selected. During the read mode, input data is ignored.

## DATA INPUT

Input data is written into memory in either of three basic ways-an early write cycle, an $\overline{O E}$ (delayed) write cycle, and a read-modify-write cycle. The falling edge of $\overline{W E}$ or CAS, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by CAS and the setup/hold times are referenced to CAS because $\overline{W E}$ goes Low before CAS. In a delayed write or a read-modify-write cycle, $\overline{W E}$ goes Low after CAS ; thus, input data is strobed by $\overline{W E}$ and all setup/hold times are referenced to the write-enable signal.

## DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:
tRAC : from the falling edge of RAS when $t_{\text {RCD }}(\max )$ is satisfied.
tCAC : from the falling edge of CAS when $t_{R C D}$ is greater than $t_{R C D}, t_{\text {RAD }}(\max )$.
tAA : from column address input when traD is greater than traD (max).
tOEA : from the falling edge of $\overline{O E}$ when $\overline{O E}$ is brought Low after trAC, tCAC, or $t_{A A}$
The data remains valid until either $\overline{C A S}$ or $\overline{O E}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

## FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 512-bits can be accessed and, when multiple MB 81C4256s are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

| Paramter $/$ /. Notes |  | Symbol | Conditions | Values |  |  | Unil |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Typ. | Max |  |
| Output high voltage |  |  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{O}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | 2.4 | - | - | V |
| Output low voltage |  | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=4.2 \mathrm{~mA}$ | - | - | 0.4 |  |  |
| Input leakage current (any input) |  | $11(L)$ | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}} \leq 5.5 \mathrm{~V} ; \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \text { All other pins } \\ & \text { under test }=0 \mathrm{~V} \\ & \hline \end{aligned}$ | -10 | - | 10 | $\mu \mathrm{A}$ |  |
| Output leakage current |  | ${ }^{\text {O(L) }}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5.5 \mathrm{~V}$; <br> Data out disabled | -10 | - | 10 |  |  |
| Operating current (Average Power supply Current)$\qquad$ | MB81C4256-70 | ${ }^{\text {ccl }}$ | $\overline{\mathrm{RAS}} \& \overline{\mathrm{CAS}}$ cycling;$\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ | - | - | 75 | mA |  |
|  | MB81C4256-80 |  |  |  |  | 70 |  |  |
|  | MB81C4256-10 |  |  |  |  | 60 |  |  |
|  | MB81C4256-12 |  |  |  |  | 50 |  |  |
| Standby current <br> (Power supply current) | TTL level | ${ }^{\text {cca }}$ | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$ | - | - | 2.0 | mA |  |
|  | cmos level |  | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}} \geq \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}$ |  |  | 1.0 |  |  |
| Refresh current \#1 <br> (Average power <br> supply current) | MB81C4256-70 | ${ }^{\text {ccca }}$ | $\begin{aligned} & \overline{\mathrm{CAS}}=\mathrm{V}_{1}, \overline{\mathrm{RAS}} \text { cycling; } \\ & \mathrm{tRC}=\min \end{aligned}$ | - | - | 70 | mA |  |
|  | MB81C4256-80 |  |  |  |  | 65 |  |  |
|  | MB81C4256-10 |  |  |  |  | 55 |  |  |
|  | MB81C4256-12 |  |  |  |  | 45 |  |  |
| Fast Page Mode current | MB81C4256-70 | ${ }^{\text {cca }}$ | $\overline{\mathrm{RAS}}=\mathrm{VIL}, \overline{\mathrm{CAS}}$ cycling;$\mathrm{tPC}=\mathrm{min}$ | - | - | 47 | mA |  |
|  | MB81C4256-80 |  |  |  |  | 45 |  |  |
|  | MB81C4256-10 |  |  |  |  | 40 |  |  |
|  | MB81C4256-12 |  |  |  |  | 33 |  |  |
| Refresh current \#2 (Average power supply current) $\square$ 2 | MB81C4256-70 | $\mathrm{I}_{\text {cc5 }}$ | RAS cycling; <br> $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$; $\mathrm{t}_{\mathrm{A}} \mathrm{C}=\mathrm{min}$ | - | - | 70 | mA |  |
|  | MB81C4256-80 |  |  |  |  | 65 |  |  |
|  | MB81C4256-10 |  |  |  |  | 55 |  |  |
|  | MB81C4256-12 |  |  |  |  | 45 |  |  |

## AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| No. | Parameter | Symbol | MB81C4256-70. |  | MB81C4256-80 |  | MB81C4256-10\% |  | MB81C4256. 2. |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max: | Min. | Max, |  |
| 1 | Time Between Refresh | $t_{\text {REF }}$ | - | 8.2 | - | 8.2 | - | 8.2 | - | 8.2 | ms |
| 2 | Random Read/Write Cycle Time | $\mathrm{t}_{\mathrm{RC}}$ | 140 | - | 155 | - | 180 | - | 210 | - | ns |
| 3 | Read-Modify-Write Cycle Time | $t_{\text {RWC }}$ | 197 | - | 212 | - | 240 | - | 275 | - | ns |
| 4 | Access Time from $\overline{\mathrm{RAS}} \quad 6,9$ | $t_{\text {RAC }}$ | - | 70 | - | 80 | - | 100 | - | 120 | ns |
| 5 | Access Time from $\overline{\mathrm{CAS}} \quad 7,9$ | $t_{\text {CAC }}$ | - | 25 | - | 25 | - | 25 | - | 35 | ns |
| 6 | Column Address Access Time 8,8 | $t_{\text {AA }}$ | - | 43 | - | 45 | - | 50 | - | 60 | ns |
| 7 | Output Hold Time | ${ }^{\text {t }} \mathrm{OH}$ | 7 | - | 7 | - | 7 | - | 7 | - | ns |
| 8 | Output Buffer Turn On Delay Time | $\mathrm{t}_{\mathrm{ON}}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| 9 | Output Buffer Turn off Delay Time 10 | ${ }^{\text {t }}$ OFF | - | 25 | - | 25 | - | 25 | - | 25 | ns |
| 10 | Transition Time | ${ }^{\text {t }}$ T | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| 11 | $\overline{\text { RAS Precharge Time }}$ | $\mathrm{t}_{\mathrm{RP}}$ | 60 | - | 65 | - | 70 | - | 80 | - | ns |
| 12 | $\overline{\text { RAS Pulse Width }}$ | $t_{\text {RAS }}$ | 70 | 100000 | 80 | 100000 | 100 | 100000 | 120 | 100000 | ns |
| 13 | $\overline{R A S}$ Hold Time | $\mathrm{t}_{\text {RSH }}$ | 25 | - | 25 | - | 30 | - | 35 | - | ns |
| 14 | $\overline{\text { CAS }}$ to $\overline{\text { RAS }}$ Precharge Time | $t_{\text {CRP }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 15 | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delay Time $\quad 11,12$ | $t_{\text {RCD }}$ | 20 | 45 | 22 | 55 | 25 | 70 | 25 | 85 | ns |
| 16 | $\overline{\text { CAS Pulse Width }}$ | ${ }^{\text {t }}$ CAS | 25 | - | 25 | - | 30 | - | 35 | - | ns |
| 17 | $\overline{\text { CAS }}$ Hold Time | ${ }^{\text {t }}$ CSH | 70 | - | 80 | - | 100 | - | 120 | - | ns |
| 18 | $\overline{\mathrm{CAS}}$ Precharge Time ( $\mathrm{C}-\mathrm{B}-\mathrm{R}$ cycle) 19 | ${ }^{\text {CPPN }}$ | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| 19 | Row Address Set Up Time | $t_{\text {ASR }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 20 | Row Address Hold Time | $t_{\text {RAH }}$ | 10 | - | 12 | - | 15 | - | 15 | - | ns |
| 21 | Column Address Set Up Time | ${ }^{\text {t ASC }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 22 | Column Address Hold Time | ${ }^{\text {t }}$ CAH | 15 | - | 15 | - | 15 | - | 20 | - | ns |
| 23 | $\overline{R A S}$ to Column Address Delay Time 13 | $t_{\text {RAD }}$ | 15 | 27 | 17 | 35 | 20 | 50 | 20 | 60 | ns |
| 24 | Column Address to $\overline{\text { RAS }}$ Lead Time | ${ }^{\text {t RAL }}$ | 43 | - | 45 | - | 50 | - | 60 | - | ns |
| 25 | Read Command Set Up Time | $\mathrm{t}_{\text {RCS }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 26 | Read Command Hold Time <br> Referenced to $\overline{R A S}$ 14 | $\mathrm{t}_{\text {RRH }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 27 | Read Command Hold Time Referenced to $\overline{C A S}$ | $\mathrm{t}_{\mathrm{RCH}}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 28 | Write Command Set Up Time $\quad 15$ | ${ }^{\text {w }}$ WCS | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 29 | Write Command Hold Time | $\mathrm{t}_{\mathrm{WCH}}$ | 15 | - | 15 | - | 15 | - | 20 | - | ns |
| 30 | WE Pulse Width | ${ }^{1}$ WP | 15 | - | 15 | - | 15 | - | 20 | - | ns |
| 31 | Write Command to $\overline{\mathrm{RAS}}$ Lead Time | $t_{\text {RWL }}$ | 22 | - | 22 | - | 25 | - | 30 | - | ns |
| 32 | Write Command to $\overline{\mathrm{CAS}}$ Lead Time | ${ }^{\text {c CWL }}$ | 17 | - | 17 | - | 20 | - | 25 | - | ns |
| 33 | DIN set Up Time | ${ }^{\text {t }}$ S | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 34 | DIN Hold Time | ${ }^{\text {t }}$ DH | 15 | - | 15 | - | 15 | - | 20 | - | ns |

## AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| No. | Paramerer.f.as.ans | Symbol | MB81C4256-70 |  | MB81C4256-80 |  | MB81C4256-10 |  | MB81C4256-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max. | Min | Max | Min. | Max. | Min | Max |  |
| 35 | $\overline{\text { RAS }}$ Precharge time to $\overline{\mathrm{CAS}}$ Active Time (Refresh cycles) | ${ }^{\text {t }}$ RPC | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 36 | $\overline{\text { CAS }}$ Set Up Time for CAS-beforeRAS Refresh | ${ }^{\text {t }}$ CSR | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 37 | $\overline{\mathrm{CAS}}$ Hold Time for $\overline{\mathrm{CAS}}$-before$\overline{\text { RAS Refresh }}$ | ${ }^{\text {t }}$ CHR | 15 | - | 15 | - | 15 | - | 20 | - | ns |
| 38 | Access Time from $\overline{O E}$ | ${ }^{\text {t oea }}$ | - | 22 | - | 22 | - | 25 | - | 30 | ns |
| 39 | $\begin{aligned} & \text { Output Buffer Turn Off Delay } \\ & \text { from OE } \end{aligned}$ | ${ }^{\text {toez }}$ | - | 25 | - | 25 | - | 25 | - | 25 | ns |
| 40 | $\overline{\mathrm{OE}}$ to $\overline{\mathrm{RAS}}$ Lead Time for Valid Data | ${ }^{\text {ofel }}$ | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| 41 | $\overline{\mathrm{OE}}$ Hold Time Referenced to $\overline{\mathrm{WE}} 16$ | ${ }^{\text {Ofeh }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 42 | $\overline{O E}$ to Data In Delay Time | $t_{\text {oed }}$ | 25 | - | 25 | - | 25 | - | 25 | - | ns |
| 43 | DIN to $\overline{\text { CAS }}$ Delay Time 17 |  | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 44 | DIN to $\overline{O E}$ Delay Time | ${ }^{\text {t }} \mathrm{DzO}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 45 | Access Time from $\overline{\mathrm{CAS}}$ (Counter Test Cycle) | ${ }^{\text {t }}$ CAT | - | 43 | - | 45 | - | 50 | - | 60 | ns |
| 50 | Fast Page Mode Read/Write Cycle Time | ${ }^{\text {t }} \mathrm{PC}$ | 53 | - | 55 | - | 60 | - | 70 | - | ns |
| 51 | Fast Page Mode Read-Modify-Write Cycle Time | ${ }^{\text {t pRWC }}$ | 105 | - | 107 | - | 115 | - | 130 | - | ns |
| 52 | Access Time from CAS Precharge $\quad 9,18$ | $t_{\text {cPa }}$ | - | 53 | - | 55 | - | 60 | - | 70 | ns |
| 53 | Fast Page Mode $\overline{\text { CAS Precharge Time }}$ | ${ }^{\text {t }}$ CP | 15 | - | 15 | - | 15 | - | 15 | - | ns |

## Notes:

1. Referenced to $\mathrm{V}_{\mathrm{ss}}$
2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
Icc depends on the number of address change as $\overline{\text { RAS }}=\mathrm{VIL}$ and $\overline{C A S}=\mathrm{V}_{I H}$.
ICC1, ICC3 and ICC5 are specified at three time of address change during $\overline{R A S}=V_{I L}$ and $\overline{C A S}=V_{I H}$.
ICCA is specified at one time of address change during $\overline{\text { RAS }}=$ VIL and $\overline{C A S}=\mathrm{VIH}_{\mathrm{I}}$.
3. An Initial pause ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{VIH}$ ) of $200 \mu \mathrm{~s}$ is required atter power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
4. $A C$ characteristics assume $t_{T}=5 n s$
5. $V_{I H}$ (min) and $V_{I L}$ (max) are reference levels for measuring timing of input signals. Also transition times are measured between $\mathrm{V}_{\mathrm{IH}}(\mathrm{min})$ and $\mathrm{V}_{\mathrm{IL}}$ (max).
6. Assumes that $t_{R C D} \leq t_{\text {RCD }}$ (max), traD $\leq t_{\text {RAD }}$ (max). If trCD is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trCD exceeds the value shown. Refer to Fig. 2 and 3.
7. Assumes that $t_{R C D} \geq t_{R C D}$ (max), traD $\geq t_{\text {RAD }}$ (max). If $t_{A S C} \geq$ $t_{A A}-t_{C A C}-t_{T}$, access time is tcac.
8. If $t_{R A D} \geq t_{R A D}(\max )$ and $t_{A S C} \leq t_{A A}-t_{C A C}-t_{T}$, access time is ${ }^{t} A A$
9. Measured with a load equivalent to two TTL loads and 100 pF .
10. toff and toez is specified that output buffer change to high impedance state.
11. Operation within the $t_{R C D}(\max )$ limit ensures that $t_{\text {RAC }}$ (max) can be met. trCD (max) is specified as a reference point only; if $t_{R C D}$ is greater than the specified $t_{R C D}$ (max) limit, access time is controlled exclusively by tcAC or taA.
12. $\mathrm{t}_{\text {RCD }}(\mathrm{min})=\mathrm{t}_{\mathrm{RAH}}(\mathrm{min})+2 \mathrm{t}_{\mathrm{T}}+\mathrm{t}_{\mathrm{ASC}}(\mathrm{min})$
13. Operation within the trad (max) limit ensures that trac (max) can be met. traD (max) is specified as a reference point only; if $t_{\text {AAD }}$ is greater than the specified $t_{\text {RAD }}$ (max) limit, access time is controlled exclusively by tcac or taA
14. Either $t_{\text {RRH }}$ or $t_{\text {RCH }}$ must be satisfied for a read cycle.
15. twcs is specified as a reference point only. If twcs $\geq$ twcs $(\mathrm{min})$ the data output pin will remain High-Z state through entire cycle.
16. Assumes that twcs <twcs (min)
17. Either tozc or tozo must be satisfied.
18. tcPA is access time from the selection of a new column address (that is caused by changing CAS from " L " to " H "). Therefore, if $t_{C P}$ is shortened, tCPA is longer than ICPA (max).
19. Assumes that CAS-before-RAS refresh, CAS -before-RAS refresh counter test cycle only.

Fig. 2-1 $\mathrm{t}_{\text {RAC }}$ vs. $\mathrm{t}_{\mathrm{RCD}}$
Fig. 3-t $\mathrm{t}_{\text {RAC }}$ vs. $\mathrm{t}_{\text {RAD }}$



## FUNCTIONAL TRUTH TABLE

| Operation Mide | Clock Input |  |  |  | Address. |  | Input Data |  | Refiosh | Nore |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RAS | CAS | WE | OE | How | Column | Input | Output |  |  |
| Standby | H | H | X | X | - | - | - | High-Z | - |  |
| Read Cycle | L | L | H | L | Valid | Valid | - | Valid | 0 | trcs $\geq$ tras (min) |
| Write Cycle (Early Write) | L | L | L | X | Valid | Valid | Valid | High-Z | 0 | twcsztwcs (min) |
| Read-ModifyWrite Cycle | L | L | $\mathrm{H} \rightarrow \mathrm{L}$ | $\mathrm{L} \rightarrow \mathrm{H}$ | Valid | Valid | Valid | Valid | 0 |  |
| RAS-only Refresh Cycle | L | H | x | X | Valid | - | - | High-Z | 0 |  |
| $\overline{\mathrm{CAS}}$-before$\overline{\text { RAS }}$ Refresh Cycle | L | L | x | X | - | - | - | High-Z | 0 | $t C S R \geq t W C S R(m i n)$ |
| Hidden Refresh | $\mathrm{H} \rightarrow \mathrm{L}$ | L | X | L | - | - | - | Valid | 0 | Previous data is kept. |

X; "H" or "L"
${ }^{*}$; It is impossible in Fast Page Mode

## TIMING DIAGRAMS

Fig. 4 - READ CYCLE


## DESCRIPTION

"H" or "L"

To implement a read operation, a valid address is latched in by the $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ address strobes and, with $\overline{\mathrm{WE}}$ set to a High level and $\overline{\mathrm{OE}}$ set to a Low level, the output is valid once the memory access time has elapsed. The access time is determined by RAS (t RAC) , $\overline{C A S}$ ( ${ }^{1}$ CAC ) , $\overline{\mathrm{OE}}$, ( ${ }^{1}$ OEA ) or column addresses ( $\mathrm{t} A \mathrm{~A}$ ) under the following conditions:
$t_{\text {RCD }}>t_{\text {RCD ( }}$ (max), access time $=t$ CAC.

- If t RAD $>\mathrm{t}$ RAD (max), access time $=\mathrm{t}$ aA.
- If OE is brought Low after t RAC. ${ }^{t}$ CAC , or $t$ AA (which ever occurs later), access time $=1$ OEA

However, if either CAS or $\overline{\mathrm{OE}}$ goes High, the output returns to a high-impedance state after t OH is satisfied.

Fig. 5 - EARLY WRITE CYCLE ( $\overline{O E}=$ "H" or "L")


DESCRIPTION

A write cycle is similar to a read cycle except $\overline{W E}$ is set to a Low state and $\overline{O E}$ is a " H " or "L" signal. A write cycle can be implemented in either of three ways - early write, $\overline{O E}$ write (delayed write), or read-modity-write. During all write cycles, timing parameters t RWL , ${ }^{t} \mathrm{CWL}$ and ${ }^{\mathrm{t}}$ RAL must be satisfied. In the early write cycle shown above t WCS satisfied, data on the DQ pins is latched with the falling edge of $\overline{C A S}$ and written into memory.

Fig. $6-\overline{O E}$ (DELAYED WRITE CYCLE)



In the $\overline{O E}$ (delayed write) cycle, t WCS is not satisfied; thus, the data on the DQ pins is latched with the falling edge of WE and written into memory. The Output Enable ( $\overline{\mathrm{OE}}$ ) signal must be changed from Low to High before $\overline{\mathrm{WE}}$ goes Low (t OED ${ }^{+1} \mathrm{DS}$ ).

Fig. 7 - READ-MODIFY-WRITE-CYCLE


DESCRIPTION
The read-modify-write cycle is executed by changing $\overline{W E}$ from High to Low after the data appears on the DO pins. In the read-modify-write
cycle, $\overline{O E}$ must be changed from Low to High atter the memory access time.


Fig. 9 - FAST PAGE MODE WRITE CYCLE ( $\overline{O E}=$ " $H$ " or "L")


[^11]

Fig. 11 - FAST PAGE MODE READ-MODIFY-WRITE CYCLE


During fast page mode of operation, the read-modify-write cycle can be executed by switching $\bar{W} \vec{W}$ from High to Low after input date appears at the DQ pins during a normal cycle.

Fig. 12 - $\overline{\operatorname{RAS}}-O N L Y$ REFRESH ( $\overline{\mathrm{WE}}=\overline{\mathrm{OE}}=$ "H" or "L")


DESCRIPTION
Retresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2 -milliseconds. Three refresh modes are available: $\overline{\mathrm{RAS}}$-only refresh, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh, and hidden refresh.
$\overline{\text { RAS-only refresh is performed by keeping } \overline{\text { RAS }} \text { Low and } \overline{\text { CAS }} \text { High throughout the cycle; the row address to be refreshed is latched on the }}$ falling edge of RAS . During RAS-only refresh, DQ pins are kept in a high-impedance state.

Fig. 13 - $\overline{\mathrm{CAS}}-\mathrm{BEFORE}-\overline{\mathrm{RAS}}$ REFRESH (ADDRESSES $=\overline{\mathrm{WE}}=\overline{\mathrm{OE}}=$ " H " or "L")


## DESCRIPTION

$\overline{C A S}-$ before- $\overline{R A S}$ refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{C A S}$ is held Low for the specified setup time ( $t$ CSR ) before $\overline{\text { RAS }}$ goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next
$\overline{C A S}$-betore- $\overline{R A S}$ refresh operation.

Fig. 14 - HIDDEN REFRESH CYCLE


Fig. 15 - $\overline{\text { CAS }}$-BEFORE- $\overline{R A S}$ REFRESH COUNTER TEST CYCLE


## DESCRIPTION

A special timing sequence using the $\overline{C A S}$-before $\overline{R A S}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{C A S}$-before $\overline{R A S}$ refresh circuitry. If, atter a $\overline{C A S}$-before- $\overline{\operatorname{AAS}}$ refresh cycle, $\overline{\mathrm{CAS}}$ makes a transition from High to Low while $\overline{\mathrm{RAS}}$ is held Low, read and write operations are enabled as shown above, Row and column addresses are defined as tollows:

Row Address: Bits A 0 through A 8 are defined by the on-chip refresh counter.
Column Address: Bits AO through A8 are defined by latching levels on AO-A8 at the second falling edge of CAS.
The $\overline{\mathrm{CAS}}$-betore- $\overline{\mathrm{AAS}}$ Counter Test Cycle is designed for use with the following procedures:

- Initialize the internal refresh address counter by using eight $\overline{C A S}$-beforer $\overline{\mathrm{RAS}}$ refresh cycles.
- Use the same column address throughout the test.
- Write zeroes ( 0 s ) to all 512 row addresses at the same column address by using normal early write cycles.
- Read zeroes written in procedure 3 and check; simutaneously write ones (1s) to the same addresses by using internal refresh counter test read-write cycles. Repeat this procedure 512 times with addresses generated by the internal refresh address counter.
- Read and check data written in procedure 4 by using normal read cycle for all 512 memory locations.
- Complement test pattern and repeat procedures 3, 4, and 5.


## PACKAGE DIMENSIONS

(Suffix :-P)

## 20-LEAD PLASTIC DUAL IN-LINE PACKAGE

(CASE No.: DIP-20P-M03)


[^12]
## PACKAGE DIMENSIONS (Continued)

(Sufilx :-C)


## PACKAGE DIMENSIONS (Continued)

(Suffix : -PJ)


## PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE
(CASE No.: ZIP-20P-M02)


LEAD No. (1)


[^13]
## MB81C4256A-60/-80/-10

CMOS 1,048,576 BIT FAST PAGE MODE DYNAMIC RAM

## CMOS 262,144 x 4 BIT Fast Page Mode Dynamic RAM

The Fujitsu MB81C4256A is CMOS fully decoded dynamic RAM organized as 262,144 words $\times 4$ bits. The MB81C4256A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C4256A High $\alpha$-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

## PRODUCT LINE \& FEATURES

| Prannelor | 488194256A 60 |  | M88184256A 10 |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RAS}}$ Access Time | 60ns max. | 80ns max. | 100ns max. |
| Randam Cycle Time | $130 \mathrm{~ns} \mathrm{min}$. | 155 ns min. | 180ns min. |
| Address Access Time | 30ns max. | 40ns max. | 50 ns max. |
| $\overline{\mathrm{CAS}}$ Access Time | 15ns max. | 20ns max. | 25ns max. |
| Fast Page Mode Cycle Time | 45 ns min. | 55 ns min. | 65 ns min. |
| Low Power Dissipation <br> - Operating current | 330 mW max. | 275 mW max. | 248mW max. |
| - Standby current | 11 mW max. (TTL level) / 5.5mW max. (CMOS level) |  |  |



DIP-20P-M03
T.B.D

DIP-20C-XXX


- 262,144 words $\times 4$ bits organization
- Early write $\overline{O E}$ controlled write capability
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- $\overline{R A S}$ only, $\overline{C A S}$-before- $\overline{R A S}$, or Hidden Refresh
- Fast Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


## ABSOLUTE MAXIMUM RATINGS (see NOTE)

| Parametor |  | Symbol | Vaduo | UnH |
| :---: | :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS |  | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage of $\mathrm{V}_{\text {CC }}$ supply relative to VSS |  | $\mathrm{V}_{\mathrm{CC}}$ | -1 to +7 | V |
| Power Dissipation |  | PD | 1.0 | W |
| Short Circuit Output Current |  | - | 50 | mA |
| Storage Temperature | Ceramic | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 to +125 |  |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circultry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circult.

[^14]
## CMOS 262,144 x 4 BIT Nibble Mode Dynamic RAM

The Fujitsu MB81C4257 is a fully decoded CMOS Dynamic RAM (DRAM) that contains $1,048,576$ memory cells accessible in 4-bit increments. The MB81C4257 features a "Nibble" mode of operation whereby high-speed random access of up to 512-bits of data within the same row can be selected. The MB81C4257 DRAM is ideally sulted for mainframes, buffers, hand-held computers, video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81C4257 is only about one-fifth that of a conventional NMOS DRAM, the device can be used as a non-volatile memory in equipment that uses batterles for primary and/or auxiliary power.

The MB81C4257 is fabricated using silicon gate CMOS and Fujitsu's advanced triple-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81C4257 are not critical and all inputs are TTL compatible.

## PRODUCT LINE \& FEATURES

| Parameter | MB81 ${ }^{\text {c } 4257-85 .}$ | MB81C4257-10. | MB81C4257-12, |
| :---: | :---: | :---: | :---: |
| Row Access Time | 85ns max. | 100 ns max. | 120ns max. |
| Random Cycle Time | 160 ns min . | 180ns min. | 210 ns min . |
| Column Address Time | 50ns max. | 50ns max. | 60 ns max. |
| Column Access Time | 25ns max. | 30 ns max. | 35ns max. |
| Nibble Mode Cycle Time | $60 \mathrm{~ns} \mathrm{min}$. | 60 ns min. | 70 ns min . |
| Low Power Dissipation |  |  |  |
| - Operating current | 358mW max. | 330 mW max. | 275mW max. |
| - Standby current | 11 mW max. (TTL level) 15.5 mW max. (CMOS level) |  |  |

- 262,144 words $\times 4$ bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write or $\overline{O E}$ controlled write capacity
- $\overline{R A S}$ only, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$, or Hidden

Refresh

- Nibble Mode, Read-Modify-Write
capacity
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

| Parameter |  | Symbol | Vatue | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS |  | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | $\checkmark$ |
| Voltage of $\mathrm{V}_{\text {CC }}$ supply relative to VSS |  | $\mathrm{V}_{\mathrm{Cc}}$ | -1 to +7 | $\checkmark$ |
| Power Dissipation |  | PD | 1.0 | W |
| Short Circuit Output Current |  | -- | 50 | mA |
| Storage Temperature | Ceramic | TStG | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 to +125 |  |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device rellability.

Fig. 1 - MB81C4257 DYNAMIC RAM - BLOCK DIAGRAM


CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ )

| /\% Parameter | Symbol | TYP | Max | UnH: |
| :---: | :---: | :---: | :---: | :---: |
| Input Capacitance, A0 to A8 | $\mathrm{C}_{\text {IN1 }}$ | - | 5 | pF |
| Input Capacitance, $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}, \overline{\mathrm{OE}}$ | $\mathrm{C}_{\text {IN2 }}$ | - | 5 | pF |
| Input/Output Capacitance, DQ1 to DQ4 | $C_{\text {DQ }}$ | - | 6 | pF |

## PIN ASSIGNMENTS AND DESCRIPTIONS



## RECOMMENDED OPERATING CONDITIONS

(All voltages referenced to ground; $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{\text {cc }}$ | 4.5 | 5.0 | 5.5 | V |
|  | VSS | 0 | 0 | 0 |  |
| Input High Voltage, all inputs | VIH | 2.4 | - | 6.5 | V |
| Input Low Voltage, all inputs | VIL | -2.0 | - | 0.8 | V |
| Input Low Voltage, DQ( Note ) | VILD | -1.0 | - | 0.8 | V |

[^15]
## FUNCTIONAL OPERATION

## ADDRESS INPUTS

Eighteen input bits are required to decode any four of $1,048,576$ cell addresses in the memory matrix. Since only nine address bits are avallable, the column and row inputs are separately strobed by $\overline{C A S}$ and $\overline{\text { RAS }}$ as shown in Figure 4. First, nine row address bits are input on pins A0-through-A8 and latched with the row address strobe ( $\overline{\mathrm{RAS}}$ ); then nine column address bits are input and latched with the column address strobe ( $\overline{\mathrm{CAS}}$ ). Both row and column addresses must be stable on or before the falling edge of $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{RAS}}$, respectively. The address latches are of the flow-through type; thus, address information appearing after tRAH (min) + $t_{T}$ is automatically treated as the column address.

## WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{W E}$. When $\overline{W E}$ is active Low, a write cycle is initiated; when $\overline{W E}$ is High, a read cycle is selected. During the read mode, input data is ignored.

## DATA INPUT

Input data is written into memory in either of three basic ways--an early write cycle, an $\overline{O E}$ (delayed) write cycle, and a read-modify-write cycle. The falling edge of $\overline{W E}$ or $\overline{C A S}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by $\overline{C A S}$ and the setup/hold times are referenced to $\overline{C A S}$ because $\overline{W E}$ goes Low before $\overline{C A S}$. In a delayed write or a read-modify-write cycle, $\overline{W E}$ goes Low after $\overline{C A S}$; thus, input data is strobed by $\overline{W E}$ and all setup/hold times are referenced to the write-enable signal.

## DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of
the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

| tRAC: | from the falling edge of $\overline{\text { RAS }}$ when $t_{R C D}$ (max) is satisfied. |
| :---: | :---: |
| tCAC: | from the falling edge of $\overline{C A S}$ when $t_{R C D}$ is greater than trad (max). |
| tAA: | from column address input when trad is greater than trad (max). |
| tOEA: | from the falling edge of $\overline{O E}$ when $\overline{O E}$ is brought Low after trac, tcAc, or tcaA. |

The data remains valid until either $\overline{C A S}$ or $\overline{O E}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

## NIBBLE MODE OF OPERATION

In the nibble mode of operation, the user can serially access from one to four bits of data and perform high-speed read, write, or read-modify-write operations. During the nibble mode, the accessed bits of data are determined by row address zero (0) and column address one (1). For initial access, address bits CAO and CA1 are used to select one of four nibble bits. After the first bit is accessed by this method, all remaining bits are accessed by simply toggling the column address strobe ( $\overline{C A S}$ ) from High to Low. Each High-to-Low transition of $\overline{C A S}$ internally increments CAO and CA1 and provides access to the next nibble bit.

If more than four bits are accessed during the nibble mode, the address sequence shown in Table 1 will repeat. AC parameters for each nibble mode of operation are shown in subsequent timing diagrams (Figures 9 through 12).

Table 1 - NIBBLE MODE ADDRESS SEQUENCE

| Sequence | Nibble Bit | ( AB 10 AO ) Row Address | CHO | ( 48 10 A2) Cotumn Address | CAl | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ (Normal mode) | 1 | 101010101 | 0 | 1010101 | 0 | Input address |
| Toggle $\overline{C A S}$ (Nibble mode) | 2 | 101010101 | 1 | 1010101 | 0 | Internally generated address |
| Toggle $\overline{C A S}$ (Nibble mode) | 3 | 101010101 | 0 | 1010101 | 1 |  |
| Toggle $\overline{C A S}$ (Nibble mode) | 4 | 101010101 | 1 | 1010101 | 1 |  |
| Toggle $\overline{C A S}$ (Nibble mode) | 1 | 101010101 | 0 | 1010101 | 0 | Sequence repeats |

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

| Parameter |  | Symbol | Condilions |  | Valu |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | TYp | Max |  |
| Output High Voltage |  |  | VOH | $1 \mathrm{OH}=-5 \mathrm{~mA}$ | 2.4 | - | - | V |
| Output Low Voltage |  | Vol | $\mathrm{IOL}=4.2 \mathrm{~mA}$ | - | - | 0.4 |  |  |
| Input Leakage Current (Any Input) |  | ${ }^{1} 1(\mathrm{~L})$ | ```0 V \leq VIN \leq 5.5 V; 4.5 V \leq VCc \leq 5.5 V; Vss = 0 V; All other pins not under test = OV``` | -10 | - | 10 | $\mu \mathrm{A}$ |  |
| Output Leakage Current |  | $I_{\text {DQ(L) }}$ | - $0 \mathrm{~V} \leq$ VOUT $\leq 5.5 \mathrm{~V}$; <br> Data out disabled | -10 | - | 10 |  |  |
| Operating Current (Average Power Supply Current) | MB81C4257-85 | Icc1 <br> (Note) | $\overline{R A S} \& \overline{C A S}$ cycling:$\mathrm{tRC}=\min$ | - | - | 65 | mA |  |
|  | MB81C4257-10 |  |  |  |  | 60 |  |  |
|  | MB81C4257-12 |  |  |  |  | 50 |  |  |
| Standby Current (Power Supply Current) | TTL Level | Icc2 | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V} \mathrm{H}$ | - | - | 2.0 | mA |  |
|  | CMOS Level |  | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ |  |  | 1.0 |  |  |
| Refresh Current <br> \#1 (Average <br> Power Supply <br> Current) | MB81C4257-85 | Icc3 <br> (Note) | $\begin{aligned} & \overline{\mathrm{CAS}}=\mathrm{VIH}, \overline{\mathrm{RAS}} \text { cycling; } \\ & \mathrm{tRC}=\min \end{aligned}$ | - | - | 60 | mA |  |
|  | MB81C4257-10 |  |  |  |  | 55 |  |  |
|  | MB81C4257-12 |  |  |  |  | 45 |  |  |
| Nibble Mode Current | MB81C4257-85 | ICC4 <br> (Note) | $\overline{\text { RAS }}=\mathrm{VIL}, \overline{\mathrm{CAS}}$ cycling $\mathrm{t} \mathrm{NC}=\mathrm{min}$ | - | - | 40 | mA |  |
|  | MB81C4257-10 |  |  |  |  | 40 |  |  |
|  | MB81C4257-12 |  |  |  |  | 33 |  |  |
| Refresh Current \#2 (Average Power Supply Current) | MB81C4257-85 | IcC5 (Note) | $\overline{\text { RAS cycling }}$ $\qquad$ <br> $\overline{\text { CAS-before-RAS; }}$ $\mathrm{t} R \mathrm{C}=\min$ | - | - | 60 | mA |  |
|  | MB81C4257-10 |  |  |  |  | 55 |  |  |
|  | MB81C4257-12 |  |  |  |  | 45 |  |  |

Note: ICC depends on the output load conditions and cycle rates; The specifled values are obtained with the output open. Icc depends on the input low voltage level VIL, VIL $>-0.5 \mathrm{~V}$.

## AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

| No. | Parameter | Symbol | MB81C4257-85. |  | $\mathrm{MB81C4257-10}$ |  | MBB1C4257-12 |  | Unit | Noto |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Mins | Max: |  |  |
| 1 | Time Between Refresh | $t_{\text {REF }}$ | - | 8.2 | - | 8.2 | - | 8.2 | ms | - |
| 2 | Random Read/Write Cycle Time | $t_{R C}$ | 160 | - | 180 | - | 210 | - | ns | - |
| 3 | Read-Modify-Write Cycle Time | $t_{\text {RWC }}$ | 220 | - | 240 | - | 275 | - | ns | - |
| 4 | Access Time from $\overline{\mathrm{RAS}}$ | $t_{\text {RAC }}$ | - | 85 | - | 100 | - | 120 | ns | 4,7 |
| 5 | Access Time from $\overline{C A S}$ | $t_{\text {CAC }}$ | - | 25 | - | 30 | - | 35 | ns | 5,7 |
| 6 | Access Time from Column Address | $t_{\text {AA }}$ | - | 50 | - | 50 | - | 60 | ns | 6,7 |
| 7 | Output Hold Time | ${ }^{\text {OH}}$ | 7 | - | 7 | - | 7 | - | ns | - |
| 8 | Output Buffer Turn On Delay Time | ${ }^{\text {ton }}$ | 5 | - | 5 | - | 5 | - | ns | - |
| 9 | Output Buffer Turn off Delay Time | $t_{\text {OFF }}$ | - | 25 | - | 25 | - | 25 | ns | 8 |
| 10 | Transition Time | $t_{T}$ | 3 | 50 | 3 | 50 | 3 | 50 | ns | - |
| 11 | $\overline{\text { RAS Precharge Time }}$ | $t_{\text {RP }}$ | 65 | - | 70 | - | 80 | - | ns | - |
| 12 | $\overline{\text { RAS }}$ Pulse Width | $t_{\text {RAS }}$ | 85 | 100000 | 100 | 100000 | 120 | 100000 | ns | - |
| 13 | $\overline{\text { RAS }}$ Hold Time | $t_{\text {RSH }}$ | 25 | - | 30 | - | 35 | - | ns | - |
| 14 | $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Precharge Time | $t_{\text {cra }}$ | 0 | - | 0 | - | 0 | - | ns | - |
| 15 | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delay Time | $t_{\text {RCD }}$ | 22 | 60 | 25 | 70 | 25 | 85 | ns | 9,10 |
| 16 | $\overline{\mathrm{CAS}}$ Pulse Width | ${ }^{\text {chas }}$ | 25 | - | 30 | - | 35 | - | ns | - |
| 17 | CAS Hold Time | $\mathrm{t}_{\mathrm{CSH}}$ | 85 | - | 100 | - | 120 | - | ns | - |
| 18 | $\overrightarrow{\mathrm{CAS}}$ Precharge Time (Normal) | $t_{\text {CPN }}$ | 15 | - | 15 | - | 15 | - | ns | 17 |
| 19 | Row Address Set Up Time | $t_{\text {ASR }}$ | 0 | - | 0 | - | 0 | - | ns | - |
| 20 | Row Address Hold Time | $t_{\text {RAH }}$ | 12. | - | 15 | - | 15 | - | ns | - |
| 21 | Column Address Set Up Time | $t_{\text {ASC }}$ | 0 | - | 0 | - | 0 | - | ns | - |
| 22 | Column Address Hold Time | $t_{\text {CAH }}$ | 15 | - | 15 | - | 20 | - | ns | - |
| 23 | $\overline{\mathrm{RAS}}$ to Column Address Delay Time | $t_{\text {RAD }}$ | 17 | 35 | 20 | 50 | 20 | 60 | ns | 11 |
| 24 | Column Address to $\overline{\mathrm{RAS}}$ Lead Time | $t_{\text {RAL }}$ | 45 | - | 50 | - | 60 | - | ns | - |
| 25 | Read Command Set Up Time | $t_{\text {RCS }}$ | 0 | - | 0 | - | 0 | - | ns | - |
| 26 | Read Command Hold Time Referenced to $\overline{\text { RAS }}$ | $t_{\text {RRH }}$ | 0 | - | 0 | - | 0 | - | ns | 12 |
| 27 | Read Command Hold Time Referenced to $\overline{C A S}$ | $\mathrm{t}_{\mathrm{RCH}}$ | 0 | - | 0 | - | 0 | - | ns | 12 |
| 28 | Write Command Set Up Time | $t_{\text {wos }}$ | 0 | - | 0 | - | 0 | - | ns | 15 |
| 29 | Write Command Hold Time | $t_{\text {WCH }}$ | 15 | - | 15 | - | 20 | - | ns | - |
| 30 | WE Pulse Width | ${ }^{t}$ WP | 15 | - | 15 | - | 20 | - | ns | - |
| 31 | Write Command to $\overline{\text { RAS }}$ Lead Time | $t_{\text {RWL }}$ | 25 | - | 25 | - | 30 | - | ns | - |
| 32 | Write Command to $\overline{C A S}$ Lead Time | ${ }^{t} \mathrm{CWL}$ | 20 | - | 20 | - | 25 | - | ns | - |
| 33 | DIN set Up Time | ${ }^{\text {t }}$ S | 0 | - | 0 | - | 0 | - | ns | - |
| 34 | DIN Hold Time | ${ }^{\text {DH }}$ | 15 | - | 15 | - | 20 | - | ns | - |

## AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

| No. | Parameter | Symbol | MB81C4257-85 |  | MB81C4257-10 |  | MB81C4257-12 |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |  |
| 35 | $\overline{\mathrm{RAS}}$ Precharge Time to $\overline{\mathrm{CAS}}$ Active Time | $t_{\text {RPC }}$ | 0 | - | 0 | - | 0 | - | ns | - |
| 36 | $\overline{\mathrm{CAS}}$ Set Up Time for $\overline{\mathrm{CAS}}$-before RAS Refresh | ${ }^{t} \mathrm{CSR}$ | 0 | - | 0 | - | 0 | - | ns | - |
| 37 | $\overline{\mathrm{CAS}}$ Hold Time for $\overline{\mathrm{CAS}}$-before RAS Refresh | ${ }^{\text {t }} \mathrm{CHR}$ | 15 | - | 15 | - | 20 | - | ns | - |
| 38 | Access Time from $\overline{\mathrm{OE}}$ | ${ }^{\text {t oEA }}$ | - | 22 | - | 25 |  | 30 | ns | 7 |
| 39 | Output Buffer Turn Off Delay from $\overline{O E}$ | ${ }^{\text {t OEE }}$ | - | 25 | - | 25 | - | 25 | ns | 8 |
| 40 | $\overline{O E}$ to $\overline{R A S}$ Lead Time for Valid Data | ${ }^{\text {t OEL }}$ | 10 | - | 10 | - | 10 | - | ns | - |
| 41 | $\overline{O E}$ Hold Time Referenced to $\overline{W E}$ | ${ }^{\text {t OEH }}$ | 0 | - | 0 | - | 0 | - | ns | 13 |
| 42 | OE to Data In Delay Time | ${ }^{\text {t OED }}$ | 25 | - | 25 | - | 25 | - | ns |  |
| 43 | DIN to $\overline{C A S}$ Delay Time | ${ }^{\text {t }} \mathrm{DZC}$ | 0 | - | 0 | - | 0 | - | ns | 14 |
| 44 | DIN to $\overline{O E}$ Delay Time | ${ }^{\text {t }}$ DZO | 0 | - | 0 | - | 0 | - | ns | 14 |
| 45 | Access Time from $\overline{C A S}$ (Counter Test Cycle) | ${ }^{t}$ CAT | - | 50 | - | 50 | - | 60 | ns | - |
| 50 | Nibble Mode Read/Write Cycle Time | ${ }^{t} \mathrm{NC}$ | 60 | - | 60 | - | 70 | - | ns | - |
| 51 | Nibble Mode Read-Modify-Write Cycle Time | ${ }^{t}$ NRWC | 115 | - | 115 | - | 130 | - | ns | - |
| 52 | Access Time from Nibble Mode CAS Precharge | ${ }^{t}$ NPA | - | 60 | - | 60 | - | 70 | ns | 7.16 |
| 53 | Nibble Mode $\overline{\text { CAS }}$ Precharge Time | ${ }^{\text {t }}$ NCP | 15 | - | 15 | - | 15 | - | ns | - |

Notes:

1. An Initial pause ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{VIH}$ ) of $200 \mu \mathrm{~s}$ is required after power-up followed by any eight $\overline{R A S}$-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ initialization cycles instead of $8 \overline{\mathrm{RAS}}$ cycles are required.
2. $A C$ characteristics assume $t_{T}=5 n s$
3. $V_{I H}(\min )$ and $V_{I L}(\max )$ are reference levels for measuring timing of input signals. Also transition times are measured between $V_{I H}(\min )$ and $V_{I L}(\max )$.
4. Assumes that $t_{R C D} \leq t_{R C D}$ (max), t $t_{\text {RAD }} \leq t_{R A D}$ (max). If $t_{R C D}$ is greater than the maximum recommended value shown in this table, trac will be increased by the amount that $t_{R C D}$ exceeds the value shown. Refer to Fig. 2 and 3.
5. Assumes that $t_{R C D} \geq t_{R C D}(\max ), t_{\text {RAD }} \geq t_{\text {RAD }}$ (max). If $t_{A S C} \geq t_{A A}-t_{C A C}-t_{T}$, access time is tcAC.
6. If $t_{R A D} \geq t_{R A D}(\max )$ and $t_{A S C} \leq t_{A A}-t_{C A C}-t_{T}$, access time is $t A A$.
7. Measured with a load equivalent to two TTL loads and 100 pF .
8. toff and toez is specified that output buffer change to high impedance state.
9. Operation within the $t_{R C D}(\max )$ limit ensures that $t_{R A C}$ (max) can be met. tRCD (max) is specified as a reference point only; if $t_{R C D}$ is greater than the specified $t_{R C D}$ (max) limit, access time is controlled exclusively by tCAC or $t A A$.
10. $\operatorname{tRCD}(\min )=t_{\text {RAH }}(\min )+2 t T+t_{A S C}(\min )$
11. Operation within the $t_{R A D}(\max )$ limit ensures that $t_{R A C}$ (max) can be met. tRAD (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by tcac or $t A A$
12. Either $t_{R R H}$ or $t_{R C H}$ must be satisfied for a read cycle.
13. Assumes that twos <twCs (min)
14. Either tDZc or tDzo must be satisfied.
15. twCS is specified as a reference point only. If twCS $\geq$ twos ( min ) the data output pin will remain High-Z state through entire cycle.
16. INPA is access time from the selection of a new column address (that is caused by changing $\overline{\mathrm{CAS}}$ from " L " to " $\mathrm{H}^{\prime}$ ). Therefore, if tNCP is shortened, tCAC is longer than tCAC (max).
17. Assumes that $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh, $\overline{\mathrm{CAS}}$-be-fore- $\overline{\mathrm{RAS}}$ refresh counter test cycle anly.

Fig. 2 - $\mathbf{t}_{\text {RAC }}$ vs. $\mathbf{t}_{\text {RCD }}$


## FUNCTIONAL TRUTH TABLE

| Operatlon M/Adid | Clock $\operatorname{lnput}$ |  |  |  | Address |  | Input Data |  | Reiresh | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RAS | CAS | WE. | $\overline{O E}$ | Bow | columin | input. | Output, |  |  |
| Standby | H | H | X | X | - | - | - | High-Z | - |  |
| Read Cycle | L | L | H | L | Valid | Valld | - | Valid | $\bigcirc$ * | tresztrcs (min) |
| Write Cycle (Early Write) | L | L | L | $x$ | Valid | Valid | Valid | High-Z | $\bigcirc$ * | twosztwos (min) |
| Read-ModifyWrite Cycle | L | L | $\mathrm{H} \rightarrow \mathrm{L}$ | $\mathrm{L} \rightarrow \mathrm{H}$ | Valid | Valid | Valid | Valid | $\bigcirc$ * |  |
| $\overline{\text { RAS }}$-only Refresh Cycle | L | H | X | X | Valid | - | - | High-Z | $\bigcirc$ |  |
| $\overline{\mathrm{CAS}}$-beforeRAS Refresh Cycle | L | L | X | X | - | - | - | High-Z | $\bigcirc$ | $t C S R \geq t C S R(m i n)$ |
| Hidden Refresh Cycle | $\mathrm{H} \rightarrow \mathrm{L}$ | L | $x$ | L | - | - | - | Valld | $\bigcirc$ | Previous data is kept. |


${ }^{*}$; It is impossible in Nibble Mode

## TIMING DIAGRAMS

Fig. 4 - READ CYCLE


To implement a read operation, a valid address is latched in by the $\overline{R A S}$ and $\overline{C A S}$ address strobes and, with WE set to a High level and $\overline{O E}$ set to a Low level, the output is valid once the memory access time has elapsed. The access time is determined by RAS ( t RAC), $\overline{C A S}$ ( ${ }^{t} \mathrm{CAC}$ ), $\overline{O E}$, ( $t$ OEA ) or column addresses ( $t \mathrm{AA}$ ) under the following conditions:

- If $t_{R C D}>{ }^{t_{R C D}}$ (max), access time $=t^{t} C A C$.
- If trad > trad (max), access time = taA.
- If $\overline{O E}$ is brought Low after $t_{\text {RAC }} t_{\text {CAC }}$, or $t_{A A}$ (which ever occurs later), access time $=t_{O E A}$. However, if either $\overline{\mathrm{CAS}}$ or $\overline{\mathrm{OE}}$ goes High, the output returns to a high-impedance state after toH is satisfied.

Fig. 5 - EARLY WRITE CYCLE ( $\overline{O E}=$ " $H$ " or "L")

" H " or " L "

## DESCRIPTION

A write cycle is similar to a read cycle except $\overline{\mathrm{WE}}$ is set to a Low state and $\overline{\mathrm{OE}}$ is a " H " or " L " signal. A write cycle can be implemented in either of three ways -- early write, $\overline{O E}$ write (delayed write), or read-modify-write. During all write cycles, timing parameters $t_{\text {RWL }}$,
${ }^{t} \mathrm{CWL}$ and ${ }^{\mathrm{t}}$ RAL must be satisfied. In the early write cycle shown above twCS satisfled, data on the DQ pins is latched with the falling edge of $\overline{C A S}$ and written into memory.

Fig. $6-\overline{O E}$ (DELAYED WRITE CYCLE)

" H " or " L "

[^16] memory. The Output Enable $\overline{(O E}$ ) signal must be changed from Low to High before $\overline{W E}$ goes Low ( $t^{\prime}{ }^{\prime}{ }^{+}{ }^{+}{ }^{\mathrm{D} D S}$ ).

Fig. 7 - READ-MODIFY-WRITE-CYCLE


[^17]Fig. 9 - NibBLE MODE READ CYCLE



Fig. 11 - NIBBLE MODE $\overline{O E}$ (DELAYED) WRITE CYCLE


Fig. 12 - NIBBLE MODE READ-MODIFY-WRITE CYCLE


Fig. 12 - $\overline{R A S}-O N L Y$ REFRESH ( $\overline{W E}=\overline{O E}=" H$ " or " $L$ ")


## DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2 -milliseconds. Three refresh modes are available: $\overline{\mathrm{RAS}}$-only refresh, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh, and hidden refresh.
$\overline{R A S}$-only refresh is performed by keeping $\overline{R A S}$ Low and $\overline{C A S}$ High throughout the cycle; the row address to be refreshed is latched on the falling edge of $\overline{R A S}$. During $\overline{R A S}$-only refresh, DQ pins are kept in a high-impedance state.

Fig. $13-\overline{\mathrm{CAS}}-\mathrm{BEFORE}-\overline{\mathrm{RAS}}$ REFRESH (ADDRESSES $=\overline{\mathrm{WE}}=\overline{\mathrm{OE}}=$ " H " or "L")


## DESCRIPTION

$\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time ( $t$ CSR ) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh operation.

MB81C4257-85 MB81C4257-10 MB81C4257-12


Fig. 15 - $\overline{\text { CAS }}$-BEFORE- $\overline{R A S}$ REFRESH COUNTER TEST CYCLE


## DESCRIPTION

A special timing sequence using the $\overline{C A S}$-before- $\overline{R A S}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{C A S}$-before- $\overline{R A S}$ refresh circuitry. If, after a $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh cycle, $\overline{\mathrm{CAS}}$ makes a transition from High to Low while $\overline{\mathrm{RAS}}$ is held Low, read and write operations are enabled as shown above, Row and column addresses are defined as follows:

Row Address: Bits $A 0$ through $A 8$ are defined by the on-chip refresh counter.
Column Address: Bits AO through A8 are defined by latching levels on AO-A8 at the second falling edge of $\overline{C A S}$.
The $\overline{C A S}$-before- $\overline{R A S}$ Counter Test Cycle is designed for use with the following procedures:

- Initialize the internal refresh address counter by using eight $\overline{C A S}$-before- $\overline{\mathrm{RAS}}$ refresh cycles.
- Use the same column address throughout the test.
- Write zerces (0s) to all 512 row addresses at the same column address by using normal early write cycles.
- Read zeroes written in procedure 3 and check; simultaneously write ones (1s) to the same addresses by using internal refresh counter test read-write cycles. Repeat this procedure 512 times with addresses generated by the internal refresh address counter.
- Read and check data written in procedure 4 by using normal read cycle for all 512 memory locations.
- Complement test pattern and repeat procedures 3, 4, and 5.


## PACKAGE DIMENSIONS

(Suffix : -P)


## PACKAGE DIMENSIONS (Continued)

(Suffix:-C)


FUJITSU

## PACKAGE DIMENSIONS (Continued)

(Suffix: -PJ)

## 26-LEAD PLASTIC LEADED CHIP CARRIER (CASE No.: LCC-26P-M04)



NOTE: 1. *: This dimension includes resin protrusion. (Each side: .006(0.15)MAX)
2. Although this package has 20 leads only, its pin positions are the same as that of 26-lead package.
© 1989 FUJITSU LIMITED C26054S-1C

## PACKAGE DIMENSIONS (Continued)

(Suffix : -PSZ)
20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE
(CASE No.: ZIP-20P-M02)

© 1988 FUJITSU LIMITED Z20002S-4C

## MB81C4258-70/-80/-10/-12

## CMOS 1,048,576 BIT STATIC COLUMN MODE DYNAMIC RAM

## CMOS 262,144 x 4 BIT Static Column Mode Dynamic RAM

The Fujitsu MB81C4258 is CMOS fully decoded dynamic RAM organized as 262,144 words $\times 4$ bits. The MB81C4258 has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technologymakes the MB81C4258 High $\alpha$-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

The specification is applied to "BC" version revised with intent to realized faster access time. So faster speed version ( 70 ns and 80 ns ) are available on this chip.

## PRODUCT LINE \& FEATURES

| \&aramater | $\begin{aligned} & \text { MB8 C } 425 \\ & \text { Nis } \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| RAS Access Time | 70ns max. | 80ns max. | 100ns max. | 120ns max. |
| Random Cycle Time | 140ns min. | 155ns min. | 180ns min. | 210 ns min . |
| Address Access Time | 43ns max. | 45ns max. | 50ns max. | 60ns max. |
| $\overline{\text { CAS Access Time }}$ | 25ns max. | 25ns max. | 25ns max. | 35ns max. |
| Static Column Mode Cycle Time | 48ns min. | 50 ns min. | 55ns min. | 65 ns min . |
| Low Power Dissipation | 413 mW max. | 385 mW max. | 330 mW max. | 275mW max. |
| - Standby current | 11 mW max. (TTL level) / 5.5mW max. (CMOS level) |  |  |  |

- 262,144 words $\times 4$ bits organization
- Silicon gate, CMOS, 3D-Stacked
- Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write $\overline{O E}$ controlled write capability
- $\overline{\text { RAS }}$ only, $\overline{\text { CAS-before- }-\overline{R A S}}$, or Hidden

Refresh

- Static Column Mode, Read-Modify-Write
- capability
- On chip substrate bias generator for high performance


## ABSOLUTE MAXIMUM RATINGS (see NOTE)

| Primmors |  | Syinorz | yive | Un\# |
| :---: | :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS |  | $\mathrm{V}_{\mathbb{N}}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage of $\mathrm{V}_{\text {cc }}$ supply relative to VSS |  | $\mathrm{V}_{\mathrm{CC}}$ | -1 to +7 | V |
| Power Dissipation |  | PD | 1.0 | W |
| Short Circuit Output Current |  | - | 50 | mA |
| Storage Temperature | Ceramic | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 to +125 |  |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


DIP-20P-M03


DIP-20C-A03


LCC-26P-M04


ZIP-20P-M02
This device contains croultry to protect the inputs against damage due to high static voitages or electre velds. Hould application of any woltagonigher than maximin avold application of any voltage higher than maximum rated voltages to this high impedance circult.

Fig. 1 - MB81C4258 DYNAMIC RAM - BLOCK DIAGRAM


CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ )

| Parameter | Symbor | Typ | Max | Uhtt |
| :---: | :---: | :---: | :---: | :---: |
| Input Capacitance, A0 to A8 | $\mathrm{C}_{\text {IN1 }}$ | - | 5 | pF |
| Input Capacitance, $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}, \overline{\mathrm{OE}}$ | $\mathrm{C}_{\text {IN2 }}$ | - | 5 | pF |
| Input/Output Capacitance, DQ1 to DQ4 | $C_{\text {DQ }}$ | - | 6 | pF |

## PIN ASSIGNMENTS AND DESCRIPTIONS



## RECOMMENDED OPERATING CONDITIONS

| Parameter | Notes | Syintor | Mins | TyPs | Mat | Unit | Amblent Operatho Tomp |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 1 | $\mathrm{V}_{\mathrm{Cc}}$ | 4.5 | 5.0 | 5.5 | V | $0^{\circ} \mathrm{C}$ to $+70{ }^{\circ} \mathrm{C}$ |
|  |  | $V_{\text {SS }}$ | 0 | 0 | 0 |  |  |
| Input High Voltage, all inputs | 1 | VIH | 2.4 | - | 6.5 | V |  |
| Input Low Voltage, all inputs | 1 | VIL | -2.0 | - | 0.8 | V |  |
| Input Low Voltage, DQ( ${ }^{\text {\% }}$ ) | 1 | VILD | -1.0 | - | 0.8 | V |  |

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.


## FUNCTIONAL OPERATION


#### Abstract

ADDRESS INPUTS Eighteen input bits are required to decode any four of $1,048,576$ cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, nine row address bits are input on pins A0-through-A8 and latched with the row address strobe (RAS ) then, nine column address bits are input and latched with the column address strobe (CAS ). Both row and column addresses must be stable on or before the falling edge ofCAS and RAS, respectively. The address latches are of the flow-through type; thus, address information appearing after tRAH $(\mathrm{min})+\mathrm{t}_{\mathrm{T}}$ is automatically treated as the column address.


## WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{W E}$. When $\overline{W E}$ is active Low, a write cycle is initiated; when $\overline{W E}$ is High, a read cycle is selected. During the read mode, input data is ignored.

## DATA INPUT

Input data is written into memory in either of three basic ways-an early write cycle, an $\overline{O E}$ (delayed) write cycle, and a read-modify-write cycle. The falling edge of $\overline{W E}$ or CAS , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by $\overline{C A S}$ and the setup/hold times arereferenced to CAS because $\overline{W E}$ goes Low before CAS . In a delayed write or a read-modify-write cycle, $\bar{W} E$ goes Low after CAS ; thus, input data is strobed by $\overline{W E}$ and all setup/hold times are referenced to the write-enable signal.

## DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:
tRAC : from the falling edge of RAS when $t_{R C D}$ (max) is satisfied.
tCAC : from the falling edge of CAS when tred is greater than $t_{R C D}(\max )$.
tAA : from column address input when traD is greater than trad (max).
tOEA : from the falling edge of $\overline{O E}$ when $\overline{O E}$ is brought Low after trAC, tcAC, or tAA.
The data remains valid until either $\overline{C A S}$ or $\overline{O E}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

## STATIC COLUMN MODE OF OPERATION

The static column mode operation allows continuous read, write, or read-modify-write cycle within a row byapplying new column address. In the static column mode, RAS can be kept low throughout static column mode operation. The following four cycles are allowed in the static column mode.

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

|  |  |  |  |  | Yalu |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | S |  | M1n, | TYP. | Max. | UnIt |
| Output high voltage |  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | 2.4 | - | - |  |
| Output low voltage |  | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=4.2 \mathrm{~mA}$ | - | - | 0.4 |  |
| Input leakage current | (any input) | $1^{1}(\mathrm{~L})$ | $\begin{aligned} & \mathrm{OV} \leq \mathrm{V}_{\mathbb{N}} \leq 5.5 \mathrm{~V} ; \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \text { All other pins } \\ & \text { not under test }=0 \mathrm{~V} \end{aligned}$ | -10 | - | 10 | $\mu \mathrm{A}$ |
| Output leakage curren |  | ${ }^{\text {DQ(L) }}$ | OV $\leq V_{\text {OUT }} \leq 5.5 \mathrm{~V}$; <br> Data out disabled | -10 | - | 10 |  |
|  | MB81C4258-70 |  |  |  |  | 75 |  |
| Operating current | MB81C4258-80 |  | $\overline{\mathrm{RAS}}$ \& $\overline{\mathrm{CAS}}$ cycling; |  |  | 70 |  |
| supply Current) | MB81C4258-10 |  |  |  |  | 60 |  |
|  | MB81C4258-12 |  |  |  |  | 50 |  |
| Standby current | TTL level |  | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$ |  |  | 2.0 | mA |
| current) | CMOS level |  | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}} \geq \mathrm{V}_{\mathrm{Cc}}-0.2 \mathrm{~V}$ |  |  | 1.0 |  |
|  | MB81C4258-70 |  |  |  |  | 70 |  |
| Refresh current\#1 | MB81C4258-80 |  | $\overline{C A S}=\mathrm{VIH}_{1}$, PAS cycling; | - | - | 65 | mA |
| ply current) 2 | MB81C4258-10 |  | tre min |  |  | 55 |  |
|  | MB81C4258-12 |  |  |  |  | 45 |  |
|  | MB81C4258-70 |  |  |  |  | 37 |  |
| Static Column | MB81C4258-80 |  | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 35 | mA |
| Mode current 2 | MB81C4258-10 | cc4 | tsc $=\mathrm{min}$ | - |  | 30 |  |
|  | MB81C4258-12 |  |  |  |  | 23 |  |
|  | MB81C4258-70 |  |  |  |  | 70 |  |
| Refresh current \#2 | MB81C4258-80 |  | $\overline{\text { RAS cycling; }}$ |  |  | 65 |  |
| ply current) $2$ $\square$ | MB81C4258-10 | cc5 | $t_{R C}=\min$ | - |  | 55 |  |
|  | MB81C4258-12 |  |  |  |  | 45 |  |

MB81C4258-70
MB81C4258-80
MB81C4258-10
MB81C4258-12

## AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| No. |  | Symbol |  |  | MB81C 4258 m 80 |  | MB81C4258-10. |  | MB81C4258\% 2 . |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | Time Between Refresh | $\mathrm{t}_{\text {REF }}$ | - | 8.2 | - | 8.2 | - | 8.2 | - | 8.2 | ms |
| 2 | Random Read/Write Cycle Time | $\mathrm{t}_{\mathrm{RC}}$ | 140 | - | 155 | - | 180 | - | 210 | - | ns |
| 3 | Read-Modity-Write Cycle Time | $\mathrm{t}_{\text {RWC }}$ | 197 | - | 212 | - | 240 | - | 275 | - | ns |
| 4 | Access Time from $\overline{\mathrm{RAS}} \quad 6,9$ | $\mathrm{t}_{\text {RAC }}$ | - | 70 | - | 80 | - | 100 | - | 120 | ns |
| 5 | Access Time from $\overline{\text { CAS }}$ | ${ }^{\text {t }}$ cac | - | 25 | - | 25 | - | 25 | - | 35 | ns |
| 6 | Column Address Access Time $\quad 8,9$ | $t_{\text {AA }}$ | - | 43 | - | 45 | - | 50 | - | 60 | ns |
| 7 | Output Hold Time | ${ }^{\text {OH}}$ | 7 | - | 7 | - | 7 | - | 7 | - | ns |
| 8 | Output Buffer Turn On Delay Time | $\mathrm{t}_{\mathrm{ON}}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| 9 | Output Buffer Turn off Delay Time 10 | $t_{\text {OFF }}$ | - | 25 | - | 25 | - | 25 | - | 25 | ns |
| 10 | Transition Time | $\mathrm{t}_{\mathrm{T}}$ | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| 11 | $\overline{\text { RAS Precharge Time }}$ | $\mathrm{t}_{\mathrm{RP}}$ | 60 | - | 65 | - | 70 | - | 80 | - | ns |
| 12 | $\overline{\text { RAS Pulse Width }}$ | $\mathrm{t}_{\mathrm{RAS}}$ | 70 | 100000 | 80 | 100000 | 100 | 100000 | 120 | 100000 | ns |
| 13 | $\overline{\mathrm{RAS}}$ Hold Time | $\mathrm{t}_{\text {RSH }}$ | 25 | - | 25 | - | 30 | - | 35 | - | ns |
| 14 | $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Precharge Time | $\mathrm{t}_{\text {cRP }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 15 | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delay Time $\quad 11,12$ | $\mathrm{t}_{\mathrm{RCD}}$ | 20 | 45 | 22 | 55 | 25 | 70 | 25 | 85 | ns |
| 16 | $\overline{\mathrm{CAS}}$ Pulse Width | $\mathrm{t}_{\text {cas }}$ | 25 | - | 25 | - | 30 | - | 35 | - | ns |
| 17 | $\overline{\text { CAS }}$ Hold Time 23 | $\mathrm{t}_{\text {CSH }}$ | 70 | - | 80 | - | 100 | - | 120 | - | ns |
| 18 | $\overline{\text { CAS Precharge Time (C-B-R cycle) }}$ | ${ }_{\text {cPN }}$ | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| 19 | Row Address Set Up Time | $\mathrm{t}_{\text {ASR }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 20 | Row Address Hold Time | $\mathrm{t}_{\text {RAH }}$ | 10 | - | 12 | - | 15 | - | 15 | - | ns |
| 21 | Column Address Set Up Time 7 | $\mathrm{t}_{\text {ASC }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 22 | Column Address Hold Time $\quad 7$ | $\mathrm{t}_{\mathrm{CAH}}$ | 20 | - | 20 | - | 20 | - | 25 | - | ns |
| 23 | $\overline{\mathrm{RAS}}$ to Column Address Delay Time 13 | $\mathrm{t}_{\text {RAD }}$ | 15 | 27 | 17 | 35 | 20 | 50 | 20 | 60 | ns |
| 24 | Column Address to $\overline{\mathrm{RAS}}$ Lead Time | $\mathrm{t}_{\text {RAL }}$ | 43 | - | 45 | - | 50 | - | 60 | - | ns |
| 25 | Read Command Set Up Time | $\mathrm{t}_{\text {RCS }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 26 | Read Command Hold Time Referenced to RAS | $\mathrm{t}_{\text {RRH }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 27 | Read Command Hold Time 14 <br> Referenced to CAS  | $\mathrm{t}_{\mathrm{RCH}}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 28 | Write Command Hold Time | $t_{\text {WCH }}$ | 20 | - | 20 | - | 20 | - | 25 | - | ns |
| 29 | $\overline{\text { WE Pulse Width }}$ | ${ }^{\text {W }}$ W | 15 | - | 15 | - | 15 | - | 20 | - | ns |
| 30 | Write Command to $\overline{\mathrm{RAS}}$ Lead Time | $\mathrm{t}_{\mathrm{RWL}}$ | 22 | - | 22 | - | 25 | - | 30 | - | ns |
| 31 | Write Command to $\overline{\mathrm{CAS}}$ Lead Time | ${ }^{\text {c }}$ WL | 17 | - | 17 | - | 20 | - | 25 | - | ns |
| 32 | DIN set Up Time | $\mathrm{t}_{\mathrm{DS}}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 33 | DIN Hold Time | $\mathrm{t}_{\mathrm{DH}}$ | 20 | - | 20 | - | 20 | - | 25 | - | ns |

## AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| No. |  | Symbol | MB81C425870. |  | MB81C4258-80. |  | MB81C4258-10. |  | MB81C4258-12. |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | MIn. | Max | M1n. | Max | Min. | Max |  |
| 34 | $\overline{\mathrm{RAS}}$ Precharge time to $\overline{\mathrm{CAS}}$ Active Time (Refresh cycles) | ${ }^{\text {t }}$ RPC | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 35 | $\overline{\text { CAS }}$ Set Up Time for $\overline{\mathrm{CAS}}$-beforeRAS Refresh | ${ }^{\text {t }}$ CSR | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 36 | CAS Hold Time for CAS-before$\overline{\text { RAS }}$ Refresh | ${ }^{\text {t }}$ CHA | 15 | - | 15 | - | 15 | - | 20 | - | ns |
| 37 | Access Time from $\overline{O E} \quad 9$ | ${ }^{\text {t ofa }}$ | - | 22 | - | 22 | - | 25 | - | 30 | ns |
| 38 | $\begin{aligned} & \text { Output Buffer Turn Off Delay } \quad 10 \\ & \text { from } \overline{\mathrm{OE}} \end{aligned}$ | $t_{\text {tez }}$ | - | 25 | - | 25 | - | 25 | - | 25 | ns |
| 39 | $\overline{\mathrm{OE}}$ to $\overline{\mathrm{RAS}}$ Lead Time for Valid Data | ${ }^{\text {toel }}$ | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| 40 | $\overline{\mathrm{OE}}$ Hold Time Referenced to $\overline{\mathrm{WE}}$ [15 | $\mathrm{t}_{\text {OEH }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 41 | $\overline{O E}$ to Data In Delay Time | $\mathrm{t}_{\text {oed }}$ | 25 | - | 25 | - | 25 | - | 25 | - | ns |
| 42 | DIN to CAS Delay Time 16 | $\mathrm{t}_{\mathrm{DzC}}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 43 | DIN to $\overline{\text { OE Delay Time }} 116$ | ${ }^{\text {t }} \mathrm{DzO}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 44 | Access Time from $\overline{\mathrm{CAS}}$ (Counter Test Cycle) | ${ }^{\text {t }}$ cat | - | 43 | - | 45 | - | 50 | - | 60 | ns |
| 50 | Static Column Mode Read/Write Cycle Time | ${ }^{\text {t }}$ sc | 48 | - | 50 | - | 55 | - | 65 | - | ns |
| 51 | Static Column Mode Read-Modify-Write Cycle Time | ${ }^{\text {t }}$ sRwc | 121 | - | 125 | - | 135 | - | 155 | - | ns |
| 52 | Access Time Relative to Last Write 17 | ${ }^{\text {ALLW }}$ | - | 91 | - | 95 | - | 105 | - | 125 | ns |
| 53 | Access Time from WE Prechage | ${ }^{\text {t WPA }}$ | - | 25 | - | 25 | - | 30 | - | 35 | ns |
| 54 | Output Hold Time for Column Address Change | ${ }^{\text {t }}$ AOH | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| 55 | Column Address Hold Time Referenced to RAS Rising Time $\quad 18$ | ${ }^{\text {t }}$ ARR | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| 56 | Last Write to Column Address 19,20 <br> Delay Time  | ${ }^{\text {LWAD }}$ | 25 | 48 | 25 | 50 | 25 | 55 | 30 | 65 | ns |
| 57 | Column Address Hold Time Referenced to Last Write | ${ }^{\text {t }}$ AHLW | 91 | - | 95 | - | 105 | - | 125 | - | ns |
| 58 | $\overline{\mathrm{RAS}}$ to Second Write Delay Time | $\mathrm{t}_{\text {RSWO }}$ | 70 | - | 80 | - | 100 | - | 120 | - | ns |
| 59 | $\overline{W E}$ Inactive Time | ${ }^{\text {t }}$ w | 13 | - | 15 | - | 15 | - | 20 | - | ns |
| 60 | Write Set Up Time for Output Disable | ${ }^{\text {t }}$ ws | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 61 | Write Hold Time for Output Disable | ${ }^{\text {t }}$ WH | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| 62 | $\frac{\overline{O E} \text { Hold Time Referenced to }}{\text { RAS }} 22$ | ${ }^{\text {t ofehr }}$ | 20 | - | 20 | - | 20 | - | 20 | - | ns |
| 63 | $\frac{\overline{O E} \text { Hold Time Referenced to }}{\text { CAS }}$ | ${ }^{\text {t oehc }}$ | 20 | - | 20 | - | 20 | - | 20 | - | ns |
| 64 | Static Column Mode CAS Precharge Time | ${ }^{\text {t }}$ P | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| 65 | Write Command Hold Time Referenced to RAS | ${ }^{\text {t }}$ WHR | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## Notes:

1. Referenced to VSS
2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the number of address change as RAS $=$ VII and CAS $=\mathrm{V}_{\mathrm{IH}}$.
ICC1, ICC3 and ICC5 are specified at three time of address change during $\mathrm{RAS}=\mathrm{VIL}^{2}$ and $\overline{C A S}=\mathrm{V}_{\mathrm{IH}}$. ICC4 is specified at one time of address change during RAS $=$ VIL $^{\text {IL }}$ and $\overline{C A S}=\mathrm{VIH}^{\prime}$.
3. An Initial pause ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{VIH}$ ) of $200 \mu$ s is required after power-up followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
4. $A C$ characteristics assume t $=5 \mathrm{~ns}$
5. $\mathrm{V}_{\mathrm{H}}$ (min) and $\mathrm{V}_{\mathrm{IL}}$ (max) are reference levels for measuring timing of input signals. Also transition times are measured between $V_{\mathbb{H}}$ (min) and $V_{I L}$ (max).
6. Assumes that $t_{R C D} \leq t_{R C D}$ (max), $t_{R A D} \leq t_{R A D}$ (max). If $t_{R C D}$ is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trCD exceeds the value shown. Refer to Fig. 2 and 3.
7. Assumes that write cycle only.
8. If $t_{R A D} \geq t_{R A D}$ (max), access time is $t_{A A}$.
9. Measured with a load equivalent to two TTL loads and 100 pF .
10. toff and toez is specified that output buffer change to high impedance state.
11. Operation within the $t_{R C D}$ (max) limit ensures that tRAC (max) can be met. $t_{\text {RCD }}$ (max) is specified as a reference point only; if trCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tcac or t AA.
12. $t_{\text {RCD }}(\min )=t_{\text {RAH }}(\min )+2 t T+t_{\text {ASC }}(\min )$
13. Operation within the trad (max) limit ensures that trac (max) can be met. traD (max) is specified as a reference point only; if trad $^{\text {is greater than the specified trad (max) limit, access time is }}$ controlled exclusively by tcac or $\mathrm{t}_{\mathrm{AA}}$.
14. Either trRH or trich must be satisfied for a read cycle.
15. Assumes that twcs <twcs (min)
16. Either tozc or tozo must be satisfied.
 greater than the maximum recommended value shown in this table, $t$ alw will be increased by the amount that tLwaD exceeds the value shown.
17. $t_{\text {AHR }}$ is specified to latch column address by the rising edge of RAS .
18. Operation within the LLWAD $^{(\max )}$ limit ensures that $\mathrm{t}_{\mathrm{ALW}}$ (max) can be met. tLWAD (max) is specified as a reference point only; if tLWAD is greater than the specifiedt LWAD (max) limit, access time is controlled by t AA .
19. tLWAD $(\min )=\mathbf{t}$ CAH $(\min )+t T(t T-5 n s)$.
20. tws and $\mathrm{t}_{\mathrm{w}}$ are specified as a reference point only. If tws $\geq$ $\mathrm{t}_{\mathrm{Ws}}(\mathrm{min})$ and $\mathrm{t}_{\mathrm{WH}} \geq \mathrm{t}_{\mathrm{WH}}(\mathrm{min})$, the data output pin will remain High-Z state through entire cycle.
21. Either toehr or toehc is satisfied.
22. Assumes that CAS -before-RAS refresh, CAS -before-RAS refresh counter test cycle only.


## FUNCTIONAL TRUTH TABLE

| Operation Mode | Clock liput |  |  |  | Address Input. |  | Data. |  | Petresh | Noter |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BAS. | CAS | WE: | OE. | now | colum, | Inpu! | output |  |  |
| Standby | H | H | X | X | - | - | - | High-Z | - |  |
| Read Cycle | L | L | H | L | Valid | Valid | - | Valid | 0 | $\begin{aligned} & t_{\mathrm{RCS}} \geq \mathrm{t}_{\mathrm{RCS}}(\mathrm{~min}) \\ & \mathrm{t}_{\mathrm{RCH}} \geq \mathrm{t}_{\mathrm{RCH}}(\mathrm{~min}) \end{aligned}$ |
| Write Cycle (Early Write) | L | L | L | X | Valid | Valid | Valid | $\begin{gathered} * 1 \\ \text { High-Z } \end{gathered}$ | 0 | $t_{\text {ws }} \geq t_{\text {ws }}(\mathrm{min})$ |
| Read-Modify-Write Cycle | L | L | $\mathrm{H} \rightarrow \mathrm{L}$ | $\mathrm{L} \rightarrow \mathrm{H}$ | Valid | Valid | Valid | Valid | 0 |  |
| Static Column Mode Read Cycle | L | L | H | L | $\begin{gathered} *_{2}^{2} \\ \text { alid } \end{gathered}$ | Valid | - | Valid | X | $\begin{aligned} & t_{\mathrm{RCS}} \geq \mathrm{t}_{\mathrm{RCS}}(\mathrm{~min}) \\ & \mathrm{t}_{\mathrm{RCH}} \geq \mathrm{t}_{\mathrm{RCH}}(\mathrm{~min}) \end{aligned}$ |
| Static Column Mode Write Cycle | L | L | L | H | $*^{2}{ }^{2}$ | Valid | Valid | ${ }^{* 1}{ }^{* 1} 1-2$ | X |  |
| Static Column Mode Read-Modify-Write Cycle | L | L | $\mathrm{H} \rightarrow \mathrm{L}$ | $\mathrm{L} \rightarrow \mathrm{H}$ | $\stackrel{* 2}{2}$ | Valid | Valid | Valid | X |  |
| Static Column Mode Mixed Cycle | L | L | L/H | U/H | $\stackrel{*}{2}{ }^{2}$ | Valid | Valid | High-Z <br> or Valid | X |  |
| $\overline{\text { RAS }}$-only Refresh Cycle | L | H | X | X | Valid | - | - | High-Z | 0 |  |
| $\begin{aligned} & \overline{\text { CAS-before-- }} \overline{\text { RAS }} \\ & \text { Refresh Cycle } \end{aligned}$ | L | L | X | X | - | - | - | High-Z | 0 |  |
| Hidden Refresh Cycle | $\mathrm{H} \rightarrow \mathrm{L}$ | L | X | L | - | - | - | Valid | $\bigcirc$ | Previous data is kept |

## Notes:

X : "H" or "L"
*1: If $\mathrm{tWS}<\mathrm{tWS}(\min )$ and $\mathrm{TWH}<\mathrm{tWH}(\mathrm{min})$, the data output become invalid.
*2: After first cycle, row address is not necessary.


Fig. 5 - EARLY WRITE CYCLE ( $\overline{O E}=$ " H " or "L")

*1; If tws $\geqq$ tws (min) and $t w H \geqq t w H$ (min), DQ (Output) pin is high-Z.

## DESCRIPTION

A write cycle is similar to a read cycle except WE is set to a Low state and OE is a "H" or "L" signal. A write cycle can be implemented in either of three ways-early write, OE write (delayed write), or read-modify-write. During all write cycles, timing parameterstrwL, tcwL and tral must be satisfied. In the early write cycle shown above whcs satisfied, data on the DQ pins is latched with the falling edge of CAS and written into memory.

Fig. 6 - READ-MODIFY-WRITE-CYCLE



Fig. 9 - STATIC COLUMN MODE READ-MODIFY-WRITE CYCLE


Fig. 10 - STATIC COLUMN MODE MIXED CYCLE *1


Fig. 11 - $\overline{R A S}-O N L Y$ REFRESH ( $\overline{W E}=\overline{O E}=$ " $H$ " or "L")


## DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycleat each of 512 row addresses every 8.2 -milliseconds. Three refresh modes are available; RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.

Fig. 12 - $\overline{\mathrm{CAS}}-\mathrm{BEFORE}-\overline{\mathrm{RAS}}$ REFRESH (AO to $A 8=\overline{\mathrm{WE}}=\overline{\mathrm{OE}}=$ "H" or " L ")


## DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. IfCAS is held Low for the specified setup time (tcSR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.

Fig. 13 - HIDDEN REFRESH CYCLE


## DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of CAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminatesthe need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.

FIg. 14 - $\overline{\text { CAS-BEFORE- }}$ RAS REFRESH COUNTER TEST CYCLE


A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above, Row and column addresses are defined as follows:

Row Address: Bits A0 through A8 are defined by the on-chip refresh counter.
Column Address: Bits A0 through A8 are defined by latching levels on AO-A8 at the second falling edge of CAS.
The CAS-before-RAS Counter Test Cycle is designed for use with the following procedures:

1) Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
2) Use the same column address throughout the test.
3) Write zeroes ( 0 s ) to all 512 row addresses at the same column address by using normal early write cycles.
4) Read zeroes written in procedure 3 and check; simultaneously write ones (1s) to the same addresses by using internal refresh counter test read-write cycles. Repeat this procedure 5.2 times with addresses generated by the internal refresh address counter.
5) Read and check data written in procedure 4 by using normal read cycle for all 512 memory locations.
6) Complement test pattern and repeat procedures 3,4 , and 5.

## PACKAGE DIMENSIONS

(Suffix :-P)


[^18]
## PACKAGE DIMENSIONS (Continued)

(Suffix :-C)


## PACKAGE DIMENSIONS (Continued)

## (Suffix :-PJ)



## PACKAGE DIMENSIONS (Continued)

## (Suffix :-PSZ)

## 20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE

(CASE No.: ZIP-20P-M02)


LEAD No. 1


## MB81C4258A-60/-80/-10

CMOS 1,048,576 BIT STATIC COLUMN MODE DYNAMIC RAM

## CMOS 262,144 x 4 BIT Static Column Mode Dynamic RAM

The Fujitsu MB8 1C4258A is CMOS fully decoded dynamic RAM organized as 262,144 words $\times 4$ bits. The MB81C4258A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C4258A High $\alpha$-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

PRODUCT LINE \& FEATURES

| \$ $\$ 8$ Paramoler | MB8194258A 60 | MB81C42584,80 | MB8184258A.410 |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RAS}}$ Access Time | 60 ns max. | 80ns max. | 100ns max. |
| Randam Cycle Time | 130 ns min . | 155 ns min. | 180 ns min . |
| Address Access Time | 30ns max. | 40ns max. | 50 ns max. |
| $\overline{\mathrm{CAS}}$ Access Time | 15ns max. | 20ns max. | 25ns max. |
| Static Column Mode Cycle | 35ns min. | 45ns min. | 55ns max. |
| Low Power Dissipation | 330 mW max. | 275mW max. | 248mW max. |
| - Standby current | 11 mW max. (TTL level) / 5.5mW max. (CMOS level) |  |  |

- 262,144 words $\times 4$ bits organization
- Silicon gate, CMOS, 3D-Stacked
- Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write $\overline{O E}$ controlled write capability
- $\overline{\text { RAS }}$ only, $\overline{\text { CAS }}$-before-RAS, or Hidden Refresh
- Static Column Mode, Read-Modify-Write
- capability
- On chip substrate bias generator for high performance


## ABSOLUTE MAXIMUM RATINGS (see NOTE)

| Parametar |  | Symbol | Value | UnH |
| :---: | :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS |  | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage of $\mathrm{V}_{\text {cc }}$ supply relative to VSS |  | $V_{C C}$ | -1 to +7 | V |
| Power Dissipation |  | PD | 1.0 | W |
| Short Circuit Output Current |  | - | 50 | mA |
| Storage Temperature | Ceramic | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 to +125 |  |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


DIP-20P-M03
T.B.D

DIP-20C-xXX


LCC-26P-M04


ZIP-20P-M02

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## MB814100-80/-10/-12 <br> CMOS 4,194,304 BIT FAST PAGE MODE DYNAMIC RAM

## CMOS 4,194,304 x 1 BIT Fast Page Mode Dynamic RAM

The Fujitsu MB814100 is a fully decoded CMOS Dynamic RAM (DRAM) that contains a total of $4,194,304$ memory cells in a $\times 1$ configuration. The MB814100 features a "fast page" mode of operation whereby high-speed random access of up to 2,048-bits of data within the same row can be selected. The MB814100 DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814100 is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814100 is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitormemory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814100 are not critical and all inputs are TTL compatible.

PRODUCT LINE \& FEATURES

|  | Y8864, 100480 | MB814100, 10 | HE84100-12 |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RAS}}$ Access Time | 80 ns max. | 100ns max. | 120ns max. |
| Randam Cycle Time | 155 ns min. | 180ns min. | 210 ns min . |
| Address Access Time | 45ns max. | 50ns max. | 60 ns max. |
| $\overline{\text { CAS }}$ Access Time | 25ns max. | 30 ns max. | 35ns max. |
| Fast Page Mode Cycle Time | 55ns min. | 60 ns min . | 70ns min. |
| Low Power Dissipation <br> - Operating current | 413 mW max. | 358mW max. | 303 mW max. |
| - Standby current | 11 mW max. (TTL level) / 5.5mW max. (CMOS level) |  |  |

- 4,194,304 words $\times 1$ bit organization
- Silicon gate, CMOS, 3D-Stacked
- Capacitor Ćell
- All input and output are TTL compatible
- 1024 refresh cycles every 16.4 ms
- Common I/O capability by using early write
- $\overline{R A S}$ only, $\overline{C A S}-b e f o r e-R A S, ~ o r ~ H i d d e n ~$ - Refresh
- Fast page Mode, Read-Modify-Write - capability
- On chip substrate bias generator for high performance
ABSOLUTE MAXIMUM RATINGS (see NOTE)

| P\%ontr | Symbot | V14\% | Unts |
| :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage of $V_{\text {cc }}$ supply relative to VSS | $V_{\text {cc }}$ | -1 to +7 | $\checkmark$ |
| Power Dissipation | PD | 1.0 | W |
| Short Circuit Output Current | - | 50 | mA |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

LCC-26P-M04


LCC-26P-M03


ZIP-20P-M02

This device contains circultry to protect the inputs against damage due to high static voltages or electric fields. However, th is advised that normal precautions be taken to avold application of any voltage higher than maximum rated voltages to this high impedance clicult.

Fig. 1 - MB814100 DYNAMIC RAM - BLOCK DIAGRAM


CAPACITANCE $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| , $\% 4,2$ Perameter | Symbol | Typ | Max | Unil |
| :---: | :---: | :---: | :---: | :---: |
| Input Capacitance, A0 to A10, DIN | $\mathrm{C}_{\text {IN1 }}$ | - | 5 | pF |
| Input Capacitance, $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}$ | $\mathrm{C}_{1 \mathrm{~N} 2}$ | - | 5 | pF |
| Output Capacitance, DOUT | $\mathrm{C}_{\text {OUt }}$ | - | 5 | pF |

PIN ASSIGNMENTS AND DESCRIPTIONS


## RECOMMENDED OPERATING CONDITIONS

| Parameter | Notes | Symbol | Min. | TyP | Max | Un!t | Ambient Operating Temp. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | 1 | $\mathrm{V}_{\mathrm{Cc}}$ | 4.5 | 5.0 | 5.5 | V | $0^{\circ} \mathrm{C}$ to $+70{ }^{\circ} \mathrm{C}$ |
|  |  | $\mathrm{V}_{\mathrm{SS}}$ | 0 | 0 | 0 |  |  |
| Input High Voltage, all inputs | 1 | VIH | 2.4 | - | 6.5 | V |  |
| Input Low Voltage, all inputs | 1 | VIL | -2.0 | - | 0.8 | V |  |

## FUNCTIONAL OPERATION

## ADDRESS INPUTS

Twenty-two input bits are required to decode any one of $4,194,304$ cell addresses in the memory matrix. Since only eleven address bits (A0-A10) are available, the column and row inputs are separately strobed by RAS and CAS as shown in Figure 4. First, eleven row address bits are applied on pins A0-through-A10 and latched with the row address strobe (RAS ) then, eleven column address bits are applied and latched with the column address strobe (CAS ). Both row and column addresses must be stable on or beforethe fallingedge of RAS and CAS, respectively. The address latches are of the flow-through type; thus, address information appearing after taH ( min ) + $\tau_{\mathrm{T}}$ is automatically treated as the column address.

## WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{W E}$. When $\overline{W E}$ is active Low, a write cycle is initiated; when $\overline{W E}$ is High, a read cycle is selected. During the read mode, input data is ignored.

## DATA INPUT

Input data is written into memory in either of two basic ways-an early write cycle and a read-modify-write cycle. The falling edge ofVE or CAS, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by CAS and the setup/hold times are referenced to CAS because $\overline{W E}$ goes Low before CAS . In a delayed write or a read-modify-write cycle, $\overline{W E}$ goes Low after CAS ; thus, input data is strobed by $\overline{W E}$ and all setup/hold times are referenced to the write-enable signal.

## DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:
tRAC : from the falling edge of RAS when $t_{R C D}$ (max) is satisfied.
tCAC : from the falling edge of CAS when trCD is greater than trACD (max).
tAA : from column address input when trad is greater than trad (max).
The data remains valid until either CAS returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

## FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 2,048-bits can be accessed and, when multiple MB 814100 s are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

|  |  |  |  |  | Yalu |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | <<< Notes | Symbol | Conditions | Min | Typ | Max | Unit |
| Output high voltage |  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | 2.4 | - | - | V |
| Output low voltage |  | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=4.2 \mathrm{~mA}$ | - | - | 0.4 |  |
| Input leakage current | (any input) | ${ }^{1}$ (L) | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq 5.5 \mathrm{~V} ; \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \text { All other pins } \\ & \text { not under test }=0 \mathrm{~V} \\ & \hline \end{aligned}$ | -10 | - | 10 | $\mu \mathrm{A}$ |
| Output leakage current |  | ${ }^{1} \mathrm{O}(\mathrm{L})$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5.5 \mathrm{~V}$; <br> Data out disabled | -10 | - | 10 |  |
| Operating current (Average Power supply current) | MB814100-80 | $\mathrm{I}_{\mathrm{CC} 1}$ | $\overline{\mathrm{RAS}}$ \& $\overline{\mathrm{CAS}}$ cycling;$\operatorname{tRC}=\min$ | - | - | 75 | mA |
|  | MB814100-10 |  |  |  |  | 65 |  |
|  | MB814100-12 |  |  |  |  | 55 |  |
| Standby current (Power supply current) | TTL level | ${ }^{\text {cce2 }}$ | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{\mathbb{H}}$ | - | - | 2.0 | mA |
|  | CMOS level |  | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}} \geq \mathrm{V}_{\text {cc }}-0.2 \mathrm{~V}$ |  |  | 1.0 |  |
| Refresh current \#1 (Average power supply current) | MB814100-80 | $\mathrm{I}_{\mathrm{CC} 3}$ | $\begin{aligned} & \overline{C A S}=V I H, \text { RAS cycling; } \\ & t_{R C}=\min \end{aligned}$ | - | - | 75 | mA |
|  | MB814100-10 |  |  |  |  | 65 |  |
|  | MB814100-12 |  |  |  |  | 55 |  |
| Fast Page Mode current | MB814100-80 | ${ }^{\text {cc4 }}$ | $\overline{R A S}=$ VIL, CAS cycling; $t_{P C}=\min$ | - | - | 75 | mA |
|  | MB814100-10 |  |  |  |  | 65 |  |
|  | MB814100-12 |  |  |  |  | 55 |  |
| Refresh current \#2 (Average power supply current) | MB814100-80 | $I_{\text {cc5 }}$ | RAS cycling; CAS-before-र्RAS; $t_{\text {RC }}=\min$ |  |  | 75 |  |
|  | MB814100-10 |  |  | - | - | 65 | mA |
|  | MB814100-12 |  |  |  |  | 55 |  |

## AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| No |  | Symbol | MB814100.80. |  | MB814100-10. |  | MB814100-12. |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max: | Min | Max, |  |
| 1 | Time Between Refresh | $t_{\text {REF }}$ | - | 16.4 | - | 16.4 | - | 16.4 | ms |
| 2 | Random Read/Write Cycle Time | $t_{\text {RC }}$ | 155 | - | 180 | - | 210 | - | ns |
| 3 | Read-Modify-Write Cycle Time | $t_{\text {RWC }}$ | 185 | - | 210 | - | 245 | - | ns |
| 4 | Access Time from $\overline{\mathrm{RAS}} \quad 6,9$ | $t_{\text {RAC }}$ | - | 80 | - | 100 | - | 120 | ns |
| 5 | Access Time from $\overline{\mathrm{CAS}} \quad 7 \mathrm{7,9}$ | ${ }^{\text {chac }}$ | - | 25 | - | 30 | - | 35 | ns |
| 6 | Column Address Access Time $\quad 8,9$ | $\mathrm{t}_{\mathrm{AA}}$ | - | 45 | - | 50 | - | 60 | ns |
| 7 | Output Hold Time | ${ }^{\text {t }}$ | 5 | - | 5 | - | 5 | - | ns |
| 8 | Output Buffer Turn On Delay Time | ${ }^{\text {O }}$ | 5 | - | 5 | - | 5 | - | ns |
| 9 | Output Buffer Turn off Delay Time 10 | $t_{\text {OFF }}$ | - | 25 | - | 25 | - | 25 | ns |
| 10 | Transition Time | $\mathrm{t}_{\mathrm{T}}$ | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| 11 | $\overline{\mathrm{RAS}}$ Precharge Time | $t_{\text {RP }}$ | 65 | - | 70 | - | 80 | - | ns |
| 12 | $\overline{\text { RAS }}$ Pulse Width | $\mathrm{t}_{\text {RAS }}$ | 80 | 100000 | 100 | 100000 | 120 | 100000 | ns |
| 13 | $\overline{\text { RAS }}$ Hold Time | $\mathrm{t}_{\text {RSH }}$ | 25 | - | 30 | - | 35 | - | ns |
| 14 | $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Precharge Time | $t_{\text {CRP }}$ | 0 | - | 0 | - | 0 | - | ns |
| 15 | $\overline{\text { RAS }}$ to $\overline{\mathrm{CAS}}$ Delay Time $\quad 11,12$ | $t_{\text {RCD }}$ | 22 | 55 | 25 | 70 | 25 | 85 | ns |
| 16 | $\overline{\text { CAS Pulse Width }}$ | ${ }^{t}$ CAS | 25 | - | 30 | - | 35 | - | ns |
| 17 | $\overline{\text { CAS }}$ Hold Time | ${ }_{\text {t }}^{\text {cSH }}$ | 80 | - | 100 | - | 120 | - | ns |
| 18 |  | ${ }^{\text {chen }}$ | 15 | - | 15 | - | 15 | - | ns |
| 19 | Row Address Set Up Time | $t_{\text {ASR }}$ | 0 | - | 0 | - | 0 | - | ns |
| 20 | Row Address Hold Time | $t_{\text {RAH }}$ | 12 | - | 15 | - | 15 | - | ns |
| 21 | Column Address Set Up Time | ${ }^{\text {t }}$ ASC | 0 | - | 0 | - | 0 | - | ns |
| 22 | Column Address Hold Time | $t_{\text {CAH }}$ | 15 | - | 15 | - | 20 | - | ns |
| 23 | $\overline{\mathrm{RAS}}$ to Column Address Delay Time 13 | $t_{\text {RAD }}$ | 17 | 35 | 20 | 50 | 20 | 60 | ns |
| 24 | Column Address to $\overline{\mathrm{RAS}}$ Lead Time | $\mathrm{t}_{\text {RAL }}$ | 45 | - | 50 | - | 60 | - | ns |
| 25 | Read Command Set Up Time | $t_{\text {RCS }}$ | 0 | - | 0 | - | 0 | - | ns |
| 26 | Read Command Hold Time Referenced to RAS | ${ }^{\text {t }}$ RRH | 0 | - | 0 | - | 0 | - | ns |
| 27 | Read Command Hold Time Referenced to $\overline{\mathrm{CAS}}$ | ${ }^{\text {t }}$ RCH | 0 | - | 0 | - | 0 | - | ns |
| 28 | Write Command Set Up Time 15 | ${ }^{\text {wncs }}$ | 0 | - | 0 | - | 0 | - | ns |
| 29 | Write Command Hold Time | $t_{\text {WCH }}$ | 15 | - | 15 | - | 20 | - | ns |
| 30 | WE Pulse Width | ${ }^{t}{ }_{\text {WP }}$ | 15 | - | 15 | - | 20 | - | ns |
| 31 | Write Command to $\overline{\text { RAS }}$ Lead Time | $t_{\text {RWL }}$ | 25 | - | 25 | - | 30 | - | ns |
| 32 | Write Command to $\overline{\mathrm{CAS}}$ Lead Time | ${ }^{\text {c }}$ CWL | 20 | - | 20 | - | 25 | - | ns |
| 33 | DIN set Up Time | $\mathrm{t}_{\mathrm{DS}}$ | 0 | - | 0 | - | 0 | - | ns |
| 34 | DIN Hold Time | ${ }^{\text {t }}$ D | 15 | - | 15 | - | 20 | - | ns |

## AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| No. |  | Symbot | MB8 14100 \%80\% |  | MB8 $14100-10$ |  | MB814100-12. |  | Unlt |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max, | Min. | Max | Min. | Max: |  |
| 35 | $\overline{\mathrm{RAS}}$ to $\overline{\text { WE }}$ Delay Time 15 | $\mathrm{t}_{\text {RWO }}$ | 80 | - | 100 | - | 120 | - | ns |
| 36 | $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{WE}}$ Delay Time 15 | $t_{\text {cwo }}$ | 25 | - | 30 | - | 35 | - | ns |
| 37 | Column Address to $\bar{W} E$ Delay Time 15 | $t_{\text {AWD }}$ | 45 | - | 50 | - | 60 | - | ns |
| 38 | $\overline{\text { RAS }}$ Precharge time to $\overline{\mathrm{CAS}}$ Active Time (Refresh cycles) | $t_{\text {RPC }}$ | 0 | - | 0 | - | 0 | - | ns |
| 39 | $\overline{\text { CAS }}$ Set Up Time for $\overline{\text { CAS }}$-beforeRAS Refresh | ${ }^{t}$ CSR | 0 | - | 0 | - | 0 | - | ns |
| 40 | $\overline{\mathrm{CAS}}$ Hold Time for $\overline{\mathrm{CAS}}$-before$\overline{\text { RAS Refresh }}$ | ${ }^{\text {t }}$ CHR | 15 | - | 15 | - | 20 | - | ns |
| 41 | $\overline{W E}$ Set Up Time from $\overline{R A S}$ | ${ }^{t}$ WSR | 0 | - | 0 | - | 0 | - | ns |
| 42 | $\overline{\text { WE }}$ Hold Time from $\overline{\text { RAS }}$ | ${ }^{t}$ WHR | 15 | - | 15 | - | 20 | - | ns |
| 51 | Fast Page Mode Read/Write Cycle Time | ${ }^{\text {t }} \mathrm{PC}$ | 55 | - | 60 | - | 70 | - | ns |
| 52 | Fast Page Mode Read-Modify-Write Cycle Time | ${ }^{\text {t PRWC }}$ | 85 | - | 90 | - | 105 | - | ns |
| 53 | Access Time from $\overline{\mathrm{CAS}}$ Precharge $\quad 9,16$ | ${ }^{\text {c CPA }}$ | - | 55 | - | 60 | - | 70 | ns |
| 54 | Fast Page Mode $\overline{\mathrm{CAS}}$ Precharge Time | ${ }^{t} \mathrm{CP}$ | 15 | - | 15 | - | 15 | - | ns |

## Notes:

1. Referenced to VSS
2. lcc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
Icc depends on the number of address change as RAS $=\mathrm{VIL}$ and $\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}$.
ICC1, ICC3 and ICC5 are specified at three time of address change during $\overline{\text { RAS }}=\mathrm{VIL}^{2}$ and $\overline{C A S}=\mathrm{VIH}^{2}$.
ICCA is specified at one time of address change during $\overline{\mathrm{RAS}}=\mathrm{V}_{\text {IL }}$ and $\overline{C A S}=V_{I H}$.
3. An Initial pause (RAS $=\overline{\mathrm{CAS}}=\mathrm{VIH}$ ) of $200 \mu \mathrm{~s}$ is required after power-up followed by any eight $\overline{R A S}$-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight $\overline{C A S}$-before-RAS initialization cycles instead of 8 RAS cycles are required.
4. AC characteristics assume t $\dagger=5 \mathrm{~ns}$.
5. $V_{I H}$ (min) and $V_{I L}$ (max) are reference levels for measuring timing of input signals. Also transition times are measured between $\mathrm{V}_{\mathbb{I H}}(\min )$ and $\mathrm{V}_{\mathbb{I L}}$ (max).
6. Assumes that $t_{R C D} \leq t_{R C D}$ (max), $t_{R A D} \leq t_{R A D}$ (max). If tRCD is greater than the maximum recommended value shown in this table, trac will be increased by the amount that treD exceeds the value shown. Refer to Fig. 2 and 3.
7. If $t_{R C D} \geq t_{R C D}(\max ), t_{R A D} \geq t_{\text {RAD }}(\max )$, and $t_{A S C} \geq t_{A A}-t_{C A C}-$ $t T$, access time is tcac.
8. If $t_{R A D} \geq t_{R A D}$ (max) and $t_{A S C} \leq t_{A A}-t_{C A C}-t_{T}$, access time is $t A A$.
9. Measured with a load equivalent to two TTL loads and 100 pF .
10. toff and toez is specified that output buffer change to high impedance state.
11. Operation within the trCD (max) limit ensures that trac (max) can be met. trCD (max) is specified as a reference point only; if $t_{R C D}$ is greater than the specified tracD (max) limit, access time is controlled exclusively by tcac or taA.
12. $t_{\text {RCD }}(\mathrm{min})=t_{\text {RAH }}(\mathrm{min})+2 t_{T}+t_{A S C}(\min )$.
13. Operation within the traD (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by tcac or taA.
14. Either tRRH or trich must be satisfied for a read cycle.
15. $t$ wCS , $t$ CWD , $t$,RWD and $t_{A W D}$ are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If twcs $>t$ wcs ( min ), the cycle is an early write cycle and Dout pin will maintain high impedance state thoughout the entire cycle. If $t \mathrm{cwD}>\mathrm{t}$ cwD (min), $\mathrm{t}_{\text {RWD }}>\mathrm{t}$ RWD ( min ), and t AWD $>\mathrm{t}$ AWD $(\mathrm{min})$, the cycle is a read modify-write cycle and data from the selected cell will apper at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be exected by satisfying thw , t CWL , and $\mathrm{t}_{\text {RAL }}$ specifications.
16 tCPA is access time from the selection of a new column address (that is caused by changing CAS from " L " to " H "). Therefore, if tcP is long, tcPA is longer than tCPA (max).
16. Assumes that CAS -before- RAS refresh.

Fig. 2-t $\mathbf{t}_{\text {RAC }}$ vs. $\mathbf{t}_{\text {RCD }}$


Fig. 3-t rac vs. trad


## FUNCTIONAL TRUTH TABLE

| OpArallor Mod\% | Clock /nyu. |  |  | Addressslnput |  | Dats |  | Hiefesh, | Nole |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RAS | CAS. | WE | fow | Colum | 1r ${ }^{\text {ra }}$ | Quybut |  |  |
| Standby | H | H | X | - | - | - | High-Z | - |  |
| Read Cycle | L | L | H | Valid | Valid | - | Valid | 0*1 | $t_{\text {RCS }} \geq t_{\text {RCS }}(\mathrm{min})$ |
| Write Cycle (Early Write) | L | L | L | Valid | Valid | Valid | High-Z | O*1 | $t_{\text {wcs }} \geq t_{\text {wcs }}(\mathrm{min})$ |
| Read-Modify-Write Cycle | L | L | $H \rightarrow L$ | Valid | Valid | $\underset{\text { Valid }}{X}$ | Valid | 0 *1 | $t_{\text {CWD }} \geq t_{\text {cWD }}(\mathrm{min})$ |
| $\overline{R A S}$-only Refresh Cycle | L | H | X | Valid | - | - | High-Z | 0 |  |
| $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ Refresh Cycle | L | L | H | - | - | - | High-Z | 0 | $t_{\text {CsR }} \geq t_{\text {CSR }}(\mathrm{min})$ |
| Hidden Refresh Cycle | $\mathrm{H} \rightarrow \mathrm{L}$ | L | H | - | - | - | Valid | 0 | Previous data is kept |

## Notes:

X: "H" or "L"
*1: It is impossible in Fast Page Mode.

Fig. 4 - READ CYCLE


## DESCRIPTION

The read cycle is executed by keeping both $\overline{R A S}$ and $\overline{C A S}$ " $L$ " and keeping $\overline{W E}$ " $H$ " throughout the cycle. Therow and column addresses are latched with $\overline{R A S}$ and $\overline{C A S}$, respectively. The data output remains valid with $\overline{C A S}$ " $L$ ", ie., if $\overline{C A S}$ goes " $H$ ", the data becomes invalid after tOH is satisfied. The access time is determined by $\overline{\operatorname{RAS}}$ (tRAC), $\overline{C A S}$ (tCAC), or Column address input (tAA). If tRCD ( $\overline{R A S}$ to $\overline{C A S}$ delay time) is greater than the specification, the access time is tAA.

Fig. 5 - WRITE CYCLE ( Early Write )

"H" or "L"

## DESCRIPTION

The write cycle is executed by the same manner as read cycle except for the state of $\overline{W E}$ and DIN pins. The data on DIN pinisatched with the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{W E}$ and written into memory. In addition, during write cycle, tRWL and tRAL must be satisfied with the specifications.

Fig. 6 - READ WRITE/READ-MODIFY-WRITE CYCLE


## DESCRIPTION

The read-modify-write cycle is executed by changing WE from " H " to "L" after the data appears on the DOUT pin. After the current data is read out, modified data can be rewritten into the same address quickly.

Fig. 7 - FAST PAGE MODE READ CYCLE


## DESCRIPTION

The fast page mode read cycle is executed after normal cycle with holding $\overline{\mathrm{RAS}}$ " L ", applying column address and $\overline{\mathrm{CAS}}$, and keeping $\overline{\mathrm{WE}}$ " $H$ ". Once an address is selected normally using the $\overline{\mathrm{RAS}}$ and CAS, other addresses in the same row can be selected by only changing the column address and applying the CAS. During fast page mode, the access time is ICAC, tAA, or ICPA, whichever occurs later.
Any of the 2048 bits belonging to each row can be accessed.

Fig. 8 - FAST PAGE MODE WRITE CYCLE ( Early Write )


Dout $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}- \\ & \mathrm{V}_{\mathrm{OL}}-\end{aligned}$ HIGH-Z

## DESCRIPTION

The fast page mode write cycle is executed by the same manner as fast page mode read cycle except for the state of $\overline{W E}$.
The data on DIN pin is latched with the falling edge of CAS and written into the memory. During fast page mode write cycle, tCWL must be satisfied. Any of the 2048 bits belonging to each row can be accessed.

Fig. 9 - FAST PAGE MODE READ-MODIFY-WRITE CYCLE



FIg. 11 - $\overline{\text { CAS-BEFORE- }} \overline{\text { RAS }}$ REFRESH (A0 to A10, DIN $=$ "H" or "L")


## DESCRIPTION

The $\overline{C A S}$-before- $\overline{\mathrm{RAS}}$ refresh is executed by bringing $\overline{\mathrm{CAS}}$ " L " before $\overline{\mathrm{RAS}}$. By this timing combination, the MB814100 executes $\overline{\text { CAS-before-RAS refresh. The row address input is not necessary because it is generated internally. }}$
$\overline{W E}$ must be held " $H$ " for the specified set up time (tWSR) before $\overline{R A S}$ goes " $L$ " in order not to enter "test mode" to be specified later.


## PACKAGE DIMENSIONS

(Suffix : -P)


2
(C) 1988 FUIITSU LIMITED D18015S-4C

Dimensions in
inches (millimeters)

## PACKAGE DIMENSIONS (Continued)

## (Suffix:-PJN)



## PACKAGE DIMENSIONS (Continued)

(Suffix: -PJ)


## PACKAGE DIMENSIONS (Continued)

(Suffix :-PSZ)


## MB814400-80/-10/-12

## CMOS 4,194,304 BIT FAST PAGE MODE DYNAMIC RAM

## CMOS 1,048,576 x 4 BIT Fast Page Mode Dynamic RAM

The Fujitsu MB814400 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 4-bit increments. The MB814400 features a "fast page" mode of operation whereby high-speed random access of up to 1,024-bits of datawithin the same row can be selected. The MB814400 DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814400 is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814400 is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitormemory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814400 are not critical and all inputs are TTL compatible.

## PRODUCT LINE \& FEATURES

| Parameter | M8844400.80 | MB814400 10 | MB8 44000.12 |
| :---: | :---: | :---: | :---: |
| $\widehat{\mathrm{RAS}}$ Access Time | 80ns max. | 100ns max. | $120 n s$ max. |
| Randam Cycle Time | 155 ns min. | $180 \mathrm{~ns} \mathrm{min}$. | 210 ns min . |
| Address Access Time | 45ns max. | 50 ns max. | 60 ns max. |
| $\overline{\mathrm{CAS}}$ Access Time | 25ns max. | 30ns max. | 35ns max. |
| Fast Page Mode Cycle Time | 55ns min. | 60 ns min . | 70ns min. |
| Low Power Dissipation | 413 mW max. | 358 mW max. | 303 mW max. |
| - Standby current | 11 mW max. (TTL level) / 5.5mW max. (CMOS level) |  |  |

- 1,048,576 words $\times 4$ bit organization
- Silicon gate, CMOS, 3D-Stacked

Capacitor Cell

- All input and output are TTL compatible
- 1024 refresh cycles every 16.4 ms


## performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

|  | Symbor | Valuo | Unls |
| :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage of $\mathrm{V}_{\text {cc }}$ supply relative to VSS | $V_{\text {cc }}$ | -1 to +7 | V |
| Power Dissipation | PD | 1.0 | W |
| Short Circuit Output Current | - | 50 | mA |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are
exceeded. Functional operation should be restricted to the conditions as detailed in the
NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are
exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- Early write or $\overline{\mathrm{OE}}$ controlled write capability
- $\overline{R A S}$ only, $\overline{\text { CAS }}$-before- $\overline{\text { RAS, }}$ or Hidden

Refresh

- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high


This device contains circuitry to protect the inputs against damage due to high stat normal precautions be taken to avoid application of any voltage higher than maximum rated avoid application of any voltage higher th
voltages to this high impedance circuit.

[^19]Fig. 1 - MB814400 DYNAMIC RAM - BLOCK DIAGRAM


CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ )

| parameter | Symbol | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input Capacitance, A0 to A9 | $\mathrm{C}_{\mathrm{IN} 1}$ | - | 5 | pF |
| Input Capacitance, $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}, \overline{\mathrm{OE}}$ | $\mathrm{C}_{\text {IN2 }}$ | - | 5 | pF |
| Input/Output Capacitance, DQ1 to DQ4 | $C_{\text {DO }}$ | - | 6 | pF |

## PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

| Parameter | Notes | Syinbol | Min\% | TYP | Max | Unit | Ambient Operating Temp |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5.0 | 5.5 | V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  |  | $\mathrm{V}_{\text {SS }}$ | 0 | 0 | 0 |  |  |
| Input High Voltage, all inputs | 1 | VIH | 2.4 | - | 6.5 | V |  |
| Input Low Voltage, all inputs | 1 | VIL | -2.0 | - | 0.8 | V |  |
| Input Low Voltage, DQ( ${ }^{\text {\% }}$ ) | 1 | VILD | -1.0 | - | 0.8 | V |  |

[^20]
## FUNCTIONAL OPERATION

## ADDRESS INPUTS

Twenty input bits are required to decode any four of $4,194,304$ cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, ten row address bits are input on pins A0-through-A9 and latched with the row address strobe (RAS ) then, ten column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge ofCAS and RAS, respectively. The address latches are of the flow-through type; thus, address information appearing after $\operatorname{tRAH}(\min )+t_{T}$ is automatically treated as the column address.

## WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{W E}$. When $\overline{W E}$ is active Low, a write cycle is initiated; when $\overline{W E}$ is High, a read cycle is selected. During the read mode, input data is ignored.

## DATA INPUT

Input data is written into memory in either of three basic ways-an early write cycle, an $\overline{O E}$ (delayed) write cycle, and a read-modify-write cycle. The falling edge of $\overline{W E}$ or CAS, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by $\overline{C A S}$ and the setup/hold times arereferenced to $\overline{C A S}$ because $\overline{W E}$ goes Low before $\overline{C A S}$. In a delayed write or a read-modify-write cycle, $\bar{W} E$ goes Low after $\overline{C A S}$; thus, input data is strobed by $\overline{W E}$ and all setup/hold times are referenced to the write-enable signal.

## DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output bufiers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:
tRAC : from the falling edge of RAS when $t_{R C D}(\max )$ is satisfied.
ICAC : from the falling edge of CAS when $t_{R C D}$ is greater than trCD (max).
tAA : from column address input when trAD is greater than traD (max).
tOEA : from the falling edge of $\overline{O E}$ when $\overline{O E}$ is brought Low after trac, tcAC, or taA
The data remains valid until either $\overline{C A S}$ or $\overline{O E}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

## FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For eachfast page of memory, any of 1,024-bits can be accessed and, when multiple MB 814400s are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

## DC CHARACTERISTICS

(Recommended operating condlitions unless otherwise noted) Notes 3

|  |  | Sylnbol | Condthons | Yalues |  |  | Unl\% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Hina |  | TYP | Max |  |
| Output high voltage |  |  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | 2.4 | - | - | V |
| Output low voltage |  | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=4.2 \mathrm{~mA}$ | - | - | 0.4 |  |  |
| Input leakage current (any input) |  | $I^{\prime}(\mathrm{L})$ | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq 5.5 \mathrm{~V} ; \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \text { All other pins } \\ & \text { not under test }=0 \mathrm{~V} \\ & \hline \end{aligned}$ | -10 | - | 10 | $\mu \mathrm{A}$ |  |
| Output leakage current |  | $I_{\text {Da(L) }}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5.5 \mathrm{~V}$; Data out disabled | -10 | - | 10 |  |  |
| Operating current (Average Power supply current) | MB814400-80 | ${ }^{\prime} \mathrm{CCO}$ | $\overline{\text { RAS }} \& \overline{\mathrm{CAS}}$ cycling;$t_{\text {RC }}=\min$ | - | - | 75 | mA |  |
|  | MB814400-10 |  |  |  |  | 65 |  |  |
|  | MB814400-12 |  |  |  |  | 55 |  |  |
| Standby current (Power supply current) | TTL level | ${ }^{\text {cce2 }}$ | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$ | - | - | 2.0 | mA |  |
|  | CMOS level |  | $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}} \geq \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}$ |  |  | 1.0 |  |  |
| Refresh current \#1 <br> (Average power sup- <br> ply current) $\square$ <br> 2 | MB814400-80 | $\mathrm{I}_{\mathrm{cc} 3}$ | $\begin{aligned} & \overline{C A S}=V_{I H}, \text { RAS cycling; } \\ & t_{R C}=\min \end{aligned}$ | - | - | 75 | mA |  |
|  | MB814400-10 |  |  |  |  | 65 |  |  |
|  | MB814400-12 |  |  |  |  | 55 |  |  |
| Fast Page Mode current | MB814400-80 | $I_{\text {cca }}$ | $\overline{\mathrm{RAS}}=\mathrm{VIL}, \overline{C A S}$ cycling;$t P C=\min$ | - | - | 75 | mA |  |
|  | MB814400-10 |  |  |  |  | 65 |  |  |
|  | MB814400-12 |  |  |  |  | 55 |  |  |
| Refresh current \#2 (Average power supply current) | MB814400-80 | ${ }^{\text {cc5 }}$ | $\overline{\text { RAS cycling; }}$ <br> CAS-before-सAS; $\mathrm{t}_{\mathrm{Rc}}=\min$ |  |  | 75 |  |  |
|  | MB814400-10 |  |  | - | - | 65 | mA |  |
|  | MB814400-12 |  |  |  |  | 55 |  |  |

## AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| No: | Paramela <br> Notes | Syinbol | M88 4400 \% 80 \% |  | MB884400-10 |  |  |  | Unf\% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max: | Min. | 部这: | Min | Max. |  |
| 1 | Time Between Refresh | $\mathrm{t}_{\text {REF }}$ | - | 16.4 | - | 16.4 | - | 16.4 | ms |
| 2 | Random Read/Write Cycle Time | $\mathrm{t}_{\mathrm{RC}}$ | 155 | - | 180 | - | 210 | - | ns |
| 3 | Read-Modify-Write Cycle Time | $t_{\text {RWC }}$ | 220 | - | 245 | - | 280 | - | ns |
| 4 | Access Time from $\overline{\mathrm{RAS}} \quad 6,9$ | $t_{\text {RAC }}$ | - | 80 | - | 100 | - | 120 | ns |
| 5 | Access Time from $\overline{\text { CAS }} \quad 77,9$ | ${ }^{\text {t }}$ CAC, | - | 25 | - | 30 | - | 35 | ns |
| 6 | Column Address Access Time $\quad 8,9$ | $t_{\text {AA }}$ | - | 45 | - | 50 | - | 60 | ns |
| 7 | Output Hold Time | ${ }^{\text {t }} \mathrm{OH}$ | 5 | - | 5 | - | 5 | - | ns |
| 8 | Output Buffer Turn On Delay Time | $\mathrm{t}_{\mathrm{ON}}$ | 5 | - | 5 | - | 5 | - | ns |
| 9 | Output Buffer Turn off Delay Time 10 | $t_{\text {OFF }}$ | - | 25 | - | 25 | - | 25 | ns |
| 10 | Transition Time | $\mathrm{t}_{\mathrm{T}}$ | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| 11 | $\overline{\text { RAS Precharge Time }}$ | $t_{\text {RP }}$ | 65 | - | 70 | - | 80 | - | ns |
| 12 | $\overrightarrow{R A S}$ Pulse Width | $\mathrm{t}_{\text {RAS }}$ | 80 | 100000 | 100 | 100000 | 120 | 100000 | ns |
| 13 | $\overline{\text { RAS }}$ Hold Time | $t_{\text {RSH }}$ | 25 | - | 30 | - | 35 | - | ns |
| 14 | $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Precharge Time | $t_{\text {CRP }}$ | 0 | - | 0 | - | 0 | - | ns |
| 15 | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delay Time $\quad 11$ | $t_{\text {RCD }}$ | 22 | 55 | 25 | 70 | 25 | 85 | ns |
| 16 | $\overline{\text { CAS }}$ Pulse Width | $\mathrm{t}_{\text {CAS }}$ | 25 | - | 30 | - | 35 | - | ns |
| 17 | $\overline{\text { CAS }}$ Hold Time | ${ }^{\text {c }}$ CSH | 80 | - | 100 | - | 120 | - | ns |
| 18 | $\overline{\text { CAS }}$ Precharge Time (Normal) 19 | ${ }^{\text {CPPN }}$ | 15 | - | 15 | - | 15 | - | ns |
| 19 | Row Address Set Up Time | $t_{\text {ASR }}$ | 0 | - | 0 | - | 0 | - | ns |
| 20 | Row Address Hold Time | $t_{\text {RAH }}$ | 12 | - | 15 | - | 15 | - | ns |
| 21 | Column Address Set Up Time | ${ }^{\text {t }}$ ASC | 0 | - | 0 | - | 0 | - | ns |
| 22 | Column Address Hold Time | ${ }^{t}{ }_{\text {CAH }}$ | 15 | - | 15 | - | 20 | - | ns |
| 23 | $\overline{\mathrm{RAS}}$ to Column Address Delay Time 13 | $t_{\text {RAD }}$ | 17 | 35 | 20 | 50 | 20 | 60 | ns |
| 24 | Column Address to $\overline{\text { RAS }}$ Lead Time | $\mathrm{t}_{\text {RAL }}$ | 45 | - | 50 | - | 60 | - | ns |
| 25 | Read Command Set Up Time | $t_{\text {RCS }}$ | 0 | - | 0 | - | 0 | - | ns |
| 26 | Read Command Hold Time Referenced to $\overline{R A S}$ | $t_{\text {RRH }}$ | 0 | - | 0 | - | 0 | - | ns |
| 27 | Read Command Hold Time Referenced to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\mathrm{RCH}}$ | 0 | - | 0 | - | 0 | - | ns |
| 28 | Write Command Set Up Time $\quad 15$ | ${ }^{\text {w }}$ WCS | 0 | - | 0 | - | 0 | - | ns |
| 29 | Write Command Hold Time | ${ }^{\text {W }}$ WCH | 15 | - | 15 | - | 20 | - | ns |
| 30 | WE Pulse Width | $t_{\text {wp }}$ | 15 | - | 15 | - | 20 | - | ns |
| 31 | Write Command to $\overline{\text { RAS }}$ Lead Time | $t_{\text {RWL }}$ | 25 | - | 25 | - | 30 | - | ns |
| 32 | Write Command to $\overline{\mathrm{CAS}}$ Lead Time | ${ }^{\text {c }}$ CWL | 20 | - | 20 | - | 25 | - | ns |
| 33 | DIN set Up Time | ${ }^{\text {DS }}$ | 0 | - | 0 | - | 0 | - | ns |
| 34 | DIN Hold Time | ${ }^{\text {t }}$ H | 15 | - | 15 | - | 20 | - | ns |

## AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| No, |  | Symbol | ME814400-80. |  | MB814400-10 |  | MB814400-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max | Min. | Max | Min. | Max. |  |
| 35 | $\overline{\text { RAS }}$ Precharge time to $\overline{\mathrm{CAS}}$ Active Time (Refresh cycles) | ${ }^{\text {t }}$ RPC | 0 | - | 0 | - | 0 | - | ns |
| 36 | $\overline{\mathrm{CAS}}$ Set Up Time for $\overline{\mathrm{CAS}}$-before$\overline{\text { RAS }}$ Refresh | ${ }^{t} \mathrm{CSR}$ | 0 | - | 0 | - | 0 | - | ns |
| 37 | $\overline{\mathrm{CAS}}$ Hold Time for $\overline{\mathrm{CAS}}$-beforeRAS Refresh | ${ }^{\text {t }} \mathrm{CHR}$ | 15 | - | 15 | - | 20 | - | ns |
| 38 |  | ${ }^{\text {t }}$ WSA | 0 | - | 0 | - | 0 | - | ns |
| 39 | $\overline{\text { WE }}$ Hold Time from $\overline{\text { RAS }}$ | $\mathrm{t}_{\text {WHR }}$ | 15 | - | 15 | - | 20 | - | ns |
| 40 | Access Time from $\overline{\mathrm{OE}}$ 9 | ${ }^{\text {t OEA }}$ | - | 22 | - | 25 | - | 30 | ns |
| 41 | Output Buffer Turn Off Delay from OE | ${ }^{\text {t }}$ OEZ | - | 25 | - | 25 | - | 25 | ns |
| 42 | $\overline{O E}$ to $\overline{R A S}$ Lead Time for Valid Data | ${ }^{\text {t OEL }}$ | 10 | - | 10 | - | 10 | - | ns |
| 43 | $\overline{\mathrm{OE}}$ Hold Time Referenced to $\overline{\mathrm{WE}} \quad 16$ | ${ }^{\text {t OEH }}$ | 0 | - | 0 | - | 0 | - | ns |
| 44 | $\overline{O E}$ to Data In Delay Time | ${ }^{\text {t oed }}$ | 25 | - | 25 | - | 25 | - | ns |
| 45 | DIN to $\overline{C A S}$ Delay Time 17 | $t \mathrm{DzC}$ | 0 | - | 0 | - | 0 | - | ns |
| 46 | DIN to $\overline{\text { OE Delay Time }} 17$ | ${ }^{\text {t }}$ Dzo | 0 | - | 0 | - | 0 | - | ns |
| 50 | Fast Page Mode Read/Write Cycle Time | ${ }^{\text {t }} \mathrm{PC}$ | 55 | - | 60 | - | 70 | - | ns |
| 51 | Fast Page Mode Read-Modify-Write Cycle Time | ${ }^{\text {t PRWC }}$ | 120 | - | 125 | - | 140 | - | ns |
| 52 | Access Time from $\overline{\mathrm{CAS}}$ Precharge 9,18 | ${ }^{\text {t }}$ CPA | - | 55 | - | 60 | - | 70 | ns |
| 53 | Fast Page Mode $\overline{\mathrm{CAS}}$ Precharge Time | ${ }^{\text {c }} \mathrm{CP}$ | 15 | - | 15 | - | 15 | - | ns |

Notes:

1. Referenced to VSS.
2. ICC depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
ICC depends on the number of address change as $\overline{\mathrm{RAS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{C A S}=\mathrm{VIH}^{2}, \mathrm{VIL}>-0.5 \mathrm{~V}$.
ICC1, ICC3 and ICC5 are specified at three time of address change during $\overline{\mathrm{RAS}}=\mathrm{VIL}^{2}$ and $\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}$.
Icc4 is specified at one time of address change during $\overline{\text { RAS }}=\mathrm{V}_{\text {IL }}$ and $\overline{C A S}=\mathrm{VIH}$.
3. An Initial pause ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{VIH}$ ) of $200 \mu$ s is required after power-up followed by any eight $\overline{R A S}$-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
4. $A C$ characteristics assume tr $=5 \mathrm{~ns}$.
5. $\mathrm{V}_{\mathrm{IH}}$ ( $\min$ ) and $\mathrm{V}_{\mathrm{IL}}$ (max) are reference levels for measuring timing of input signals. Also transition times are measured between $V_{I H}$ (min) and $V_{I L}$ (max).
 greater than the maximum recommended value shown in this table, trac will be increased by the amount that tracD exceeds the value shown. Refer to Fig. 2 and 3.
6. If $t_{R C D} \geq t_{\text {RCD }}(\max ), t_{\text {RAD }} \geq t_{\text {RAD }}(\max )$, and $t_{A S C} \geq t_{A A}-t_{C A C}-$ $t_{T}$, access time is tcac.
7. If $t_{R A D} \geq t_{R A D}(\max )$ and $t_{A S C} \leq t_{A A}-t_{C A C}-t_{T}$, access time is $t \mathrm{AA}$.
8. Measured with a load equivalent to two TTL loads and 100 pF .
9. toff and toez is specified that output buffer change to high impedance state.
10. Operation within the trCD (max) limit ensures that trac (max) can be met. $t_{R C D}$ (max) is specified as a reference point only; if $\operatorname{tRCD}$ is greater than the specified tRCD (max) limit, access time is controlled exclusively by tcac or $t_{A A}$.
11. $t_{\text {RCD }}(\min )=t_{\text {RAH }}(\min )+2 t_{T}+t_{A S C}(\min )$.
12. Operation within the tRAD (max) limit ensures that traC (max) can be met. trad (max) is specified as a reference point only; if traD is greater than the specified traD (max) limit, access time is controlled exclusively by tcac or taA.
13. Either $t_{R R H}$ or trch must be satisfied for a read cycle.
14. twCS is specified as a reference point only. If twcs $\geq$ twCs (min) the data output pin will remain High-Z state through entire cycle.
15. Assumes that twcs <twcs (min).
16. Either tozc or tozo must be satisfied.
17. tcPA is access time from the selection of a new column address (that is caused by changing CAS from " L " to " H "). Therefore, if tcP is long, tcPA is longer than tCPA (max).
18. Assuemes that $\overline{C A S}$-before-RAS refresh.

Fig. 2 - $t_{\text {RAC }}$ vs. $t_{R C D}$
Fig. 3 - traC $_{\text {R }}$ vs. $t_{\text {RAD }}$


## FUNCTIONAL TRUTH TABLE

| Operation Moder | Clock Input, |  |  |  | Address, |  | Input Data, |  | Hefresh. | Noter |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RAS | CAS | WE: | OE. | How. | Column | Input | Outous |  |  |
| Standby | H | H | X | $X$ | - | - | - | High-Z | - |  |
| Read Cycle | L | L | H | L | Valid | Valid | - | Valid | 0 * | $t_{\text {RCS }} \geq$ tras ( min ) |
| Write Cycle (Early Write) | L | L | L | X | Valid | Valid | Valid | High-Z | 0 * | twCs $\geq$ twcs (min) |
| Read-ModifyWrite Cycle | L | L | $\mathrm{H} \rightarrow \mathrm{L}$ | $\mathrm{L} \rightarrow \mathrm{H}$ | Valid | Valid | Valid | Valid | 0 * |  |
| RAS-only Refresh Cycle | L | H | X | X | Valid | - | - | High-Z | 0 |  |
| CAS-beforeRAS Refresh Cycle | L | L | H | X | - | - | - | High-Z | 0 | tCSR $\geq$ TWCSR (min) |
| Hidden Refresh Cycle | $\mathrm{H} \rightarrow \mathrm{L}$ | L | H | L | - | - | - | Valid | 0 | Previous data is kept. |
| $X$; "H" or "L" <br> *; It is impossible in Fast Page Mode |  |  |  |  |  |  |  |  |  |  |

Fig. 4 - READ CYCLE


To implement a read operation, a valid address is latched in by the $\overline{R A S}$ and $\overline{C A S}$ address strobes and, with $\overline{W E}$ set to a High level and $\overline{\mathrm{OE}}$ set to a Low level, the output is valid once the memory access time has elapsed. The access time is determined by RAS ( RAC), $\overline{C A S}$ ( ${ }^{\prime}$ CAC ), $\overline{O E}$, ( ${ }^{\prime}$ OEA ) or column addresses ( $t A A$ ) under the following conditions:

$$
\text { - If } t^{\mathrm{R} C D}>\mathrm{t}_{\mathrm{RCD}} \text { (max), access time }=\mathrm{t} \text { CAC. }
$$

- If ${ }^{t}$ RAD $>{ }^{t}$ RAD (max), access time $=t^{t} A A$.
- If $O E$ is brought Low after ${ }^{t}$ RAC, $t^{t} C A C$, or $t ~ A A ~(w h i c h ~ e v e r ~ o c c u r s ~ l a t e r), ~ a c c e s s ~ t i m e ~=~ t ~ O E A . ~$

However, if either $\overline{\mathrm{CAS}}$ or $\overline{\mathrm{OE}}$ goes High, the output returns to a high-impedance state after ${ }^{\mathrm{t}} \mathrm{OH}$ is satisfied.

Fig. 5 - EARLY WRITE CYCLE ( $\overline{O E}=$ " $H$ " or "L")


## DESCRIPTION

A write cycle is similar to a read cycle except $\overline{\mathrm{WE}}$ is set to a Low state and $\overline{\mathrm{OE}}$ is a "H" or "L" signal. A write cycle can be implemented in either of three ways - early write, $\overline{\mathrm{OE}}$ write (delayed write), or read-modify-write. During all write cycles, timing parameters t RWL, ${ }^{t}$ CWL and ${ }^{\mathrm{t}}$ RAL must be satisfied. In the early wite cycle shown above ${ }^{\mathrm{t}}$ WCS satisfied, data on the DA pins is latched with the falling edge of $\overline{C A S}$ and written into memory.

Fig. $6-\overline{O E}$ (DELAYED WRITE CYCLE)


In the $\overline{O E}$ (delayed write) cycle, ${ }^{t}$ wCS is not satisfied; thus, the data on the DO pins is latched with the falling edge of $\overline{W E}$ and writen into memory. The Output Enable ( $\overline{O E}$ ) signal must be changed from Low to High before $\bar{W} E$ goes Low ( t OED $+\mathrm{t}_{\mathrm{T}}+\mathrm{t}_{\mathrm{DS}}$ ).


FIg. 8 - FAST PAGE MODE READ CYCLE


Fig. 9 - FAST PAGE MODE WRITE CYCLE ( $\overline{O E}=$ "H" or "L")


## DESCRIPTION

The fast page mode write cycie is executed in the same manner as the fast page mode read cycle except the states of $\overline{\mathrm{WE}}$ and $\overline{\mathrm{OE}}$ are reversed. Data appearing on the DQ pins is latched on the falling edge of $\overline{\mathrm{CAS}}$ and written into memory. During the fast page mode write cycle, including the delayed ( $\overline{\mathrm{OE}}$ ) write and read-modify-write cycles, ${ }^{\mathrm{t}} \mathrm{CWL}$. must be satisfied.

Fig. 10 - FAST PAGE MODE $\overline{O E}$ WRITE CYCLE


The fast page mode $\overline{\mathrm{OE}}$ (delayed) write cycle is executed in the same manner as the fast page mode write cycle except for the states of
$\overline{W E}$ and $\overline{O E}$. Input data on the DQ pins are latched on the falling edge of $\overline{W E}$ and written into memory. In the fast page mode delayed write cycie,
$\overline{O E}$ must be changed from Low to High before $\overline{W E}$ goes Low ( $t_{O E D ~}+{ }^{t} T+{ }^{t} D S$ )

Fig. 11 - FAST PAGE MODE READ-MODIFY-WRITE CYCLE

description
During fast page mode of operation, the read-modify-write cycle can be executed by switching $\overline{W E}$ from High to Low after input date appears at the DQ pins during a normal cycle.


Fig. 13 - $\overline{\text { CAS-BEFORE-RAS }}$ REFRESH (ADDRESSES $=\overline{O E}=$ " $H$ " or " $L$ ")


## DESCRIPTION


$\overline{\mathrm{CA}}$-before- $\overline{\mathrm{HAS}}$ refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\mathrm{CAS}}$ is held Low for the specified setup time ( $t$ CSR ) before $\overline{\text { RAS }}$ goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next
CAS -before-RAS refresh operation.
$\overline{\text { WE }}$ must be held High for the specified set up time (IWSR) before RAS goes Low in order not to enter "test mode" to be specified later.

Fig. 14 - HIDDEN REFRESH CYCLE


## PACKAGE DIMENSIONS

(Suffix :-P)

## 20-LEAD PLASTIC DUAL IN-LINE PACKAGE <br> (Case No. : DIP-20P-M03)



(C) 1988 FUJITSU LIMITED D20011S-1C

## PACKAGE DIMENSIONS (Continued)

(Suffix:-PJN)


## PACKAGE DIMENSIONS (Continued)

## (Suffix : -PJ)

## 26-LEAD PLASTIC LEADED CHIP CARRIER <br> (Case No. : LCC-26P-M03)


© 1988 FUUITSU LIMITED C26053S-1C

* Remaining Resin . 006 (0.15) MAX

Dimensions in inches (millimeters).

## PACKAGE DIMENSIONS (Continued)

## (Suffix : -PSZ)

## 20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE (Case No. : ZIP-20P-M02)



LEAD No.


## Section 3

## Application Specific DRAMs - At a Glance

| Page | Device | Maximum Access Time (ns) | Capacity | Package Options |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3-3 | $\begin{array}{r} \text { MB81461-12 } \\ -15 \end{array}$ | $\begin{aligned} & 120 \\ & 150 \end{aligned}$ | $\begin{array}{ll} \hline \text { DRAM: } & 262144 \text { bits } \\ & (65536 \mathrm{w} \times 4 \mathrm{~b}) \\ \text { SAM: } & 1016 \text { bits } \\ & (256 \mathrm{w} \times 4 \mathrm{~b}) \end{array}$ | 24-pin | Plastic DIP, ZIP |
| 3-35 | $\begin{array}{r} \text { MB81461B-12 } \\ -15 \end{array}$ | $\begin{aligned} & 120 \\ & 150 \end{aligned}$ | DRAM: 262144 bits (65536w x 4b) <br> SAM: 1016 bits <br> ( $256 \mathrm{w} \times 4 \mathrm{~b}$ ) | 24-pin | Plastic DIP, ZIP |
| 3-67 | $\begin{array}{r} \text { MB81C4251-10 } \\ -12 \\ -15 \end{array}$ | $\begin{aligned} & 100 \\ & 120 \\ & 150 \end{aligned}$ | DRAM: 1048576 bits (262144w $\times 4 b$ ) <br> SAM: 2048 bits (512w $\times 4$ b) | $\begin{aligned} & 28 \text {-pin } \\ & 28 \text {-pin } \end{aligned}$ | Plastic DIP, ZIP Plastic LCC |
| 3-69 | $\begin{array}{r} \text { MB81C4253-10 } \\ -12 \\ -15 \end{array}$ | $\begin{aligned} & 100 \\ & 120 \\ & 150 \end{aligned}$ | $\begin{array}{ll} \text { DRAM: } & 1048576 \text { bits } \\ & (262144 w \times 4 b) \\ \text { SAM: } & 2048 \text { bits } \\ & (512 w \times 4 b) \end{array}$ | $\begin{aligned} & 28 \text {-pin } \\ & 28-\mathrm{pin} \end{aligned}$ | Plastic DIP, ZIP Plastic LCC |
| 3-71 | MB81C1501 | 25 | Read: 2350080 bits <br>  $(293760 \mathrm{w} \times 4 \mathrm{~b} \times 2)$ <br> Write: 1175040 bits <br>  $(293760 \mathrm{w} \times 4 \mathrm{~b} \times 1)$ | 38-pin | Plastic FPT |

## 262,144 BIT DUAL PORT DRAM

The Fujitsu MB 81461 is a fully decoded dual port NMOS dynamic random access memory organized as 65,536 words by 4 bits dynamic RAM port and 256 words by 4 bits serial access memory (SAM) port.
The DRAM port is identical to the Fujitsu MB 81464 with four bits parallel random access $1 / O$ while the SAM port is designed as four 256 bit registers each operating as a serial I/O. The four serial registers operate in parallel with each other during SAM port operation. Internal interconnects give the device the capability to transfer data bi-directionally between the DRAM memory array and the SAM data registers.
The MB 81461 offers complementely asynchronous access of both the DRAM and SAM ports except when data is transfered between them internally.
The design is optimized for high speed and performance which makes the MB 81461 the most efficient solution for implementing the frame buffer of a bit mapped video display system. Multiplexed row and column address inputs permit the MB 81461 to be housed in a 400 mil wide 24 pin DIP and ZIP. Pin outs conformed to the JEDEC approved pin out.
The MB 81461 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple Layer Polysilicon process technology. This process coupled with single transistor memory storage cells permits maximum circuit density and minimum chip size. All inputs and outputs are TTL compatible.

- Dual port organization
- Power Dissipation $64 \mathrm{~K} \times 4$ Dynamic RAM port (DRAM)
$256 \times 4$ Serial Access Memory port (SAM)
- 24 pin DIP and ZIP package
- Silicon-gate, Triple Poly NMOS, single transistor cell
- DRAM Port

Access Time ( $t_{\text {RAC }}$ ),
120ns max. (MB 81461-12)
150ns max. (MB 81461-15)
Cycle Time ( $\mathrm{t}_{\mathrm{RC}}$ ), 230ns min. (MB 81461-12) 260ns min. (MB 81461-15)

- SAM Port

Access Time ( $\mathrm{t}_{\mathrm{SAC}}$ ),
40 ns max. (MB 81461-12)
60 ns max. (MB 81461-15)
Cycle Time ( $\mathrm{t}_{\mathrm{sc}}$ ),
40ns min. (MB 81461-12)
60ns min. (MB 81461-15)

- Single +5 V power supply, $\pm 10 \%$ tolerance

DRAM; Act/SAM; Stby 523 mW max. (MB 81461-12) 468mW max. (MB 81461-15) DRAM; Stby/SAM; Act 275 mW max. (MB 81461-12) 220 mW max. (MB 81461-15) DRAM; Stby/SAM; Stby 110 mW max.

- Bi-directional Data Transfer between DRAM and SAM
- Fast serial access asynchronous to DRAM except transfer operation
- Real Time Read Transfer Capability
- Page Mode capability
- Bit Masked Write Mode capability
- 256 refresh cycles every 4 ms
- $\overline{\mathrm{RAS}}$-only, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ and Hidden refresh capability
- Delayed write and Read-ModifyWrite capability
- Standard 24 pin plastic DIP (Suffix; -P)
- Standard 24 pin plastic ZIP (Suffix; -PSZ)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Voltage on any pin <br> relative to $V_{S S}$ | $V_{1 N}, V_{\text {OUT }}$ | -1 to +7 | V |
| Voltage on $V_{C C}$ <br> relative to $V_{S S}$ | $\mathrm{~V}_{\mathrm{CC}}$ | -1 to +7 | V |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | 1.0 | W |
| Short Circuit <br> output current | - | 50 | mA |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

July 1987
Edition 3.0


[^21]Fig. 1 - BLOCK DIAGRAM OF MB 81461 and PIN DESCRIPTION
Block Diagram


Pin Description

| Pin Number |  | Symbol | Parameter | Mode |
| :---: | :---: | :---: | :---: | :---: |
| DIP | ZIP |  |  |  |
| 1 | 7 | SAS | Serial Access Memory Strobe | Input |
| 2,3,22,23 | 8,9,4,5 | SD0 to SD3 | Serial Data 1/O | 1/0 |
| 4 | 10 | $\overline{T R} / \overline{O E}$ | Transfer Enable/ Output Enable | Input |
| 5,6,19,20 | 11,12,1,2 | MDO/DQO to MD3/DQ3 | Mask Data/Data 1/O | 1/0 |
| 7 | 13 | $\overline{\mathrm{ME}} / \mathrm{WE}$ | Mask Mode Enable/Write Enable | Input |
| 8 | 14 | RAS | Row Address Strobe | Input |
| $\begin{aligned} & 17,16,15 \\ & 14,11,10 \\ & 9,13 \end{aligned}$ | $\begin{aligned} & 23,22,21, \\ & 20,17,16 \\ & 15,19 \end{aligned}$ | $A_{0}$ to $A_{7}$ | Address Input | Input |
| 12 | 18 | $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage +5 V | Power Supply |
| 18 | 24 | $\overline{\text { CAS }}$ | Column Address Strobe | Input |
| 21 | 3 | $\overline{\mathrm{SE}}$ | Serial port Enable | Input |
| 24 | 6 | $\mathrm{V}_{\text {SS }}$ | Ground | Power Supply |

## DESCRIPTION

DRAM OPERATION
RAS;
This pin is used to strobe eight row-address inputs from A0 to A7 pins and is used to select the operation mode of subsequent cycle, such as DRAM operation or transfer operation (by $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ and bit mask write cycle or not (by $\overline{M E} / \overline{W E}$ and MDO/DO0 to MD3/DQ3). Since $\overline{R A S}=$ " $L$ " is the active condition of circuit, to maintain $\overline{\text { RAS }}=$ " H " (standby condition) is effective to save power dissipation.

## $\overline{\text { CAS; }}$

This pin is used to strobe eight column address inputs at the falling edge. $\overline{\mathrm{CAS}}$ pin has the function to enable and disable the output at " $L$ " and " $H$ " respectively during the read operation.
Another function of $\overline{\mathrm{CAS}}$ is to select "early write" mode conditioned by $\overline{M E} / \overline{W E}=" L "$.

## $\overline{M E} / \overline{W E}$;

This pin is used to select read or write cycle. $\overline{M E} / \overline{W E}=$ " $L$ " select write mode and $\overline{M E} / \overline{W E}=$ " $H$ " select read mode. This pin is also used to enable bit mask write cycle. If $\overline{M E} / \overline{W E}=$ " $L$ " at the falling edge of $\overline{\text { RAS, }}$, bit mask write is enabled.

## $\overline{T R} / \overline{O E} ;$

This pin is used to select Transfer operation or not at the falling edge of $\overline{\text { RAS, }}$ $\overline{T R} / \overline{O E}=$ " $H$ " enables DRAM operation and $\overline{T R} / \overline{O E}=$ " $L$ " enables Transfer operation between DRAM and SAM. After the falling of $\overline{R A S}$ with $t_{Y H}$, this pin is used for output enable.
The $\overline{T R} / \overline{O E}$ controls the impedance of the output buffers. $\overline{T R} / \overline{O E}=$ " $H$ " forces the output buffers at high impedance state. $\overline{T R} / \overline{O E}=$ " $L$ " leads the output buffers at low impedance state. But in early write cycle, the output buffers are high impedance state even if $\overline{T R} / \overline{O E}$ is low.

A0 to A7;
These are multiplexed address input
pins and used to select 4 bits of 262,144 memory cell locations in parallel within the MB 81461. The eight row address inputs are strobed by $\overline{\mathrm{RAS}}$ and followed eight column address inputs are strobed by CAS. These are used to select the start address of serial access memory also.

## MDO/DO0 to MD3/DQ3

These are common I/O pins of DRAM port. I/O mode is as specified for each function mode in the truth table.

## Data Outputs:

The output buffers have three-state capability " H ", " L " and "High-Z". To get valid output data on the pins, one of the read operations is selected such as "read" or "read-modify-write" mode. During a refresh cycle, either $\overline{\mathrm{RAS}}$-only or $\overline{C A S}$-before- $\overline{R A S}$ mode is selected, output buffers are set in "High-Z" state.

## Data inputs:

These are used as data input pins when a data write mode such as "Early-Write", "Delayed Write" or "Read-modifyWrite" is selected. In any of the above cases, these pins are set at "High-Z" state to enable data-in without any bus conflict.
In any operation mode, read, write, refresh, transfer and their combined functions, output states " H ", " L ", "High-Z" are set by control signals $\overline{\text { RAS }}, \overline{\mathrm{CAS}}$, $\overline{M E} / \overline{W E}$ and/or $\overline{T R} / \overline{O E}$. When "Bit mask write" mode is set, these pins are used as a control signal for write inhibit with MDi/DQi $=$ " L " on the selected bit i .

## Page Mode;

The page mode operation is to strobe the column address by $\overline{\mathrm{CAS}}$ while $\overline{\mathrm{RAS}}$ is maintained at " $L$ " through all the successive memory operations if the row address doesn't change. This mode can save power dissipation and get the faster access time due to the elimination of $\overline{\text { RAS }}$ falling edge function.

## Refresh;

Refresh of the DRAM cells is performed for every 256 rows per every 4 milliseconds.
The MB81461 offers the following three types of refresh.

1) $\overline{\text { RAS-Only refresh; The } \overline{\text { RAS-Only re- }} \text { - } 1 \text { - }}$ fresh is performed with $\overline{\mathrm{CAS}}={ }^{\prime \prime} \mathrm{H}$ " condition. Strobing every 256 row addresses with $\overline{\mathrm{RAS}}$ will complete all bits of memory cell to be refreshed while all outputs are invalid due to "High-Z" state. Further $\overline{\text { RAS-only re- }}$ fresh saves the power dissipation substantially.
2) $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh; The $\overline{\mathrm{CAS}}$ before- $\overline{\mathrm{RAS}}$ refresh offers an alternate refresh method. If $\overline{\mathrm{CAS}}$ is set low for the specified period ( $\mathrm{t}_{\mathrm{FCS}}$ ) before the falling edge of $\overline{\mathrm{RAS}}$, refresh control clock generator and refresh address counter are enabled, and an refresh operation is performed. After the refresh operation is performed, the refresh address counter is incremented automatically for the next $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh.
3) Hidden refresh; The hidden refresh is performed by maintaining the valid data of last read cycle at MD/DQ pins while extending $\overline{\mathrm{CAS}}$ low. The hidden refresh is equivalent to $\overline{\text { CAS }}$ before- $\overline{\mathrm{RAS}}$ refresh because $\overline{\mathrm{CAS}}$ stays low when $\overline{\mathrm{RAS}}$ goes to low in the next cycle.

## Bit Mask Write;

This mode is used when some of the bits should be inhibited to be written into cells. The bit mask write mode is executed by setting $\overline{M E} / \overline{W E}=$ " $L$ " at the falling edge of $\overline{\text { RAS }}$ during write mode (early, delayed write or read-modifywrite cycle). The bits to be masked (or inhibited to write) is determined by MD/DQ state at the falling edge of $\overline{R A S}$, for example, if MDO/DOO and $\overline{M E} / \overline{W E}$ are both low at the falling edge of $\overline{\text { RAS }}$, the data on MDO/DOO pin is not written into the cell during the cycle. Refer to the Fig. 2.

EXAMPLE OF BIT MASK WRITE OPERATION

| Falling edge of $\overline{\mathrm{RAS}}$ |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ | $\overline{\mathrm{ME}} / \overline{\mathrm{WE}}$ | MDO/DO0 | MD1/DQ1 | MD2/DQ2 | MD3/DQ3 |  |
| H | H | X | X | X | X | Write enable |
|  | L | H | L | H | L | Write enable for DQ0 and DQ2 <br> Write disable for DQ1 and DQ3 |

FUNCTIONAL TRUTH TABLE FOR DRAM OPERATION

| $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | $\overline{\mathrm{ME}} / \overline{\mathrm{WE}}$ | $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ | ADDRESSES | $\begin{aligned} & \mathrm{MDO} / \mathrm{DQO} \text { to } \\ & \mathrm{MD} 3 / \mathrm{DQ} 3 \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | X | X | X | X | Standby |
| L | L | H | $H \rightarrow L$ | Valid | Valid Data Out | Read |
| L | L | L* | $\mathrm{H} \rightarrow \mathrm{X}$ | Valid | Valid Data In | Early Write |
| L | L | $\mathrm{H} \rightarrow \mathrm{L}$ | $H \rightarrow X \rightarrow H$ | Valid | Valid Data In | Delayed Write |
| L | L | $\mathrm{H} \rightarrow \mathrm{L}$ | $\mathrm{H} \rightarrow \mathrm{L} \rightarrow \mathrm{H}$ | Valid | Valid Data Out <br> $\rightarrow$ Valid Data In | Read-Modify-Write |
| L | H | X | $\mathrm{H} \rightarrow \mathrm{X}$ | Row address | High-Z | RAS-Only Refresh |
| $H \rightarrow L$ | L | X | $\mathrm{H} \rightarrow \mathrm{X}$ | X | High-Z | $\overline{\text { CAS }}$-before- $\overline{\text { RAS }}$ Refresh |

*: If $\overline{M E} / \overline{W E}=$ '" $L$ " at the falling edge of $\overline{\mathrm{RAS}}$, bit mask write mode is enabled.

## TRANSFER OPERATION:

The transfer operation is featured in the MB 81461B. This mode is used to transfer simultaneously $256 \times 4$ data from DRAM to SAM or from SAM to DRAM. The direction of transfer is determined by the state of $\overline{M E} / \overline{W E}$ at the falling edge of $\overline{\mathrm{RAS}}$. $\overline{\mathrm{ME}} / \overline{\mathrm{WE}}=$ " H " defines the transfer from DRAM to SAM (Read Transfer Cycle) and $\overline{M E} / \overline{W E}={ }^{\prime \prime} L$ " defines the transfer from SAM to DRAM (Write Transfer Cycle).
I/O mode of SDO to SD3 determined while the transfer operation is set (TR/ $\overline{\mathrm{OE}}={ }^{\prime \prime} \mathrm{L}^{\prime \prime}$ ) conjunctioned with $\overline{\mathrm{ME}} / \overline{\mathrm{WE}}$ state.
After Read Transfer Cycle, please apply two or more SAS Clock.

## $\overline{\mathrm{TR}} / \overline{\mathrm{OE}} ;$

This pin is used to enable transfer oper ation at the falling edge of $\overline{\mathrm{RAS}}$.

## $\overline{M E} / \overline{W E}$;

This pin is used to select the direction of transfer at the falling edge of $\overline{\mathrm{RAS}}$.
A0 to A7;
These pins are used to seiect the row address of DRAM port to be transfered from or to, and the start address of SAM port for the serial read or write operation. The row address is strobed by $\overline{\text { RAS }}$ and the start address is strobed by CAS.

## Pseudo Write Transfer:

To start serial write cycle, the SD pins must be set in input mode. To do this, write transfer cycle should be executed. The pseudo write transfer cycle is to change the SD pins into input mode without data transfer from SAM to DRAM. Refer to Fig. 3.

## Refresh during transfer cycle;

DRAM and SAM are refreshed during transfer cycle as shown below.

1) Read transfer cycle:

During read transfer cycle, the selected row address of DRAM to be transfered to SAM is refreshed. SAM data are kept by applying 256 SAS clocks within 4 ms after the read transfer cycle.
2) Write transfer cycle:

During write transfer cycle, the new data are written from SAM to DRAM and this row address should be refreshed within 4 ms .
But SAM data are not refreshed during write transfer cycle. Therefore, the SAM refresh (applying 256 SAS clocks within 4 ms ) must be executed. Especially, when the write transfer cycle is executed continuously, 256 SAS clock should be applied within 4 ms .

## SERIAL ACCESS OPERATION:

The MB 81461 has 256 words by 4 bits Serial Acess Memory (SAM) corresponding to 64 K words by 4 bits DRAM and the fast serial read/write access is achieved by SAM architecture. Read or write cycle is determined when the last read or write transfer operation is executed. If the last transfer operation was read transfer, the serial read cycle is performed until the next write or pseudo write transfer cycle is executed. On the other hand, if the last transfer operation was write or pseudo write or pseudo write transfer, the serial write cycle is performed. In the serial write operation, 256 words by 4 bits data stored in the SAM can be transfered to DRAM under $\overline{S E}=" L "$ condition, and $\overline{S E}={ }^{\prime \prime} H$ " condition disables data transfer from SAM to DRAM. The serial access operation can be done asynchronously from DRAM port.

## SAS;

This pin is used as a shift clock for SAM port. The serial access is triggered by the rising edge of SAS. In the write cycle, the data of the SD pins are strobed by the rising edge of SAS and written into the selected cell. In the read cycle, out-

Miximixim
put data become valid after $t_{\text {SAC }}$ from the rising edge of SAS and the data remain valid until the next cycle is defined. The SAS clock increments the SAM address automatically. When the SAM address exceeds \#255 (Most Significant Address) it returnes to \#0 (Least Significant Address).

## $\overline{S E} ;$

This pin is used to enable serial access operation by bit to bit. $\overline{S E}=$ " $H$ " disables serial access operation. In the serial read operation, this pin is used for output enable, i.e., $\overline{\mathrm{SE}}=$ " $H$ " leads $S D$ pins to "High-Z" state. $\overline{\mathrm{SE}}=$ " $L$ " leads SD pins to valid data with specified access time. In the serial write operation, this pin works as write enable control pin.

## SD0 to SD3;

These are used as data input/output pins for SAM port. Input or output mode is determined by last occured transfer operation, if last transfer operation was read transfer mode, they are output mode. If the write transfer mode was set, SD pins are enabled to write data into SAM.

## Refresh;

Since the SAM is constructed by dynamic circuitry, the refresh is necessary to maintain the data in it. The refresh of SAM must be done by 256 cycles of SAS clock/4ms in either output or input mode. $\overline{\mathrm{SE}}=$ " $H$ " allows refresh of SAM with SD pins at "High-Z" state.
Real Time Read Transfer;
This feature is applicable to obtain valid
data continuously when row address is changed without any timing loss from the last bit of previous row to the first bit of new row. Data transfer from DRAM to SAM is triggered by rising edge of $\overline{T R} / \overline{\mathrm{OE}}$ after the preparation of internal circuit for this operation, while SAM port can continue read operation asynchronously from the above mentioned internal move. Once $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ returns to " H " with the restricted timing specification $t_{T S L}$ and $t_{\text {TSD }}$ refered to SAS clock, SD pins can get the valid output data continuously as shown in Fig. 4. The key issue to achieve this feature is to apply SAS clock continuously with the timing consideration to the rising edge of $\overline{T R} / \overline{O E}$.

FUNCTIONAL TRUTH TABLE FOR SERIAL ACCESS (Asynchronous from DRAM port)

| Falling edge of $\overline{\mathrm{RAS}}$ |  | SAS | SE | SD0 to SD3 | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ | $\overline{\mathrm{ME}} \overline{\mathrm{WE}}$ |  |  |  | Input/Output* |
| H | X | Clock | Sequential access enable |  |
|  | Clock | $H$ | Input/Output ${ }^{*}$ | Sequential access disable |  |

*: The read or write operation of SAM port is pre-determined by the last occurred transfer cycle. Input mode is for write operation. Output mode is for read operation.

Fig. 2 - EXAMPLE OF BIT MASK WRITE OPERATION


Fig. 3 - EXAMPLE OF PSEUDO WRITE TRANSFER CYCLE



RECOMMENDED OPERATING CONDITIONS
(Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Operating Temperature |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5.0 | 5.5 | V |  |
|  | $\mathrm{~V}_{\mathrm{SS}}$ | 0 | 0 | 0 | V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Input High Voltage | $\mathrm{V}_{1 \mathrm{H}}$ | 2.4 |  | 6.5 | V |  |
| Input Low Voltage | $\mathrm{V}_{1 \mathrm{~L}}$ | -2.0 |  | 0.8 | V |  |

CAPACITANCE $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Paramter | Symbol | Typ | Max |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | DIP | ZIP |  |
| Input Capacitance (A0 to A7) | $\mathrm{C}_{\text {IN1 }}$ |  | 7 | 8 | pF |
| Input Capacitance ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{ME}} / \overline{\mathrm{WE}}, \overline{\mathrm{SE}}, \overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ ) | $\mathrm{C}_{\text {IN } 2}$ |  | 10 | 12 | pF |
| Input Capacitance (SAS) | $\mathrm{C}_{\text {IN3 }}$ |  | 7 | 7 | pF |
| Input/Output Capacitance (MD0/DO0 to MD3/DQ3) | $\mathrm{C}_{101}$ |  | 7 | 8 | pF |
| Input/Output Capacitance (SD0 to SD3) | $\mathrm{C}_{102}$ |  | 7 | 8 | pF |

## AC TEST CONDITIONS



## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter |  | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SAM STANDBY $\overline{S E}=V_{I H}$, SAS $=V_{I L}$ |  |  |  |  |  |
| OPERATING CURRENT* <br> Average power supply current ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ cycling; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB 81461-12 | ${ }^{\text {ccel }}$ |  | 95 | mA |
|  | MB 81461-15 |  |  | 85 |  |
| STANDBY CURRENT <br> Power supply current $\left(\overline{\text { RAS }}=\overline{\text { CAS }}=V_{I H}\right)$ |  | ${ }^{\text {ccc2 }}$ |  | 20 | mA |
| REFRESH CURRENT 1* <br> Average power supply current $\left(\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{RAS}}\right.$ cycling; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB 81461-12 | ${ }^{\text {cc3 }}$ |  | 77 | mA |
|  | MB 81461-15 |  |  | 70 |  |
| PAGE MODE CURRENT* <br> Average power supply current ( $\overline{\mathrm{RAS}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CAS}}=$ cycling, $\mathrm{t}_{\mathrm{PC}}=\mathrm{min}$ ) | MB 81461-12 | ${ }^{\text {cc4 }}$ |  | 50 | mA |
|  | MB 81461-15 |  |  | 45 |  |
| REFRESH CURRENT 2* <br> Average power supply current ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}} ; \mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB 81461-12 | $\mathrm{I}_{\mathrm{cc} 5}$ |  | 77 | mA |
|  | MB 81461-15 |  |  | 70 |  |
| TRANSFER MODE CURRENT Average power supply current ( $\overline{\text { RAS }}, \overline{C A S}$ cycling; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB 81461-12 | Icc6 |  | 110 | mA |
|  | MB 81461-15 |  |  | 100 |  |
| SAM ACTIVE $\overline{S E}=V_{I L}, \mathrm{t}_{\mathrm{SC}}=\min$ |  |  |  |  |  |
| OPERATING CURRENT* <br> Average power supply current ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ cycling; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB 81461-12 | ${ }^{\text {cc7 }}$ |  | 130 | mA |
|  | MB 81461-15 |  |  | 110 |  |
| STANDBY CURRENT <br> Power supply current $\left(\overline{\text { RAS }}=\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}\right)$ | MB 81461-12 | $\mathrm{I}_{\mathrm{Cc} 8}$ |  | 50 | mA |
|  | MB 81461-15 |  |  | 40 |  |
| REFRESH CURRENT 1* <br> Average power supply current ( $\overline{C A S}=V_{H}, \overline{R A S}$ cycling; $t_{R C}=\min$ ) | MB 81461-12 | $I_{\text {cc9 }}$ |  | 112 | mA |
|  | MB 81461-15 |  |  | 95 |  |
| PAGE MODE CURRENT* <br> Average power supply current $\left(\overline{R A S}=V_{I L}, \overline{C A S}\right.$ cycling, t $\left.{ }_{\text {PC }}=\mathrm{min}\right)$ | MB 81461-12 | $\mathrm{I}_{\mathrm{Cc} 10}$ |  | 85 | mA |
|  | MB 81461-15 |  |  | 70 |  |
| REFRESH CURRENT 2* <br> Average power supply current ( $\overline{C A S}$-before- $\overline{R A S} ; \mathrm{t}_{\mathrm{RC}}=\min$ ) | MB 81461-12 | ${ }^{\text {ccel1 }}$ |  | 112 | mA |
|  | MB 81461-15 |  |  | 95 |  |
| TRANSFER MODE CURRENT Average power supply current $\left(\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}\right.$ cycling; $\left.\mathrm{t}_{\mathrm{RC}}=\mathrm{min}\right)$ | MB 81461-12 | $\mathrm{I}_{\mathrm{CC1}}{ }^{\text {2 }}$ |  | 145 | mA |
|  | MB 81461-15 |  |  | 125 |  |

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| INPUT LEAKAGE CURRENT <br> Input leakage current, any input ( $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, all other pins not under test $=0 \mathrm{~V}$ ) | $11(L)$ | -10 | 10 | $\mu \mathrm{A}$ |
| OUTPUT LEAKAGE CURRENT <br> (Data out is disabled, $0 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5.5 \mathrm{~V}$ ) | IO(L) | -10 | 10 | $\mu \mathrm{A}$ |
| OUTPUT LEVELS <br> Output high voltage $\quad\left(I_{\mathrm{OH}}=-5 \mathrm{~mA} /-2 \mathrm{~mA}\right.$ for $\left.\mathrm{DQi} / \mathrm{SDi}\right)$ <br> Output low voltage ( $1_{\mathrm{OL}}=4.2 \mathrm{~mA}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ | 2.4 | 0.4 | V |

Note: I Ic is dependent on output loading and cycle rates. Specified values are obtained with the output open.

## AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) NOTES 123

| Parameter NOTES | Symbol | MB 81461-12 |  | BM 81461-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Time between Refresh (RAM/SAM) | $t_{\text {REF }}$ |  | 4 |  | 4 | ms |
| Random Read/Write Cycle Time | $t_{\text {RC }}$ | 230 |  | 260 |  | ns |
| Read-Modify-Write Cycle Time | $t_{\text {RWC }}$ | 305 |  | 345 |  | ns |
| Page Mode Cycle Time | $t_{\text {PC }}$ | 120 |  | 145 |  | ns |
| Page Mode Read-Modify-Write Cycle Time | $t_{\text {PRWC }}$ | 195 |  | 225 |  | ns |
| Access Time from $\overline{\mathrm{RAS}}$ 46 | $t_{\text {RAC }}$ |  | 120 |  | 150 | ns |
| Access Time from $\overline{\mathrm{CAS}}$ (5] | ${ }^{\text {t }}$ CAC |  | 60 |  | 75 | ns |
| Output Buffer Turn Off Delay | $\mathrm{t}_{\text {OFF }}$ | 0 | 25 | 0 | 35 | ns |
| Transition Time | $\mathrm{t}_{\mathrm{T}}$ | 3 | 50 | 3 | 50 | ns |
| $\overline{\text { RAS Precharge Time }}$ | $\mathrm{t}_{\text {RP }}$ | 90 |  | 100 |  | ns |
| $\overline{\text { RAS Pulse Width }}$ | $t_{\text {RAS }}$ | 120 | 60000 | 150 | 60000 | ns |
| $\overline{\mathrm{RAS}}$ Hold Time | $\mathrm{t}_{\text {RSH }}$ | 60 |  | 75 |  | ns |

FUUITSU Inumpinix

## AC CHARACTERISTICS

| Parameter NOTES | Symbol | MB 81461-12 |  | MB 81461-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\overline{\text { CAS Precharge Time }}$ (Normal cycle) | $\mathrm{t}_{\text {CPN }}$ | 40 |  | 50 |  | ns |
| $\overline{\mathrm{CAS}}$ Precharge Time (Page mode only) | $\mathrm{t}_{\text {CP }}$ | 50 |  | 60 |  | ns |
| $\overline{\text { CAS }}$ Precharge Time ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ ) | $\mathrm{t}_{\text {CPR }}$ | 25 |  | 30 |  | ns |
| $\overline{\mathrm{CAS}}$ Pulse Width | ${ }^{\text {t Cas }}$ | 60 | 60000 | 75 | 60000 | ns |
| $\overline{\mathrm{CAS}}$ Hold Time | $\mathrm{t}_{\text {CSH }}$ | 120 |  | 150 |  | ns |
| $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delay Time 78 | $\mathrm{t}_{\text {RCD }}$ | 22 | 60 | 25 | 75 | ns |
| $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Set Up Time | ${ }^{\text {chers }}$ | 10 |  | 10 |  | ns |
| Row Address Set Up Time | $t_{\text {ASR }}$ | 0 |  | 0 |  | ns |
| Row Address Hold Time | $t_{\text {RAH }}$ | 12 |  | 15 |  | ns |
| Column Address Set Up Time | ${ }^{\text {tasc }}$ | 0 |  | 0 |  | ns |
| Column Address Hold Time | $\mathrm{t}_{\mathrm{CAH}}$ | 20 |  | 25 |  | ns |
| Read Command Set Up Time | $t_{\text {RCS }}$ | 0 |  | 0 |  | ns |
| Read Command Hold Time <br> Referenced to $\overline{\text { RAS }}$ | $\mathrm{t}_{\text {RRH }}$ | 20 |  | 20 |  | ns |
| Read Command Hold Time <br> Referenced to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\mathrm{RCH}}$ | 0 |  | 0 |  | ns |
| Write Command Set Up Time | ${ }^{\text {twas }}$ | -5 |  | -5 |  | ns |
| Write Command Hold Time | ${ }^{\text {W }}$ WCH | 30 |  | 35 |  | ns |
| Write Command Pulse Width | $t_{\text {wp }}$ | 30 |  | 35 |  | ns |
| Write Command to $\overline{\text { RAS }}$ Lead Time | $t_{\text {RWL }}$ | 40 |  | 45 |  | ns |
| Write Command to $\overline{\mathrm{CAS}}$ Lead Time | $\mathrm{t}_{\mathrm{CWL}}$ | 40 |  | 45 |  | ns |
| Data In Set Up Time | ${ }^{\text {tos }}$ | 0 |  | 0 |  | ns |
| Data In Hold Time | ${ }^{\text {toH }}$ | 30 |  | 35 |  | ns |
| Access Time from $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ /6 | toea |  | 35 |  | 40 | ns |
| $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ to Data In Delay Time | toed | 25 |  | 30 |  | ns |

## AC CHARACTERISTICS

| Parameter NOTES | Symbol | MB 81461-12 |  | MB 81461-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Output Buffer Turn Off Delay from $\overline{T R} / \overline{O E}$ | toez | 0 | 25 | 0 | 30 | ns |
| $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ Hold Time Referenced to $\overline{\mathrm{ME}} / \overline{\mathrm{WE}}$ | $\mathrm{t}_{\text {OEH }}$ | 0 |  | 0 |  | ns |
| $\overline{T R} / \overline{O E}$ to $\overline{\mathrm{RAS}}$ inactive Set Up Time | toes | 0 |  | 0 |  | ns |
| Data In to $\overline{\mathrm{CAS}}$ Delay Time 16 | $t_{\text {DzC }}$ | 0 |  | 0 |  | ns |
| Data In to $\overline{T R} / \overline{O E}$ Delay Time 16 | tozo | 0 |  | 0 |  | ns |
| Refresh Set Up Time Referenced to $\overline{\mathrm{RAS}}$ ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ ) | $\mathrm{t}_{\mathrm{FcS}}$ | 25 |  | 30 |  | ns |
| Refresh Hold Time Referenced to $\overline{\mathrm{RAS}}$ ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ ) | ${ }^{\text {t }}{ }_{\text {ch }}$ | 25 |  | 30 |  | ns |
| $\overline{\mathrm{RAS}}$ Precharge to $\overline{\mathrm{CAS}}$ Active Time | $t_{\text {RPC }}$ | 20 |  | 20 |  | ns |
| Serial Clock Cycle Time | $\mathrm{t}_{\text {sc }}$ | 40 | 50000 | 60 | 50000 | ns |
| Access Time from SAS 10 | $\mathrm{t}_{\text {SAC }}$ |  | 40 |  | 60 | ns |
| Access Time from $\overline{S E}$ | $t_{\text {SEA }}$ |  | 40 |  | 50 | ns |
| SAS Precharge Time | $\mathrm{t}_{\text {SP }}$ | 10 |  | 20 |  | ns |
| SAS Pulse Width | $\mathrm{t}_{\text {SAS }}$ | 10 |  | 20 |  | ns |
| $\overline{\text { SE Precharge Time }}$ | $\mathrm{t}_{\text {SEP }}$ | 25 |  | 45 |  | ns |
| $\overline{\text { SE Pulse Width }}$ | $\mathrm{t}_{\text {SE }}$ | 25 |  | 45 |  | ns |
| Serial Data Out Hold Time after SAS High | ${ }^{\text {t }}$ SOH | 10 |  | 10 |  | ns |
| Serial Output Buffer Turn Off Delay from $\overline{\mathrm{SE}}$ | $t_{\text {SEZ }}$ | 0 | 25 | 0 | 30 | ns |
| Serial Data In Set Up Time 11 | ${ }^{\text {tsDs }}$ | 0 |  | 0 |  | ns |
| Serial Data In Hold Time 11 | ${ }^{\text {t SOH }}$ | 20 |  | 25 |  | ns |

## AC CHARACTERISTICS

| Parameter | NOTES | Symbol | MB 81461-12 |  | MB 81461-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| Transfer Command (TR) to $\overline{\mathrm{RAS}}$ Set Up Time |  | ${ }^{\text {t }}$ S | 0 |  | 0 |  | ns |
| Transfer Command (TR) to $\overline{\mathrm{RAS}}$ Hold Time |  | $\mathrm{t}_{\text {RTH }}$ | 90 |  | 110 |  | ns |
| Write Transfer Command ( $\overline{\mathrm{TR} \text { ) to }}$ $\overline{\text { RAS }}$ Hold Time | 12 | $t_{\text {RTHW }}$ | 12 |  | 15 |  | ns |
|  Hold Time |  | ${ }^{\text {t }}$ CTH | 30 |  | 35 |  | ns |
| Transfer Command ( $\overline{\mathrm{TR})}$ to SAS Lead Time |  | ${ }^{\text {t TSL }}$ | 5 |  | 10 |  | ns |
|  Lead Time |  | ${ }^{\text {t }}$ TRL | 130 |  | 140 |  | ns |
| Transfer Command ( $\overline{\mathrm{TR})}$ to $\overline{\mathrm{RAS}}$ Delay Time |  | $t_{\text {tri }}$ | -65 |  | -50 |  | ns |
| First SAS Edge to Transfer Command Delay Time |  | ${ }^{\text {t }}$ TSD | 25 |  | 35 |  | ns |
| $\overline{\mathrm{ME}} / \overline{\mathrm{WE}}$ to $\overline{\mathrm{RAS}}$ Set Up Time |  | ${ }^{\text {W WSR }}$ | 0 |  | 0 |  | ns |
| $\overline{\mathrm{ME}} / \overline{\mathrm{WE}}$ to $\overline{\mathrm{RAS}}$ Hold Time |  | $\mathrm{t}_{\text {RWH }}$ | 12 |  | 15 |  | ns |
| Mask Data (MD) to $\overline{\text { RAS }}$ Set Up Time |  | $\mathrm{t}_{\text {MS }}$ | 0 |  | 0 |  | ns |
| Mask Data (MD) to $\overline{\text { RAS }}$ Hold Time |  | $\mathrm{t}_{\mathrm{MH}}$ | 35 |  | 45 |  | ns |
| Serial Output Buffer Turn Off Delay from $\overline{\text { RAS }}$ | 12 | ${ }^{\text {tsDz }}$ | 10 | 60 | 10 | 75 | ns |
| Serial Output Buffer Turn On Delay from $\overline{\text { RAS }}$ | 13 | $\mathrm{t}_{\text {SRO }}$ | 0 |  | 0 |  | ns |
| SAS to $\overline{\mathrm{RAS}}$ Set Up Time | 11 | ${ }^{\text {tsRS }}$ | 40 |  | 60 |  | ns |
| $\overline{\mathrm{RAS}}$ to SAS Delay Time | 12 | $t_{\text {SRD }}$ | 30 |  | 45 |  | ns |
| Serial Data Input to $\overline{\text { SE }}$ Delay Time |  | $\mathrm{t}_{\text {Sze }}$ | 0 |  | 0 |  | ns |
| Serial Data Input Delay from $\overline{\mathrm{RAS}}$ | 12 | $\mathrm{t}_{\text {SDD }}$ | 60 |  | 75 |  | ns |

## AC CHARACTERISTICS

| Parameter | NOTES | Symbol | MB 81461-12 |  | MB 81461-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| Serial Data Input to $\overline{\mathrm{RAS}}$ Delay Time | 13 | ${ }^{\text {tszs }}$ | 0 |  | 0 |  | ns |
| Pseudo Transfer Command ( $\overline{\mathrm{SE}}$ ) to $\overline{\text { RAS }}$ Set up Time | 14 | $t_{\text {ESR }}$ | 0 |  | 0 |  | ns |
| Pseudo Transfer Command ( $\overline{\mathrm{SE}})$ to RAS Hold Time | 14 | $t_{\text {REH }}$ | 12 |  | 15 |  | ns |
| Serial Write Enable Set up Time | 11 | ${ }^{\text {swws }}$ | 20 |  | 30 |  | ns |
| Serial Write Enable Hold Time | 11 | ${ }^{\text {tSWH }}$ | 80 |  | 120 |  | ns |
| Serial Write Disable Set Up Time | 11 | ${ }^{\text {swis }}$ | 20 |  | 30 |  | ns |
| Serial Write Disable Hold Time | 11 | ${ }^{\text {SWWIH }}$ | 40 |  | 60 |  | ns |
| Asynchronous Command ( $\overline{\mathrm{TR}}$ ) to $\overline{\text { RAS }}$ Set Up Time |  | ${ }^{\text {Y }}$ Y | 0 |  | 0 |  | ns |
| Asynchronous Command ( $\overline{\mathrm{TR}}$ ) to $\overline{\text { RAS }}$ Hold Time |  | ${ }^{\text {YH }}$ | 12 |  | 15 |  | ns |
| Time between Transfer | 15 | $t_{\text {REFT }}$ |  | 4 |  | 4 | ms |

## NOTES;

1 An initial pause of $200 \mu$ s is required after power-up followed by any 8 RAS, 8 transfer, and 8 SAS cycle before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before- $\overline{\mathrm{RAS}}$ initialization cycles instead of $8 \overline{\mathrm{RAS}}$ cycle are required
2 AC characteristics assume
$3 \mathrm{~V}_{1 \mathrm{H}}$ ( min ) and $\mathrm{V}_{I L}$ (max) are reference levels for measuring timing of input signals. Also, transition times are measured between $\mathrm{V}_{\mathrm{IH}}(\mathrm{min})$ and $\mathrm{V}_{\mathrm{IL}}(\max )$.
4 Assumes that $t_{R C D} \leq t_{R C D}$ (max). If $t_{R C D}$ is greater than the maximum recommended value shown in this table, $\mathrm{t}_{\text {RAC }}$ will be increased by the amount that $\mathrm{t}_{\mathrm{RCD}}$ exceeds the value shown.
5 Assumes that $\mathrm{t}_{\mathrm{RCD}} \geq \mathrm{t}_{\mathrm{RCD}}$ (max).
6 Measured with a load equivalent to 2 TTL loads and 100pF.

7 Operation within the $\mathrm{t}_{\mathrm{RCD}}$ (max) limit insures that $t_{\text {RAC }}$ (max) can be met. $t_{\text {RCD }}$ (max) is specified as a reference point only; if $\mathrm{t}_{\text {RCD }}$ is greater than the specified $t_{\text {RCD }}$ (max) limit, then access time is controlled exclusively by $\mathrm{t}_{\mathrm{CAC}}$.
$8 \mathrm{t}_{\mathrm{RCD}}(\mathrm{min})=\mathrm{t}_{\mathrm{RAH}}(\mathrm{min})+2 \mathrm{t}_{\mathrm{T}}\left(\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}\right)+\mathrm{t}_{\mathrm{ASC}}(\mathrm{min})$
9 Either $t_{\text {RRH }}$ or $t_{\text {RCH }}$ must be satisfied for a read cycle.
10 Measured with a load equivalent to 2 TTL loads and 50 pF .
11 Input mode only
12 Write transfer and pseuso write transfer only.
13 Read transfer only in the case that the previous transfer was write transfer.
14 Pseudo write transfer only.
15 If $t_{\text {REFT }}$ is not satisfied, 8 transfer and 8 SAS cycles before proper device operation is needed.
16 Either $t_{D Z C}$ or $t_{D z o}$ must be satisfied.



Note 1) When $\overline{M E} / \overline{W E}=$ " H ", all data on the MD/DQ can be written into the cell.
When $\overline{M E} / \overline{W E}=$ " $L$ ", the data on the $M D / D Q$ are not written (masked) except for when $M D / D Q=$ ' $H$ " at the falling edge of $\overline{\text { RAS. }}$

MB81461-12
FUJITSU


Note 1) When $\overline{M E} / \overline{W E}=$ " H ", all data on the MD/DO can be written into the cell.
When $\overline{M E} / \overline{W E}=$ " $L$ ", the data on the MD/DQ are not written (masked) except for when MD/DO = " $H$ " at the falling edge of $\overline{\text { RAS. }}$
Note 2) When $\overline{T R} / \overline{\mathrm{OE}}$ is kept " H " through a cycle, the MD/DQ are kept High-Z state.


Note 1) When $\overline{M E} / \overline{W E}=$ " $H$ ", all data on the MD/DQ can be written into the cell.
When $\overline{M E} / \overline{W E}=$ " $L$ ", the data on the MD/DQ are not written (masked) except for when MD/DQ $=$ " $H$ " at the falling edge of $\overline{\mathrm{RAS}}$.

FUJITSU
MB81461-12




Note 1) When $\overline{M E} / W E=$ " H ", all data on the MD/DQ can be written into the cell.
When $\overline{M E} / \overline{W E}=$ " $L$ ", the data on the MD/DQ are not written (masked) except for when MD/DQ = " $H$ " at the falling edge of $\overline{\mathrm{RAS}}$.

PAGE MODE DELAYED WRITE CYCLE


Note 1) When ME/WE = " H ", all data on the MD/DQ can be written into the cell.
When $\overline{M E} / \overline{W E}=$ " $L$ ", the data on the MD/DQ are not written (masked) except for when MD/DQ $=$ " $H$ " at the falling edge of $\overline{\text { RAS. }}$
Note 2) When TR/OE is kept " H " through a cycle, the MD/DO are kept High-Z state.


Note 1) When $\overline{M E} / \overline{W E}=$ " H ", all data on the MD/DQ can be written into the cell.
When $\overline{M E} / \overline{W E}=$ " $L$ ", the data on the MD/DQ are not written (masked) except for when MD/DQ $=$ " $H$ " at the falling edge of $\overline{\text { RAS }}$.




*: In the case that the previous transfer is read transfer.
**: If $\overline{\mathrm{SE}}$ is low, the valid data will appear within $\mathrm{t}_{\text {SAC }}$ or $\mathrm{t}_{\text {SEA }}$.

*; In the case that the previous transfer is write transfer.
**; If $\overline{\mathrm{SE}}$ is low and the previous cycle is serial write cycle, this should be valid data input.

*; In the case that the previous transfer is write transfer.
**; If $\overline{\mathrm{SE}}$ is high these data are not written into the SAM.

*: If $\overline{\mathrm{SE}}$ is high, these data are not written into SAM.
${ }^{* *}$ : If $\overline{S E}$ is high, $\operatorname{SD}$ (SDO to SD3) are in High-Z state after $t_{\text {SEZ }}$
If $\overline{S E}$ becomes low, the valid data will appear meeting $\mathrm{t}_{\mathrm{SAC}}$ and $\mathrm{t}_{\text {SEA }}$.



Fig. 5 - CURRENT WAVEFORM ( $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )


Fig. 5 - CURRENT WAVEFORM $\left(\mathrm{V}_{\mathrm{Cc}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)\left(\right.$ cont'd $\left.^{\prime}\right)$


## TYPICAL CHARACTERISTICS CURVES

Fig. 6 - NORMALIZED ACCESS TIME vs SUPPLY VOLTAGE


Fig. 8 - OPERATING CURRENT vs CYCLE RATE


Fig. 10 - OPERATING CURRENT vs AMBIENT TEMPERATURE


Fig. 7 - NORMALIZED ACCESS TIME vs AMBIENT TEMPERATURE


Fig. 9 - OPERATING CURRENT vs SUPPLY VOLTAGE


Fig. 11 - STANDBY SURRENT vs SUPPLY VOLTAGE


Fig. 12 - STANDBY CURRENT vs AMBIENT TEMPERATURE


Fig. 14 - REFRESH CURRENT 1 vs SUPPLY VOLTAGE


Fig. 16 - PAGE MODE CURRENT vs SUPPLY VOLTAGE


Fig. 13 - REFRESH CURRENT 1 vs CYCLE RATE


Fig. 15 - PAGE MODE CURRENT vs CYCLE RATE


Fig. 17 - REFRESH CURRENT 2 vs CYCLE RATE


## MB81461-12 MB81461-15

Fig. 18 - REFRESH CURRENT 2 vs SUPPLY VOLTAGE


Fig. 20 - TRANSFER MODE CURRENT


Fig. 22 - RAM STANDBY/SAM ACTIVE CURRENT vs SUPPLY VOLTAGE


Fig. 19 - TRANSFER MODE CURRENT
 vs CYCLE RATE


Fig. 23 - RAM STANDBY/SAM ACTIVE CURRENT vs AMBIENT TEMPERATURE


Fig. 24 - ADDRESS AND DATA (DQ AND SD) INPUT VOLTAGE vs SUPPLY VOLTAGE



Fig. 26 - $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{ME}} / \overline{W E}, \overline{T R} / \overline{\mathrm{OE}}, \overline{\mathrm{SE}}, \mathrm{SAS}$ INPUT VOLTAGE vs SUPPLY VOLTAGE
$V_{I H}, A N D V_{I L} \overline{R A S}, \overline{\mathrm{CAS}}, \overline{\mathrm{ME}} / \overline{\mathrm{WE}}$,


Fig. 28 - ACCESS TIME (RAM) vs LOAD CAPACITANCE


Fig. 25 - ADDRESS AND DATA (DQ AND SD)


Fig. 27 - $\overline{\operatorname{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{ME}} / \overline{W E}, \overline{T R} / \overline{\mathrm{OE}}, \overline{\mathrm{SE}}$, SAS INPUT VOLTAGE vs AMBIENT TEMPERATURE


Fig. 29 - ACCESS TIME (SAM) vs LOAD CAPACITANCE


Fig. 30 - DQ OUTPUT CURRENT vs DQ OUTPUT VOLTAGE


Fig. 32 - DQ OUTPUT CURRENT vs DQ OUTPUT VOLTAGE


Fig. 34 - SUBSTRATE VOLTAGE $V_{\text {SUB }}$, SUBSTATE $\quad V_{\text {SUB }}$, SUPPLY $\begin{array}{ll}\text { V SUB, SUBSTATE } & \\ \text { VOLTAGE } & (V) \\ \text { SUB, } & \text { VOLTAGE }(V)\end{array}$ DURING POWER UP

$50 \mu \mathrm{~s} /$ Division

Fig. 31 - SD OUTPUT CURRENT vs SD OUTPUT VOLTAGE


Fig. 33 - SD OUTPUT CURRENT vs SD OUTPUT VOLTAGE


## PACKAGE DIMENSIONS



## 262, 144 BIT DUAL PORT DRAM

July 1987
Edition 1.0
The Fujitsu MB 81461 B is a fully decoded dual port NMOS dynamic random access memory organized as 65,536 words by 4 bits dynamic RAM port and 256 words by 4 bits serial access memory (SAM) port.
The DRAM port is identical to the Fujitsu MB 81464 with four bits parallel random access I/O while the SAM port is designed as four 256 bit registers each operating as a serial I/O. The four serial registers operate in parallel with each other during SAM port operation. Internal interconnects give the device the capability to transfer data bi-directionally between the DRAM memory array and the SAM data registers.
The MB 81461 B offers complementely asynchronous access of both the DRAM and SAM ports except when data is transfered between them internally. The design is optimized for high speed and performance which makes the MB 81461B the most efficient solution for implementing the frame buffer of a bit mapped video display system. Multiplexed row and column address inputs permit the MB 81461B to be housed in a 400 mil wide 24 pin DIP and ZIP. Pin outs conformed to the JEDEC approved pin out.
The MB 81461 B is fabricated using silicon gate NMOS and Fujitsu's advanced Triple Layer Polysilicon process technology. This process coupled with single transistor memory storage cells permits maximum circuit density and minimum chip size. All inputs and outputs are TTL compatible.
Some of the transfer cycle timing specification are different from MB 81461.

- Dual port organization
- Power Dissipation
$64 \mathrm{~K} \times 4$ Dynamic RAM port (DRAM)
$256 \times 4$ Serial Access Memory port (SAM)
- 24 pin DIP and ZIP package
- Silicon-gate, Triple Poly NMOS, single transistor cell
- DRAM Port

Access Time ( $t_{\text {RAC }}$ ),
120ns max. (MB 81461B-12)
150ns max. (MB 81461B-15)
Cycle Time ( $\mathrm{t}_{\mathrm{RC}}$ ),
230ns min. (MB 81461B-12)
260ns min. (MB 81461B-15)

- SAM Port

Access Time ( $\mathrm{t}_{\mathrm{SAC}}$ ),
(MB 81461B-12) $\begin{array}{ll}40 \text { ns max. } & \text { (MB 81461B-12) } \\ 60 \text { max. } & \text { (MB 81461B-15) }\end{array}$ Cycle Time ( $\mathrm{t}_{\mathrm{SC}}$ ),

40ns min. (MB 81461B-12) 60ns min. (MB 81461B-15)

- Single +5 V power supply, $\pm 10 \%$ tolerance

DRAM; Act/SAM; Stby
523 mW max. (MB 81461B-12)
468 mW max. (MB 81461B-15)
DRAM; Stby/SAM; Act
275mW max. (MB 81461B-12)
220 mW max. (MB 81461B-15)
DRAM; Stby/SAM; Stby
110 mW max.

- Bi-directional Data Transfer between DRAM and SAM
- Fast serial access asynchronous to DRAM except transfer operation Real Time Read Transfer Capability
- Page Mode capability
- Bit Masked Write Mode capability
- 256 refresh cycles every 4 ms
- $\overline{\mathrm{RAS}}$-only, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ and Hidden refresh capability
- Delayed write and Read-ModifyWrite capability
- Standard 24 pin plastic DIP (Suffix; -P)
- Standard 24 pin plastic ZIP (Suffix; -PSZ)


## ABSOLUTE MAXIMUM RATINGS (See NOTE)

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Voltage on any pin <br> relative to $V_{S S}$ | $\mathrm{~V}_{\text {IN }}, V_{\mathrm{OUT}}$ | -1 to +7 | V |
| Voltage on <br> relative to $V_{S S}$ | $\mathrm{~V}_{\mathrm{CC}}$ | -1 to +7 | V |
| Storage Temperature | $\mathrm{TSTG}_{\mathrm{STG}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | 1.0 | W |
| Short Circuit <br> output current | - | 50 | mA |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

> This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 - BLOCK DIAGRAM OF MB 81461B and PIN DESCRIPTION
Block Diagram


Pin Description

| Pin Number |  | Symbol | Parameter | Mode |
| :---: | :---: | :---: | :---: | :---: |
| DIP | ZIP |  |  |  |
| 1 | 7 | SAS | Serial Access Memory Strobe | Input |
| 2,3,22,23 | 8,9,4,5 | SDO to SD3 | Serial Data 1/O | 1/O |
| 4 | 10 | $\overline{T R} / \overline{O E}$ | Transfer Enable/ Output Enable | Input |
| 5,6,19,20 | 11,12,1,2 | $\begin{aligned} & \text { MD0/DQ0 } \\ & \text { to } \\ & \text { MD3/DQ3 } \end{aligned}$ | Mask Data/Data I/O | 1/0 |
| 7 | 13 | $\overline{\mathrm{ME}} / \overline{\mathrm{WE}}$ | Mask Mode Enable/Write Enable | Input |
| 8 | 14 | RAS | Row Address Strobe | Input |
| $\begin{aligned} & 17,16,15 \\ & 14,11,10 \\ & 9,13 \end{aligned}$ | $\begin{aligned} & 23,22,21 \\ & 20,17,16 \\ & 15,19 \end{aligned}$ | $A_{0}$ to $A_{7}$ | Address Input | input |
| 12 | 18 | $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage +5 V | Power Supply |
| 18 | 24 | CAS | Column Address Strobe | Input |
| 21 | 3 | $\overline{\text { SE }}$ | Serial port Enable | Input |
| 24 | 6 | $\mathrm{V}_{\text {SS }}$ | Ground | Power Supply |

## MB81461B-12 MB81461B-15

## DESCRIPTION

## DRAM OPERATION

## RAS;

This pin is used to strobe eight row-address inputs from A0 to A7 pins and is used to select the operation mode of subsequent cycle, such as DRAM operation or transfer operation (by $\overline{T R} / \overline{O E}$ and bit mask write cycle or not (by $\overline{M E} / \overline{W E}$ and MDO/DOO to MD3/DO3). Since $\overline{R A S}=$ " $L$ " is the active condition of circuit, to maintain $\overline{\text { RAS }}=$ " $H$ " (standby condition) is effective to save power dissipation.

## $\overline{\text { CAS; }}$

This pin is used to strobe eight column address inputs at the falling edge. $\overline{\mathrm{CAS}}$ pin has the function to enable and disable the output at " $L$ " and " $H$ " respectively during the read operation.
Another function of $\overline{\mathrm{CAS}}$ is to select "early write" mode conditioned by $\overline{M E} / \overline{W E}=" L "$.

## $\overline{M E} / \overline{W E}$;

This pin is used to select read or write cycle. $\overline{M E} \overline{W E}=$ " $L$ " select write mode and $\overline{M E} / \overline{W E}=$ " $H$ " select read mode. This pin is also used to enable bit mask write cycle. If $\overline{M E} / \overline{W E}=$ " $L$ " at the falling edge of $\overline{\mathrm{RAS}}$, bit mask write is enabled.

## $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$;

This pin is used to select Transfer operation or not at the falling edge of $\overline{\mathrm{RAS}}$, $\overline{T R} / \overline{O E}=$ ' $H$ " enables DRAM operation and $\overline{T R} / \overline{O E}=$ " $L$ " enables Transfer operation between DRAM and SAM. After the falling of $\overline{R A S}$ with $t_{Y H}$, this pin is used for output enable.
The $\overline{T R} / \overline{O E}$ controls the impedance of the output buffers. $\overline{T R} / \overline{O E}=$ " $H$ " forces the output buffers at high impedance state. $\overline{T R} / \overline{O E}=$ " $L$ " leads the output buffers at low impedance state. But in early write cycle, the output buffers are high impedance state even if $\overline{T R} / \overline{O E}$ is low.

## A0 to A7;

These are multiplexed address input
pins and used to select 4 bits of 262,144
memory cell locations in parallel within the MB81461B The eight row address inputs are strobed by $\overline{\operatorname{RAS}}$ and followed eight column address inputs are strobed by $\overline{\mathrm{CAS}}$. These are used to select the start address of serial access memory also.

## MD0/DO0 to MD3/DQ3

These are common I/O pins of DRAM port. I/O mode is as specified for each function mode in the truth table.

## Data Outputs:

The output buffers have three-state capability "H", "L" and "High-Z". To get valid output data on the pins, one of the read operations is selected such as "read" or "read-modify-write" mode. During a refresh cycle, either $\overline{\mathrm{RAS}}$-only or $\overline{\text { CAS }}$-before- $\overline{\mathrm{RAS}}$ mode is selected, output buffers are set in "High-Z" state.

## Data inputs:

These are used as data input pins when a data write mode such as "Early-Write", "Delayed Write" or "Read-modifyWrite" is selected. In any of the above cases, these pins are set at "High-Z" state to enable data-in without any bus conflict.
In any operation mode, read, write, refresh, transfer and their combined functions, output states "H", "L", "High-Z" are set by control signals $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$, $\overline{M E} / \overline{W E}$ and/or $\overline{T R} / \overline{O E}$. When "Bit mask write" mode is set, these pins are used as a control signal for write inhibit with MDi/DOi = " L " on the selected bit i .

## Page Mode;

The page mode operation is to strobe the column address by $\overline{\mathrm{CAS}}$ while $\overline{\mathrm{RAS}}$ is maintained at " $L$ " through all the successive memory operations if the row address doesn't change. This mode can save power dissipation and get the faster access time due to the elimination of $\overline{\text { RAS }}$ falling edge function.

## Refresh;

Refresh of the DRAM cells is performed for every 256 rows per every 4 milliseconds.
The MB81461B offers the following three types of refresh.

1) $\overline{\text { RAS-Only }}$ refresh; The $\overline{\text { RAS-Only re- }}$ fresh is performed with $\overline{\mathrm{CAS}}={ }^{\prime}$ " $H$ " condition. Strobing every 256 row addresses with $\overline{\mathrm{RAS}}$ will complete all bits of memory cell to be refreshed while all outputs are invalid due to "High -Z" state. Further $\overline{\text { RAS-only re- }}$ fresh saves the power dissipation substantially.
2) $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh; The $\overline{\mathrm{CAS}}$ -before- $\overline{\mathrm{RAS}}$ refresh offers an alternate refresh method. If $\overline{\mathrm{CAS}}$ is set low for the specified period ( $\mathrm{t}_{\mathrm{FCS}}$ ) before the falling edge of $\overline{\text { RAS, }}$, refresh control clock generator and refresh address counter are enabled, and an refresh operation is performed. After the refresh operation is performed, the refresh address counter is incremented automatically for the next $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh.
3) Hidden refresh; The hidden refresh is performed by maintaining the valid data of last read cycle at MD/DQ pins while extending $\overline{\mathrm{CAS}}$ low. The hidden refresh is equivalent to $\overline{\mathrm{CAS}}$ -before- $\overline{\mathrm{RAS}}$ refresh because $\overline{\mathrm{CAS}}$ stays low when $\overline{\mathrm{RAS}}$ goes to low in the next cycle.

## Bit Mask Write;

This mode is used when some of the bits should be inhibited to be written into cells. The bit mask write mode is executed by setting $\overline{M E} / \overline{W E}=$ " $L$ " at the falling edge of $\overline{R A S}$ during write mode (early, delayed write or read-modifywrite cycle). The bits to be masked (or inhibited to write) is determined by $M D / D Q$ state at the falling edge of $\overline{\text { RAS }}$, for example, if MDO/DQO and $\overline{M E} / \overline{W E}$ are both low at the falling edge of $\overline{\text { RAS }}$, the data on MDO/DOO pin is not written into the cell during the cycle. Refer to the Fig. 2.

EXAMPLE OF BIT MASK WRITE OPERATION

| Falling edge of $\overline{\mathrm{RAS}}$ |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ | $\overline{\mathrm{ME} / \overline{\mathrm{WE}}}$ | MDO/DQ0 | MD1/DQ1 | MD2/DQ2 | MD3/DQ3 |  |
| $H$ | H | X | X | X | X | Write enable |
|  | L | H | L | H | L | Write enable for DQ0 and DQ2 <br> Write disable for DQ1 and DQ3 |

FUNCTIONAL TRUTH TABLE FOR DRAM OPERATION

| $\overline{\text { RAS }}$ | $\overline{\mathrm{CAS}}$ | $\overline{M E / W E}$ | $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ | ADDRESSES | $\begin{aligned} & \text { MDO/DQ0 to } \\ & \text { MD3/DO3 } \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | X | X | X | X | Standby |
| L | L | H | $\mathrm{H} \rightarrow \mathrm{L}$ | Valid | Valid Data Out | Read |
| L | L | L* | $\mathrm{H} \rightarrow \mathrm{X}$ | Valid | Valid Data In | Early Write |
| L | L | $\mathrm{H} \rightarrow \mathrm{L}$ | $H \rightarrow X \rightarrow H$ | Valid | Valid Data In | Delayed Write |
| L | L | $\mathrm{H} \rightarrow \mathrm{L}$ | $\mathrm{H} \rightarrow \mathrm{L} \rightarrow \mathrm{H}$ | Valid | Valid Data Out <br> $\rightarrow$ Valid Data In | Read-Modify-Write |
| L | H | X | $\mathrm{H} \rightarrow \mathrm{X}$ | Row address | High-Z | $\overline{\text { RAS }}$ Only Refresh |
| $\mathrm{H} \rightarrow \mathrm{L}$ | L | X | $\mathrm{H} \rightarrow \mathrm{X}$ | X | High-Z | $\overline{\text { CAS-before- } \overline{\mathrm{RAS}} \text { R }}$ |

*: If $\overline{M E} / \overline{W E}=$ " $L$ " at the falling edge of $\overline{\mathrm{RAS}}$, bit mask write mode is enabled.

## TRANSFER OPERATION:

The transfer operation is featured in the MB 81461B. This mode is used to transfer simultaneously $256 \times 4$ data from DRAM to SAM or from SAM to DRAM. The direction of transfer is determined by the state of $\overline{M E} / \overline{W E}$ at the falling edge of $\overline{\operatorname{RAS}} . \overline{\mathrm{ME}} / \overline{\mathrm{WE}}=$ "' $H$ " defines the transfer from DRAM to SAM (Read Transfer Cycle) and $\overline{M E} / \overline{W E}={ }^{\prime \prime} L$ " defines the transfer from SAM to DRAM (Write Transfer Cycle).
I/O mode of SDO to SD3 determined while the transfer operation is set (TR/ $\overline{\mathrm{OE}}={ }^{\prime \prime} \mathrm{L}^{\prime \prime}$ ) conjunctioned with $\overline{\mathrm{ME}} / \overline{\mathrm{WE}}$ state.
After Read Transfer Cycle, please apply two or more SAS Clock.

## $\overline{T R} / \overline{O E} ;$

This pin is used to enable transfer oper . ation at the falling edge of $\overline{\text { RAS. }}$

## $\overline{\mathrm{ME}} \overline{\mathrm{WE}}$;

This pin is used to select the direction of transfer at the falling edge of $\overline{\mathrm{RAS}}$.

## A0 to A7;

These pins are used to select the row address of DRAM port to be transfered from or to, and the start address of SAM port for the serial read or write operation. The row address is strobed by $\overline{\mathrm{RAS}}$ and the start address is strobed by $\overline{\mathrm{CAS}}$.

## Pseudo Write Transfer:

To start serial write cycle, the SD pins must be set in input mode. To do this, write transfer cycle should be executed. The pseudo write transfer cycle is to change the SD pins into input mode without data transfer from SAM to DRAM. Refer to Fig. 3.

## Refresh during transfer cycle;

DRAM and SAM are refreshed during transfer cycle as shown below.

1) Read transfer cycle:

During read transfer cycle, the selected row address of DRAM to be transfered to SAM is refreshed. SAM data are kept by applying 256 SAS clocks within 4 ms after the read transfer cycle.
2) Write transfer cycle:

During write transfer cycle, the new data are written from SAM to DRAM and this row address should be refreshed within 4 ms .
But SAM data are not refreshed during write transfer cycle. Therefore, the SAM refresh (applying 256 SAS clocks within 4 ms ) must be executed. Especially, when the write transfer cycle is executed continuously, 256 SAS clock should be applied within 4 ms .

## SERIAL ACCESS OPERATION:

The MB 81461 Bhas 256 words by 4 bits Serial Acess Memory (SAM) corresponding to 64 K words by 4 bits DRAM and the fast serial read/write access is achieved by SAM architecture. Read or write cycle is determined when the last read or write transfer operation is executed. If the last transfer operation was read transfer, the serial read cycle is performed until the next write or pseudo write transfer cycle is executed. On the other hand, if the last transfer operation was write or pseudo write or pseudo write transfer, the serial write cycle is performed. In the serial write operation, 256 words by 4 bits data stored in the SAM can be transfered to DRAM under $\overline{S E}=" L "$ condition, and $\overline{S E}=$ " $H$ " condition disables data transfer from SAM to DRAM. The serial access operation can be done asynchronously from DRAM port.

## SAS;

This pin is used as a shift clock for SAM port. The serial access is triggered by the rising edge of SAS. In the write cycle, the data of the SD pins are strobed by the rising edge of SAS and written into the selected cell. In the read cycle, out-
put data become valid after $\mathrm{t}_{\text {SAC }}$ from the rising edge of SAS and the data remain valid until the next cycle is defined. The SAS clock increments the SAM address automatically. When the SAM address exceeds \#255 (Most Significant Address) it returnes to \#0 (Least Significant Address).

## $\overline{S E} ;$

This pin is used to enable serial access operation by bit to bit. $\overline{\mathrm{SE}}=$ " $H$ " disables serial access operation. In the serial read operation, this pin is used for output enable, i.e., $\overline{S E}=$ ' $H$ " leads SD pins to "High- $Z$ " state. $\overline{S E}=$ " $L$ " leads SD pins to valid data with specified access time. In the serial write operation, this pin works as write enable control pin.

## SD0 to SD3;

These are used as data input/output pins for SAM port. Input or output mode is determined by last occured transfer operation, if last transfer operation was read transfer mode, they are output mode. If the write transfer mode was set, SD pins are enabled to write data into SAM.

## Refresh;

Since the SAM is constructed by $d y$ namic circuitry, the refresh is necessary to maintain the data in it. The refresh of SAM must be done by 256 cycles of SAS clock $/ 4 \mathrm{~ms}$ in either output or input mode. $\overline{S E}=$ " $H$ " allows refresh of SAM with SD pins at "High-Z" state.

## Real Time Read Transfer;

This feature is applicable to obtain valid
data continuously when row address is changed without any timing loss from the last bit of previous row to the first bit of new row. Data transfer from DRAM to SAM is triggered by rising edge of $\overline{T R} / \overline{O E}$ after the preparation of internal circuit for this operation, while SAM port can continue read operation asynchronously from the above mentioned internal move. Once $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ returns to " H " with the restricted timing specification $t_{T S L}$ and ${ }^{\text {tTSD }}$ refered to SAS clock, SD pins can get the valid output data continuously as shown in Fig. 4. The key issue to achieve this feature is to apply SAS clock continuously with the timing consideration to the rising edge of $\overline{T R} / \overline{O E}$.

FUNCTIONAL TRUTH TABLE FOR SERIAL ACCESS (Asynchronous from DRAM port)

| Falling edge of $\overline{\mathrm{RAS}}$ |  | SAS | $\overline{\mathrm{SE}}$ | SDO to SD3 | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{TR} / \overline{\mathrm{OE}}}$ | $\overline{\mathrm{ME}} \overline{\mathrm{WE}}$ |  |  |  |  |
| H | X | Clock | L | Input/Output* | Sequential access enable |
|  | Clock | H | Input/Output ${ }^{*}$ | Sequential access disable |  |

*: The read or write operation of SAM port is pre-determined by the last occurred transfer cycle. Input mode is for write operation. Output mode is for read operation.

X; Don't Care

Fig. 2 - EXAMPLE OF BIT MASK WRITE OPERATION


Fig. 3 - EXAMPLE OF PSEUDO WRITE TRANSFER CYCLE

*The DRAM data of this row address are refreshed during pseudo write transfer cycle.


## RECOMMENDED OPERATING CONDITIONS <br> (Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Operating Temperature |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5.0 | 5.5 | V |  |
|  | $\mathrm{~V}_{\mathrm{SS}}$ | 0 | 0 | 0 | V |  |
| Input High Voltage | $\mathrm{V}_{I H}$ | 2.4 |  | 6.5 | V |  |
| Input Low Voltage | $\mathrm{V}_{I \mathrm{~L}}$ | -2.0 |  | 0.8 | V |  |

CAPACITANCE $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Paramter | Symbol | Typ | Max |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | DIP | ZIP |  |
| Input Capacitance (A0 to A7) | $\mathrm{C}_{\text {IN } 1}$ |  | 7 | 8 | pF |
| Input Capacitance ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{ME}} / \overline{\mathrm{WE}}, \overline{\mathrm{SE}}, \overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ ) | $\mathrm{C}_{\text {IN } 2}$ |  | 10 | 12 | pF |
| Input Capacitance (SAS) | $\mathrm{C}_{\text {IN } 3}$ |  | 7 | 7 | pF |
| Input/Output Capacitance (MDO/DQ0 to MD3/DQ3) | $\mathrm{C}_{101}$ |  | 7 | 8 | pF |
| Input/Output Capacitance (SD0 to SD3) | $\mathrm{C}_{102}$ |  | 7 | 8 | pF |

AC TEST CONDITIONS


## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter |  | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SAM STANDBY $\overline{S E}=V_{I H}$, SAS $=V_{I L}$ |  |  |  |  |  |
| OPERATING CURRENT* <br> Average power supply current $\left(\overline{\text { RAS }}, \overline{C A S}\right.$ cycling; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB 81461B-12 | ${ }^{\text {cc } 1}$ |  | 95 | mA |
|  | MB 81461B-15 |  |  | 85 |  |
| STANDBY CURRENT <br> Power supply current ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$ ) |  | ${ }^{\text {cce2 }}$ |  | 20 | mA |
| REFRESH CURRENT 1* <br> Average power supply current ( $\overline{C A S}=V_{I H}, \overline{R A S}$ cycling; $t_{R C}=$ min) | MB 81461B-12 | $\mathrm{I}_{\text {cc3 }}$ |  | 77 | mA |
|  | MB 81461B-15 |  |  | 70 |  |
| PAGE MODE CURRENT* <br> Average power supply current $\left(\overline{R A S}=V_{I L}, \overline{C A S}=\right.$ cycling, $\left.t_{P C}=\min \right)$ | MB 81461B-12 | $\mathrm{I}_{\mathrm{CC} 4}$ |  | 50 | mA |
|  | MB 81461B-15 |  |  | 45 |  |
| REFRESH CURRENT 2* <br> Average power supply current ( $\overline{\mathrm{CAS}}$-before $-\overline{\mathrm{RAS}} ; \mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB 81461B-12 | $I_{\text {CC5 }}$ |  | 77 | mA |
|  | MB 81461B-15 |  |  | 70 |  |
| TRANSFER MODE CURRENT <br> Average power supply current ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ cycling; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB 81461B-12 | $I_{\text {cce }}$ |  | 110 | mA |
|  | MB 81461B-15 |  |  | 100 |  |
| SAM ACTIVE $\overline{S E}=V_{\text {IL }}, \mathrm{t}_{\text {SC }}=\min$ |  |  |  |  |  |
| OPERATING CURRENT* <br> Average power supply current ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ cycling; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB 81461B-12 | $\mathrm{I}_{\mathrm{CC7}}$ |  | 130 | mA |
|  | MB 81461B-15 |  |  | 110 |  |
| STANDBY CURRENT <br> Power supply current $\left(\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}\right)$ | MB 81461B-12 | Icc8 |  | 50 | mA |
|  | MB 81461B-15 |  |  | 40 |  |
| REFRESH CURRENT 1* <br> Average power supply current ( $\overline{C A S}=V_{I H}, \overline{R A S}$ cycling; $\left.t_{R C}=m i n\right)$ | MB 81461B-12 | $\mathrm{I}_{\mathrm{cc} 9}$ |  | 112 | mA |
|  | MB 81461B-15 |  |  | 95 |  |
| PAGE MODE CURRENT* <br> Average power supply current $\left(\overline{\mathrm{RAS}}=\mathrm{V}_{I L}, \overline{\mathrm{CAS}}\right.$ cycling, $\mathrm{t}_{\text {PC }}=\mathrm{min}$ ) | MB 81461B-12 | $I_{\text {CC10 }}$ |  | 85 | mA |
|  | MB 81461B-15 |  |  | 70 |  |
| REFRESH CURRENT 2* <br> Average power supply current ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}} ; \mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB 81461B-12 | $\mathrm{I}_{\mathrm{CC11}}$ |  | 112 | mA |
|  | MB 81461B-15 |  |  | 95 |  |
| TRANSFER MODE CURRENT <br> Average power supply current $\left(\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}\right.$ cycling; $\left.\mathrm{t}_{\mathrm{RC}}=\mathrm{min}\right)$ | MB 81461B-12 | $\mathrm{ICCl2}$ |  | 145 | mA |
|  | MB 81461B-15 |  |  | 125 |  |

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| INPUT LEAKAGE CURRENT <br> Input leakage current, any input $\left(0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V}\right.$, <br> $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, all other pins not under <br> test $=0 \mathrm{~V})$ | $\mathrm{I}_{1(\mathrm{~L})}$ | -10 | 10 | $\mu \mathrm{~A}$ |
| OUTPUT LEAKAGE CURRENT <br> (Data out is disabled, $\left.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{OUT}} \leq 5.5 \mathrm{~V}\right)$ | $\mathrm{I}_{\mathrm{O}(\mathrm{L})}$ | -10 | 10 | $\mu \mathrm{~A}$ |
| OUTPUT LEVELS <br> Output high voltage $\quad\left(I_{\mathrm{OH}}=-5 \mathrm{~mA} /-2 \mathrm{~mA}\right.$ for DQi/SDi) <br> Output low voltage <br> $\left(I_{\mathrm{OL}}=4.2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ | 2.4 | V |  |

Note: $I_{\text {CC }}$ is dependent on output loading and cycle rates. Specified values are obtained with the output open.

## AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) NOTES 123

| Parameter NOTES | Symbol | MB 81461B-12 |  | MB 81461B-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Time between Refresh (RAM/SAM) | $t_{\text {REF }}$ |  | 4 |  | 4 | ms |
| Random Read/Write Cycle Time | $\mathrm{t}_{\mathrm{RC}}$ | 230 |  | 260 |  | ns |
| Read-Modify-Write Cycle Time | $t_{\text {RWC }}$ | 305 |  | 345 |  | ns |
| Page Mode Cycle Time | $t_{\text {PC }}$ | 120 |  | 145 |  | ns |
| Page Mode Read-Modify-Write Cycle Time | $t_{\text {PRWC }}$ | 195 |  | 225 |  | ns |
| Access Time from $\overline{\mathrm{RAS}} 46$ | $t_{\text {RAC }}$ |  | 120 |  | 150 | ns |
| Access Time from $\widehat{\text { CAS }}$ | ${ }^{\text {t }}$ CAC |  | 60 |  | 75 | ns |
| Output Buffer Turn Off Delay | $\mathrm{t}_{\mathrm{OFF}}$ | 0 | 25 | 0 | 35 | ns |
| Transition Time | $\mathrm{t}_{\mathrm{T}}$ | 3 | 50 | 3 | 50 | ns |
| $\widehat{\text { RAS Precharge Time }}$ | $\mathrm{t}_{\mathrm{RP}}$ | 90 |  | 100 |  | ns |
| $\overline{\text { RAS Pulse Width }}$ | $t_{\text {RAS }}$ | 120 | 60000 | 150 | 60000 | ns |
| $\overline{\mathrm{RAS}}$ Hold Time | $\mathrm{t}_{\text {RSH }}$ | 60 |  | 75 |  | ns |

## AC CHARACTERISTICS

| Parameter NOTES | Symbol | MB 81461B-12 |  | MB 81461B-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\overline{\mathrm{CAS}}$ Precharge Time (Normal cycle) | ${ }^{\text {CPPN }}$ | 40 |  | 50 |  | ns |
| $\overline{\text { CAS Precharge Time }}$ (Page mode only) | $\mathrm{t}_{\mathrm{CP}}$ | 50 |  | 60 |  | ns |
| $\overline{\text { CAS Precharge Time }}$ ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ ) | ${ }^{\text {c }}$ CPR | 25 |  | 30 |  | ns |
| $\overline{\text { CAS Pulse Width }}$ | ${ }^{\text {t CAS }}$ | 60 | 60000 | 75 | 60000 | ns |
| $\overline{\mathrm{CAS}}$ Hold Time | ${ }_{\text {t CSH }}$ | 120 |  | 150 |  | ns |
| $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delay Time 78 | $\mathrm{t}_{\mathrm{RCD}}$ | 22 | 60 | 25 | 75 | ns |
| $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Set Up Time | $t_{\text {crs }}$ | 10 |  | 10 |  | ns |
| Row Address Set Up Time | $t_{\text {ASR }}$ | 0 |  | 0 |  | ns |
| Row Address Hold Time | $t_{\text {RAH }}$ | 12 |  | 15 |  | ns |
| Column Address Set Up Time | ${ }^{\text {tasc }}$ | 0 |  | 0 |  | ns |
| Column Address Hold Time | $\mathrm{t}_{\text {CAH }}$ | 20 |  | 25 |  | ns |
| Read Command Set Up Time | $\mathrm{t}_{\text {RCS }}$ | 0 |  | 0 |  | ns |
| Read Command Hold Time <br> Referenced to $\overline{\mathrm{RAS}}$ | $\mathrm{t}_{\text {RRH }}$ | 20 |  | 20 |  | ns |
| Read Command Hold Time <br> Referenced to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\mathrm{RCH}}$ | 0 |  | 0 |  | ns |
| Write Command Set Up Time | $t_{\text {wcs }}$ | -5 |  | -5 |  | ns |
| Write Command Hold Time | ${ }^{\text {W }}$ WCH | 30 |  | 35 |  | ns |
| Write Command Pulse Width | ${ }_{\text {t }}^{\text {W }}$ P | 30 |  | 35 |  | ns |
| Write Command to $\overline{\mathrm{RAS}}$ Lead Time | $t_{\text {RWL }}$ | 40 |  | 45 |  | ns |
| Write Command to $\overline{\mathrm{CAS}}$ Lead Time | ${ }^{\text {c }}$ CWL | 40 |  | 45 |  | ns |
| Data In Set Up Time | tos | 0 |  | 0 |  | ns |
| Data In Hold Time | ${ }^{\text {D }}$ H | 30 |  | 35 |  | ns |
| Access Time from $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ E | toen |  | 35 |  | 40 | ns |
| $\overline{T R} / \overline{O E}$ to Data In Delay Time | ${ }^{\text {t O E D }}$ | 25 |  | 30 |  | ns |

manmant

## AC CHARACTERISTICS

| Parameter NOTES | Symbol | MB 81461B-12 |  | MB 81461B-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Output Buffer Turn Off Delay from $\overline{T R} / \overline{O E}$ | toez | 0 | 25 | 0 | 30 | ns |
| $\overline{\mathrm{TR}} / \overline{\mathrm{OE}}$ Hold Time Referenced to $\overline{\mathrm{ME}} / \overline{\mathrm{WE}}$ | toen | 0 |  | 0 |  | ns |
| $\overline{T R} / \overline{O E}$ to $\overline{R A S}$ inactive Set Up Time | toes | 0 |  | 0 |  | ns |
| Data In to CAS Delay Time 16 | toze | 0 |  | 0 |  | ns |
| Data In to $\overline{T R} / \overline{O E}$ Delay Time 16 | $\mathrm{t}_{\text {Dzo }}$ | 0 |  | 0 |  | ns |
| Refresh Set Up Time Referenced to $\overline{\mathrm{RAS}}$ ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ ) | $\mathrm{t}_{\mathrm{FCS}}$ | 25 |  | 30 |  | ns |
| Refresh Hold Time Referenced to $\overline{\mathrm{RAS}}$ ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ ) | ${ }^{\text {t }}$ CH | 25 |  | 30 |  | ns |
| $\overline{\mathrm{RAS}}$ Precharge to $\overline{\mathrm{CAS}}$ Active Time | $t_{\text {RPC }}$ | 20 |  | 20 |  | ns |
| Serial Clock Cycle Time | ${ }^{\text {tsc }}$ | 40 | 50000 | 60 | 50000 | ns |
| Access Time from SAS 10 | ${ }^{\text {t }}$ SAC |  | 40 |  | 60 | ns |
| Access Time from $\overline{\mathrm{SE}}$ | $t_{\text {SEA }}$ |  | 40 |  | 50 | ns |
| SAS Precharge Time | $\mathrm{t}_{\text {SP }}$ | 10 |  | 20 |  | ns |
| SAS Pulse Width | $\mathrm{t}_{\text {SAS }}$ | 10 |  | 20 |  | ns |
| $\overline{\text { SE }}$ Precharge Time | $\mathrm{t}_{\text {SEP }}$ | 25 |  | 45 |  | ns |
| $\overline{\text { SE Pulse Width }}$ | $t_{\text {SE }}$ | 25 |  | 45 |  | ns |
| Serial Data Out Hold Time after SAS High | ${ }^{\text {t }}$ SOH | 10 |  | 10 |  | ns |
| Serial Output Buffer Turn Off Delay from $\overline{\mathrm{SE}}$ | $t_{\text {SEE }}$ | 0 | 25 | 0 | 30 | ns |
| Serial Data In Set Up Time 11 | $\mathrm{t}_{\text {SDS }}$ | 0 |  | 0 |  | ns |
| Serial Data in Hold Time 11 | ${ }^{\text {tson }}$ | 20 |  | 25 |  | ns |

## AC CHARACTERISTICS

| Parameter | NOTES | Symbol | MB 81461B-12 |  | MB 81461B-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
|  Set Up Time |  | ${ }^{\text {t }}$ S | 0 |  | 0 |  | ns |
| Transfer Command (TR) to $\overline{\text { RAS }}$ Hold Time |  | $t_{\text {RTH }}$ | 90 |  | 110 |  | ns |
| Write Transfer Command ( $\overline{\mathrm{TR} \text { ) to }}$ $\overline{\text { RAS }}$ Hold Time | 12 | $\mathrm{t}_{\text {RTHW }}$ | 12 |  | 15 |  | ns |
| Transfer Command ( $\overline{\mathrm{TR}}$ ) to $\overline{\mathrm{CAS}}$ Hold Time |  | ${ }^{\text {c }}$ CTH | 30 |  | 35 |  | ns |
| Transfer Command (TR) to SAS Lead Time |  | ${ }^{\text {t }}$ TSL | 5 |  | 10 |  | ns |
| Transfer Command (TR) to $\overline{\mathrm{RAS}}$ Lead Time | 17 | $t_{\text {tr } R L}$ | 25 |  | 35 |  | ns |
| Transfer Command (TR) Hold Time from $\overline{R A S}$ | 17 | ${ }^{\text {t }}$ TRRH | 25 |  | 35 |  | ns |
| First SAS Edge to Transfer Command Delay Time |  | ${ }^{\text {tiso }}$ | 25 |  | 35 |  | ns |
| $\overline{\mathrm{ME}} / \overline{\mathrm{WE}}$ to $\overline{\mathrm{RAS}}$ Set Up Time |  | ${ }^{\text {W WSR }}$ | 0 |  | 0 |  | ns |
| $\overline{\mathrm{ME}} / \overline{\mathrm{WE}}$ to $\overline{\mathrm{RAS}}$ Hold Time |  | $t_{\text {RWH }}$ | 12 |  | 15 |  | ns |
| Mask Data (MD) to $\overline{\mathrm{RAS}}$ Set Up Time |  | $\mathrm{t}_{\text {MS }}$ | 0 |  | 0 |  | ns |
| Mask Data (MD) to $\overline{\text { RAS }}$ Hold Time |  | $\mathrm{t}_{\mathrm{MH}}$ | 35 |  | 45 |  | ns |
| Serial Output Buffer Turn Off Delay from RAS | 12 | $t_{\text {sDZ }}$ | 10 | 60 | 10 | 75 | ns |
| Serial Output Buffer Turn On Delay from RAS | 13 | $t_{\text {SRO }}$ | 0 |  | 0 |  | ns |
| SAS to $\overline{\mathrm{RAS}}$ Set Up Time | 11 | ${ }^{\text {tsRS }}$ | 40 |  | 60 |  | ns |
| $\overline{\mathrm{RAS}}$ to SAS Delay Time | 12 | ${ }^{\text {SRRD }}$ | 30 |  | 45 |  | ns |
| Serial Data Input to $\overline{\text { SE }}$ Delay Time |  | $t_{\text {SZE }}$ | 0 |  | 0 |  | ns |
| Serial Data Input Delay from $\overline{\mathrm{RAS}}$ | 12 | ${ }^{\text {tsod }}$ | 60 |  | 75 |  | ns |

## AC CHARACTERISTICS

| Parameter | NOTES | Symbol | MB 81461B-12 |  | MB 81461B-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| Serial Data Input to $\overline{\mathrm{RAS}}$ Delay Time | 13 | $\mathrm{t}_{\text {szs }}$ | 0 |  | 0 |  | ns |
| Pseudo Transfer Command ( $\overline{\mathrm{SE}}$ ) to RAS Set up Time | 14 | $t_{\text {ESR }}$ | 0 |  | 0 |  | ns |
| Pseudo Transfer Command ( $\overline{\mathrm{SE}}$ ) to $\overline{\text { RAS }}$ Hold Time | 14 | $t_{\text {REH }}$ | 12 |  | 15 |  | ns |
| Serial Write Enable Set up Time | 11 | $t_{\text {sws }}$ | 20 |  | 30 |  | ns |
| Serial Write Enable Hold Time | 11 | $t_{\text {swh }}$ | 80 |  | 120 |  | ns |
| Serial Write Disable Set Up Time | 11 | $t_{\text {swis }}$ | 20 |  | 30 |  | ns |
| Serial Write Disable Hold Time | 11 | ${ }^{\text {tSWIH }}$ | 40 |  | 60 |  | ns |
| Asynchronous Command ( $\overline{\mathrm{TR} \text { ) to }}$ RAS Set Up Time |  | $t_{Y S}$ | 0 |  | 0 |  | ns |
| Asynchronous Command ( $\overline{\mathrm{TR} \text { ) to }}$ $\overline{\text { RAS }}$ Hold Time |  | ${ }^{\text {tri }}$ | 12 |  | 15 |  | ns |
| Time between Transfer | 15 | $\mathrm{t}_{\text {REFT }}$ |  | 4 |  | 4 | ms |

## NOTES:

1 An initial pause of $200 \mu$ s is required after power-up followed by any 8 RAS, 8 transfer, and 8 SAS cycle before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycle are required.
2. $A C$ characteristics assume.
$3 \mathrm{~V}_{I H}(\min )$ and $L_{I L}(\max )$ are reference levels for measuring timing of input signals. Also, transition times are measured between $\mathrm{V}_{1 \mathrm{H}}(\min )$ and $\mathrm{V}_{\mathrm{IL}}(\max )$.
4 Assumes that $t_{R C D} \leq t_{R C D}$ (max). If $t_{R C D}$ is greater than the maximum recommended value shown in this table, $\mathrm{t}_{\text {RAC }}$ will be increased by the amount that $\mathrm{t}_{\mathrm{RCD}}$ exceeds the value shown.
5. Assumes that $t_{R C D} \geq t_{R C D}$ (max).

6 Measured with a load equivalent to 2 TTL loads and 100pF.
7. Operation within the $\mathrm{t}_{\mathrm{RCD}}$ (max) limit insures that $t_{\text {RAC }}$ (max) can be met. $t_{\text {RCD }}$ (max) is specified as a reference point only; if $\mathrm{t}_{\mathrm{RCD}}$ is greater than the specified $t_{R C D}$ (max) limit, then access time is controlled exclusively by $\mathrm{t}_{\mathrm{CAC}}$.
$8 \mathrm{t}_{\mathrm{RCD}}(\mathrm{min})=\mathrm{t}_{\mathrm{RAH}}(\min )+2 \mathrm{t}_{\mathrm{T}}\left(\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}\right)+\mathrm{t}_{\mathrm{ASC}}(\mathrm{min})$
9 Either $t_{\text {RRH }}$ or $t_{\text {RiCH }}$ must be satisfied for a read cycle.
10 Measured with a load equivalent to 2 TTL loads and 50pF.
11 Input mode only
12 Write transfer and pseuso write transfer only.
13 Read transfer only in the case that the previous transfer was write transfer.
14 Pseudo write transfer only.
15 If $t_{\text {REFT }}$ is not satisfied, 8 transfer and 8 SAS cycles before proper device operation is needed.
16 Either $\mathrm{t}_{\mathrm{DZC}}$ or $\mathrm{t}_{\mathrm{Dz}}$ must be satisfied.
17 This timing specification is different from that of MB 81461.


Note 1) When $\overline{M E} / \overline{W E}=$ " $H$ ", all data on the MD/DQ can be written into the cell.
When $\overline{M E} / \overline{W E}=$ " $L$ "', the data on the $M D / D Q$ are not written (masked) except for when MD/DO = ' $H$ " at the falling edge of $\overline{\mathrm{RAS}}$.


Note 1) When $\overline{M E} / \overline{W E}=$ " $H$ ", all data on the MD/DQ can be written into the cell.
When $\overline{M E} / \overline{W E}=$ " $L$ ", the data on the MD/DQ are not written (masked) except for when MD/DO = " $H$ " at the falling edge of $\overline{\mathrm{RAS}}$.
Note 2) When $\overline{T R} / \overline{O E}$ is kept " $H$ " through a cycle, the MD/DO are kept High-Z state.


Note 1) When $\overline{M E} / \overline{W E}=$ " $H$ ", all data on the MD/DQ can be written into the cell.
When $\overline{M E} / \overline{W E}=$ " $L$ ", the data on the MD/DQ are not written (masked) except for when MD/DQ $=$ " $H$ " at the falling edge of $\overline{\mathrm{RAS}}$.


Note 1) When $\overline{M E} / \overline{W E}=$ " $H$ ", all data on the MD/DQ can be written into the cell.
When $\overline{M E} / \overline{W E}=$ " $L$ ", the data on the MD/DQ are not written (masked) except for when MD/DQ = " $H$ " at the falling edge of $\overline{\mathrm{RAS}}$.


Note 1) When $\overline{M E} / \overline{W E}=$ " $H$ ", all data on the MD/DQ can be written into the cell.
When $\overline{M E} / \overline{W E}=$ " $L$ ", the data on the MD/DQ are not written (masked) except for when MD/DQ = " $H$ " at the falling edge of $\overline{\mathrm{RAS}}$.
Note 2) When $\overline{T R} / \overline{O E}$ is kept " $H$ " through a cycle, the MD/DQ are kept High-Z state.


Note 1) When ME/WE $=$ " H ", all data on the MD/DQ can be written into the cell.
When $\overline{M E} / \overline{W E}=$ " $L$ ", the data on the MD/DQ are not written (masked) except for when $M D / D Q=$ " $H$ " at the falling edge of $\overline{\mathrm{RAS}}$.



*: In the case that the previous transfer is read transfer.
**: If $\overline{\mathrm{SE}}$ is low, the valid data will appear within $\mathrm{t}_{\text {SAC }}$ or $\mathrm{t}_{\text {SEA }}$.
***: These parameters are different from that of MB 81461.


3

[^22]
*; In the case that the previous transfer is write transfer.
**; If $\overline{\mathrm{SE}}$ is high these data are not written into the SAM.

*: If $\overline{S E}$ is high, these data are not written into SAM.
**: If $\overline{S E}$ is high, SD (SD0 to SD3) are in High-Z state after tsEz. If $\overline{S E}$ becomes low, the valid data will appear meeting $t_{S A C}$ and $t_{S E A}$.




Fig. 5 - CURRENT WAVEFORM ( $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )


Fig. 5 - CURRENT WAVEFORM $\left(V_{C C}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)($ cont'd)


## TYPICAL CHARACTERISTICS CURVES

Fig. 6 - NORMALIZED ACCESS TIME vs SUPPLY VOLTAGE


Fig. 8 - OPERATING CURRENT
vs CYCLE RATE


Fig. 10 - OPERATING CURRENT vs AMBIENT TEMPERATURE


Fig. 7 - NORMALIZED ACCESS TIME vs AMBIENT TEMPERATURE


Fig. 9 - OPERATING CURRENT vs SUPPLY VOLTAGE


Fig. 11 - STANDBY SURRENT vs SUPPLY VOLTAGE


Fig. 12 - STANDBY CURRENT vs AMBIENT TEMPERATURE


Fig. 14 - REFRESH CURRENT 1


Fig. 16 - PAGE MODE CURRENT vs SUPPLY VOLTAGE


Fig. 13 - REFRESH CURRENT 1 vs CYCLE RATE


Fig. 15 - PAGE MODE CURRENT


Fig. 17 - REFRESH CURRENT 2 vs CYCLE RATE


Fig. 18 - REFRESH CURRENT 2


Fig. 20 - TRANSFER MODE CURRENT


Fig. 22 - RAM STANDBY/SAM ACTIVE CURRENT vs SUPPLY VOLTAGE


Fig. 19 - TRANSFER MODE CURRENT


Fig. 21 - RAM STANDBY/SAM ACTIVE CURRENT vs CYCLE RATE


Fig. 23 - RAM STANDBY/SAM ACTIVE CURRENT vs AMBIENT TEMPERATURE


Fig. 24 - ADDRESS AND DATA (DQ AND SD) INPUT VOLTAGE vs SUPPLY VOLTAGE



Fig. 26 - $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{ME}} / \overline{\mathrm{WE}}, \overline{T R} / \overline{\mathrm{OE}}, \overline{\mathrm{SE}}, \mathrm{SAS}$ INPUT VOLTAGE vs SUPPLY VOLTAGE


Fig. 28 - ACCESS TIME (RAM) vs LOAD CAPACITANCE


Fig. 25 - ADDRESS AND DATA (DQ AND SD) INPUT VOLTAGE vs SUPPLY VOLTAGE


Fig. 27 - $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{ME}} / \overline{W E}, \overline{\mathrm{TR}} / \overline{\mathrm{OE}}, \overline{\mathrm{SE}}$, SAS INPUT VOLTAGE vs AMBIENT TEMPERATURE
' $\exists \mathrm{M} / \exists W$ 'S SVO 'S甘y '7! $\wedge$ aN甘 $\mathrm{HI}_{\wedge}$


Fig. 29 - ACCESS TIME (SAM) vs LOAD CAPACITANCE


Fig. 30 - DO OUTPUT CURRENT vs DO OUTPUT VOLTAGE


Fig. 32 - DQ OUTPUT CURRENT vs DO OUTPUT VOLTAGE


Fig. 34 - SUBSTRATE VOLTAGE $V_{\text {SUB, }}$ SUBSTATE $V_{\text {SUB, SUPPLY }}$

DURING POWER UP


Fig. 31 - SD OUTPUT CURRENT vs SD OUTPUT VOLTAGE


Fig. 33 - SD OUTPUT CURRENT vs SD OUTPUT VOLTAGE

$\mathrm{V}_{\mathrm{OL}}$, SD OUTPUT VOLTAGE (V)

## PACKAGE DIMENSIONS

PLASTIC DIP (Suffix: -P) PLASTIC ZIP (Suffix: -PSZ)


## MB81C4251-10/-12/-15

## 1,048,576 BIT DUAL PORT CMOS DYNAMIC RAM

## 262,144 X 4 Bit Dual Port CMOS Dynamic RAM

The Fujitsu MB81C4251 is a fully decoded dual port CMOS Dynamic RAM (DRAM) organized as 262,144 words by 4 bits dynamic RAM port and 512 words by 4 bits serial access memory (SAM) port. The MB81C4251 is ideally suited for mainframes, video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Multiplexed row and column address inputs permit the MB81C4251 to behoused in 400mil wide 28 pin DIP, SOJ and ZIP. Pin outs conformed to the JEDECapproved pinout. The MB81C4251 features a Bit Masked Write operation whereby the user can inhibit writing to particular bits.

The MB81C4251 is fabricated using silicon gate CMOS and Fujitsu's advanced triple-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

## PRODUCT LINE \& FEATURES

| Parameter |  | MB81C4251-10 | MB81C4251-12 | MB81C4251/ 15 |
| :---: | :---: | :---: | :---: | :---: |
| Access Time | DRAM | 100 ns max. | 120ns max. | 150ns max. |
|  | SAM | 30 ns max . | 40ns max. | 60 ns max. |
| Cycle Time | DRAM | 180 ns min . | 210 ns min . | 260 ns min . |
|  | SAM | 30 ns min . | 40ns min. | 60 ns min . |
| Power Dissipation | DRAM ; Active SAM ; Standby | 450mW max. | 400mW max. | 350mW max. |
|  | DRAM ; Standby SAM ; Active | 330 mW max. | 280mW max. | 250mW max. |
|  | DRAM ; Standby SAM ; Standby | 22 mW max. |  |  |

- Dual port organization 262,144 words $\times 4$ bits (DRAM port) 512 words $\times 4$ bits (SAM port)
- Silicon gate, CMOS, 1 transistor cell
- Single +5 V power supply, $+/-0.5 \mathrm{~V}$ tolerance
- All inputs and outputs are TTL compatible
- 512 refresh cycles every 8.2 ms
- Bi-directional data transfer capability
- Fast serial access asynchronous to DRAM
- expect transfer operation
- Addressable start location(TAP) on serial shift register
- Realtime Read Transfer capability
- Bit Masked Write Mode capability
- I/O switch by transfer cycle
- Fast page Mode, Read-Modify-Write
capability
- $\overline{\text { RAS }}$ only, $\overline{\text { CAS-before- }} \overline{\text { RAS }}$, or Hidden Refresh


## ABSOLUTE MAXIMUM RATINGS (see NOTE)

| Parameter | Symbol | Value: | Unit |
| :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage of V cc supply relative to VSS | $V_{\text {cc }}$ | -1 to +7 | V |
| Power Dissipation | PD | 1.0 | W |
| Short Circuit Output Current | Iout | 50 | mA |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## MB81C4253-10/-12/-15

## 1,048,576 BIT DUAL PORT CMOS DYNAMIC RAM

## 262,144 X 4 Bit Dual Port CMOS Dynamic RAM

The Fujitsu MB81C4253 is a fully decoded dual port CMOS Dynamic RAM (DRAM) organized as 262,144 words by 4 bits dynamic RAM port and 512 words by 4 bits serial access memory (SAM) port. The MB81C4253 is ideally suited for mainframes, video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Multiplexed row and column address inputs permit the MB81C4253 to behoused in 400 mil wide 28 pin DIP, SOJ and ZIP. Pin outs conformed to the JEDEC approved pinout. The MB81C4253 features a Bit Masked Write operation whereby the user can inhibit writing to particular bits, Flash Write operation which is suitable for fast clear, and Mask Write Transfer operation whrereby the user can inhibit write transfer from SAM to RAM per plane.
The MB81C4253 is fabricated using silicon gate CMOS and Fujitsu's advanced triple-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

## PRODUCT LINE \& FEATURES

| Paramete\% |  | MB84C4253, 10 | MB81C4253-12 | MB81C4253-15. |
| :---: | :---: | :---: | :---: | :---: |
| Access Time | DRAM | 100ns max. | 120ns max. | 150ns max. |
|  | SAM | 30ns max. | 40ns max. | 60ns max. |
| Cycle Time | DRAM | $180 \mathrm{~ns} \mathrm{min}$. | $210 n s \mathrm{~min}$. | 260 ns min . |
|  | SAM | 30 ns min. | 40ns min. | 60 ns min. |
| Power Dissipation | DRAM ; Active SAM ; Standby | 450mW max. | 400mW max. | 350mW max. |
|  | DRAM ; Standby SAM; Active | 330 mW max. | 280 mW max. | 250mW max. |
|  | DRAM ; Standby SAM ; Standby | 22 mW max. |  |  |

- Dual port organization 262,144 words $\times 4$ bits (DRAM port) 512 words $\times 4$ bits (SAM port)
- Silicon gate, CMOS, 1 transistor cell
- Single +5 V power supply, $+1-0.5 \mathrm{~V}$ tolerance
- All inputs and outputs are TTL compatible
- 512 refresh cycles every 8.2 ms
- Bi-directional data transfer capability
- Fast serial access asynchronous to DRAM expect transfer operation

Addressable start location(TAP) on serial

- shift register
- Realtime Read Transfer capability
- Mask Write Transfer capability
- Bit Masked Write Mode capability
- I/O switch by transfer cycle
- Fast page Mode, Read-Modify-Write

Flash Write capability

- $\overline{R A S}$ only, $\overline{\text { CAS-before- }-\overline{R A S}}$, or Hidden Refresh


## ABSOLUTE MAXIMUM RATINGS (see NOTE)

| Parameter | Symbol | Value: | Unit |
| :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage of UC supply relative to VSS | $V_{\text {cc }}$ | -1 to +7 | V |
| Power Dissipation | PD | 1.0 | W |
| Short Circuit Output Current | l Out | 50 | mA |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## MB81C1501

1,175,040 BIT 3 PORT CMOS DYNAMIC FIELD MEMORY

## 1M Bit 3 Port CMOS Dynamic Field Memory

## FEATURES

- 3 port organization

293,760 words $\times 4$ bit $\times 1$ (Serial Write Port) 293,760 words x 4bit x 2 (Serial Read Port)

- Silicon gate, CMOS, 1 transistor cell
- Single $+5 \mathrm{~V}+/-10 \%$ supply
- All inputs and outputs are TTL compatible
- 293,760 bit refresh cycle / 21 ms
- Asynchronous operation between 3 ports
- Recursive mode : Automatic increment of vertical and horizontal addresses


## PRODUCT LINE

| IEM |  | Accest $71 m \mathrm{~m}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | M 4 \% | Faralintey | W1N\%. | MA 人 |
| Read Port |  | $25 n s$ | tSCR | 30 ns | 70ns |
| Write Port |  | - | tSCW | 50 ns | 2tSCR |
| Power Dissipation | Active | $\begin{aligned} & 250 \mathrm{MW}(\mathrm{tSCW}=\mathrm{tSCR} 1=\mathrm{tSCR} 2=70 \mathrm{~ns}) \\ & 330 \mathrm{MW}(\mathrm{tSCW}=70 \mathrm{~ns}, \mathrm{tSCR} 1=\mathrm{tSCR} 2=35 \mathrm{~ns}) \end{aligned}$ |  |  |  |
|  | Refresh | 110 MW ( $\mathrm{tSCW}=420 \mathrm{~ns}, \mathrm{tSCR}=70 \mathrm{~ns}$ ) |  |  |  |

## ABSOLUTE MAXIMUM RATINGS (see NOTE)

|  | Symbor | Value: | Un4, |
| :---: | :---: | :---: | :---: |
| Voltage at any pin relative to VSS | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage of $V$ cc supply relative to VSS | $V_{C C}$ | -1 to +7 | V |
| Power Dissipation | PD | 1.0 | W |
| Short Circuit Output Current | lout | 50 | mA |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- Non recursive mode : Controlled by HCLR, INC and VCLR
- Synchronous signal transfer capability between chip and chip
- Address preset mode per 1 block ( 60 bits) in a horizontal line (APM = " H ")
- Data compression capability by controlling input clock (CKWO) by WE


3


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circult.

NMOS DRAM Modules - At a Glance

| Page | Device | Maximum <br> Access <br> Time (ns) | Capacity | Package <br> Options |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $4-3$ | MB85227-10 | 100 | 2359296 bits | 30 -pin | Plastic |
|  | -12 | 120 | $(262144 \mathrm{w} \times 9 \mathrm{~b})$ |  |  |
|  | -15 | 150 |  |  |  |

## $262,144 \times 9$-BIT DYNAMIC RANDOM ACCESS MEMORY SIP MODULE

This Fujitsu MB85227 is a fully decoded, 262,144 words $\times 9$ bits NMOS dynamic random access memory composed of nine 256 K DRAM chips (MB81256 $\times 9$ ). Assembling nine PLCC chips on a 30 pin PCB, this RAM module is optimized for the applications where high-density and large capacity of storage memory with parity bit is needed.
The electrical characteristics of the MB85227 are the same as the original MB81256; each timing requirements are noncritical, and power supply tolerance is very wide. All inputs and outputs are TTL compatible.

- $262,144 \times 9$ DRAM, 30 -pin SIP (MB81256 $\times 9$ )
- Row access time ( $\mathrm{t}_{\text {RAC }}$ ),

100 ns max. (MB85227-10)
120 ns max. (MB85227-12)
150 ns max. (MB85227-15)

- Cycle time ( $\mathrm{t}_{\mathrm{RC}}$ ),

200 ns min. (MB85227-10)
220 ns min. (MB85227-12)
260 ns min . (MB85227-15)

- Page Cycle Time ( $\mathrm{t}_{\mathrm{pC}}$ ).

100 ns min (MB85227-10)
$120 \mathrm{~ns} \min$ (MB85227-12)
150 ns min . (MB85227-15)

- Single +5 V supply, $\pm 10 \%$ tolerance
- Low power (active)

3465 mW max. (MB85227-10)
3213 mW max. (MB85227-12)
2822 mW max. (MB85227-15)
226 mW max. (Standby)

- $4 \mathrm{~ms} / 256$ refresh cycles capability
- $\overline{\mathrm{RAS}}$-only, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ and Hidden refresh capability
- Page Mode Capability
- On-chip latches for Addresses and Data-in
- Leaded and Leadless types are available
- Compatible with TM4256EL9/TM4256EU9 and MH25609J
- Standard Leaded Epoxy SIP (Suffix: PDPS)
- Standard Leadless Epoxy SIM (Suffix: PDPB)

ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Voltage on any pin relative to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage on $\mathrm{V}_{\text {CC }}$ supply relative to $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{CC}}$ | -1 to +7 | V |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | 4.5 | W |
| Short circuit output current | - | 50 | mA |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


[^23]Fig. 1 - FUNCTIONAL BLOCK DIAGRAM


Fig. 2 - BLOCK DIAGRAM FOR EACH CHIP


CAPACITANCE $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Parameter | Symbol | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input Capacitance, $\mathrm{A}_{0}$ to $\mathrm{A}_{8}$ | $\mathrm{C}_{\text {IN1 }}$ |  | 75 | pF |
| Input Capacitance, $\overline{\text { RAS }}$ | $\mathrm{C}_{\text {IN } 2}$ |  | 80 | pF |
| Input Capacitance, $\overline{\mathrm{CAS}}$ | $\mathrm{C}_{\text {IN3 }}$ |  | 70 | pF |
| Input Capacitance, $\overline{\mathrm{WE}}$ | $\mathrm{C}_{\text {IN4 }}$ |  | 55 | pF |
| Input Capacitance, $\overline{\mathrm{CAS}} 8$ | $\mathrm{C}_{\text {IN5 }}$ |  | 10 | pF |
| Input Capacitance, $\mathrm{D}_{8}$ | $\mathrm{C}_{\text {IN6 }}$ |  | 7 | pF |
| I/O Capacitance, $\mathrm{DQ}_{0}$ to $\mathrm{DQ}_{7}$ | $\mathrm{C}_{\mathrm{D}}$ |  | 17 | pF |
| Output Capacitance, $\mathrm{O}_{8}$ | $\mathrm{C}_{0}$ |  | 12 | pF |

## RECOMMENDED OPERATING CONDITIONS

(Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Parameter | Symbol | $\operatorname{Min}$ | Typ | Max | Unit | Operating <br> Temperature |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{C C}$ <br> $V_{S S}$ | 4.5 <br> 0 | 5.0 <br> 0 | 5.5 <br> 0 | $V$ <br> $V$ |  |
| Input High Voltage | $V_{I H}$ | 2.4 | - | 6.5 | V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}^{*}$ |
| Input Low Voltage | $\mathrm{V}_{I L}$ | -2.0 | - | 0.8 | V |  |

Note *: Maximum ambient temperature is permissible under certain conditions.
See the derating curve Fig. 3 for normal cycle, and Fig. 4 for page mode cycle.

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter |  | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPERATING CURRENT* <br> Average Power Supply Current ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{CAS}} 8$ cycling; $\mathrm{t}_{\mathrm{RC}}=$ Min.) | MB85227-10 | $\mathrm{I}_{\mathrm{cc} 1}$ |  | 630 | mA |
|  | MB85227-12 |  |  | 585 |  |
|  | MB85227-15 |  |  | 513 |  |
| STANDBY CURRENT <br> Standby Power Supply Current ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\overline{\mathrm{CAS}} 8=\mathrm{V}_{1 \mathrm{H}}$ ) |  | $\mathrm{I}_{\mathrm{CC2}}$ |  | 41 | mA |
| REFRESH CURRENT 1* <br> Average Power Supply Current ( $\overline{\mathrm{RAS}}$ cycling, $\overline{\mathrm{CAS}}, \overline{\mathrm{CAS}} 8=\mathrm{V}_{\mathrm{IH}} ; \mathrm{t}_{\mathrm{RC}}=$ Min. $)$ | MB85227-10 | ${ }^{\text {cce3 }}$ |  | 540 | mA |
|  | MB85227-12 |  |  | 495 |  |
|  | MB85227-15 |  |  | 450 |  |
| PAGE MODE CURRENT* <br> Average Power Supply Current ( $\overline{\mathrm{RAS}}=\mathrm{V}_{\text {IL }}, \overline{\mathrm{CAS}}, \overline{\mathrm{CAS}} 8$ cycling; $\mathrm{t}_{\mathrm{PC}}=$ Min.) | MB85227-10 | Icc4 |  | 315 | mA |
|  | MB85227-12 |  |  | 270 |  |
|  | MB85227-15 |  |  | 225 |  |
| REFRESH CURRENT 2* Average Power Supply Current (CAS-before-RAS; $\mathrm{t}_{\mathrm{RC}}=$ Min.) | MB85227-10 | ${ }^{\text {cc5 }}$ |  | 585 | mA |
|  | MB85227-12 |  |  | 540 |  |
|  | MB85227-15 |  |  | 495 |  |
| INPUT LEAKAGE CURRENT (Except for $\mathrm{DQ}_{0}$ to $\mathrm{DQ}_{7}$ ) Input Leakage Current, Any Input ( $0 \leqq \mathrm{~V}_{\text {IN }} \leqq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, all other pins not under test $=0 \mathrm{~V}$ ) |  | $\frac{l_{1(L) 1}}{(\mathrm{CAS} 8, \mathrm{D} 8)}$ | -10 | 10 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & 1_{1(L) 2} \\ & \text { (Others) } \end{aligned}$ | -90 | 90 |  |
| DQ and Q8 LEAKAGE CURRENT <br> (Data out is disabled, $0 \mathrm{~V} \leqq \mathrm{~V}_{\text {OUT }} \leqq 5.5 \mathrm{~V}$ ) <br> Each DQ is high impedance |  | IO(L) | -10 | 10 | $\mu \mathrm{A}$ |
| OUTPUT LEVELS <br> Output HIgh Voltage ( $\left.I_{\mathrm{OH}}=-5 \mathrm{~mA}\right)$ <br> Output Low Voltage ( $I_{\mathrm{OL}}=-4.2 \mathrm{~mA}$ ) |  | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ | 2.4 | 0.4 | V |

Note 1): $\mathrm{I}_{\mathrm{CC}}$ is dependent on output loading and cycle rates. Specified values are obtained with the output open.

## AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) NOTES 1,2,3

| Parameter NOTES | Symbol | MB85227-10 |  | MB85227-12 |  | MB85227-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Time between Refresh | $\mathrm{t}_{\text {REF }}$ |  | 4 |  | 4 |  | 4 | ms |
| Random Read/Write Cycle Time 4 | $\mathrm{t}_{\mathrm{RC}}$ | 200 |  | 220 |  | 260 |  | ns |
| Access Time from $\overline{\mathrm{RAS}}$ 56 | $\mathrm{t}_{\text {RAC }}$ |  | 100 |  | 120 |  | 150 | ns |
| Access Time from CAS 6 - | ${ }^{\text {chac }}$ |  | 50 |  | 60 |  | 75 | ns |
| Output Buffer Turn off Delay | $\mathrm{t}_{\text {OFF }}$ | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| Transition Time | $\mathrm{t}_{\mathrm{T}}$ | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| $\overline{\mathrm{RAS}}$ Precharge Time | $\mathrm{t}_{\mathrm{RP}}$ | 85 |  | 90 |  | 100 |  | ns |
| $\overline{\text { RAS }}$ Pulse Width | $t_{\text {RAS }}$ | 105 | 100000 | 120 | 100000 | 150 | 100000 | ns |
| $\overline{\text { RAS }}$ Hold Time | $t_{\text {RSH }}$ | 55 |  | 60 |  | 75 |  | ns |
| $\overline{\text { CAS Pulse Width }}$ | ${ }^{\text {t }}$ CAS | 55 | 100000 | 60 | 100000 | 75 | 100000 | ns |
| $\overline{\mathrm{CAS}}$ Hold Time | ${ }^{\text {c }}$ CSH | 105 |  | 120 |  | 150 |  | ns |
| $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delat Time $8 \mathbf{9}$ | $\mathrm{t}_{\mathrm{RCD}}$ | 20 | 50 | 22 | 60 | 25 | 75 | ns |
| $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Set Up Time | $t_{\text {cras }}$ | 10 |  | 10 |  | 10 |  | ns |
| Row Address Set Up Time | $t_{\text {ASR }}$ | 0 |  | 0 |  | 0 |  | ns |
| Row Address Hold Time | $t_{\text {RAH }}$ | 10 |  | 12 |  | 15 |  | ns |
| Column Address Set Up Time | $t_{\text {ASC }}$ | 0 |  | 0 |  | 0 |  | ns |
| Column Address Hold Time | $\mathrm{t}_{\text {cah }}$ | 15 |  | 20 |  | 25 |  | ns |
| Read Command Set Up Time | $\mathrm{t}_{\text {RCS }}$ | 0 |  | 0 |  | 0 |  | ns |
| Read Command Hold Time Referenced to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\mathrm{RCH}}$ | 0 |  | 0 |  | 0 |  | ns |
| Read Command Hold Time Referenced to $\overline{\text { RAS }}$ | $\mathrm{t}_{\text {RRH }}$ | 20 |  | 20 |  | 20 |  | ns |
| Write Command Set Up Time | ${ }^{\text {twes }}$ | 0 |  | 0 |  | 0 |  | ns |
| Write Command Pulse Width | $t_{\text {wp }}$ | 15 |  | 20 |  | 25 |  | ns |
| Write Command Hold Time | ${ }^{\text {twCH }}$ | 15 |  | 20 |  | 25 |  | ns |
| Data In Set Up Time | $t_{\text {ds }}$ | 0 |  | 0 |  | 0 |  | ns |
| Data In Hold Time | $\mathrm{t}_{\mathrm{DH}}$ | 15 |  | 20 |  | 25 |  | ns |
| Refresh Set Up Time for $\overline{\mathrm{CAS}}$ Referenced to $\overline{\mathrm{RAS}}$ ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) | $\mathrm{t}_{\mathrm{Fcs}}$ | 20 |  | 20 |  | 20 |  | ns |
| Refresh Hold Time for CAS Referenced to $\overline{\mathrm{RAS}}$ ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) | ${ }^{\text {t }} \mathrm{FCH}$ | 20 |  | 25 |  | 30 |  | ns |

## AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter NOTES | Symbol | MB85227-10 |  | MB85227-12 |  | MB85227-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\overline{\text { RAS }}$ Precharge to $\overline{\mathrm{CAS}}$ Active Time (Refresh cycles) | $t_{\text {RPC }}$ | 20 |  | 20 |  | 20 |  | ns |
| Page Mode Read/Write Cycle Time 11 | $t_{\text {PC }}$ | 100 |  | 120 |  | 150 |  | ns |
| Page Mode $\overline{\mathrm{CAS}}$ Precharge Time | $\mathrm{t}_{\mathrm{CP}}$ | 40 |  | 50 |  | 65 |  | ns |
| $\overline{\mathrm{CAS}}$ Precharge Time ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) | ${ }^{\text {c }}$ CPR | 20 |  | 25 |  | 30 |  | ns |
| Write Command to $\overline{\text { RAS }}$ Lead Time 12 | $\mathrm{t}_{\text {RWL }}$ | 40 |  | 50 |  | 60 |  | ns |
| Write Command to CAS Lead Time 12 | ${ }^{\text {c }}$ CWL | 40 |  | 50 |  | 60 |  | ns |
| $\overline{\mathrm{CAS}}$ to $\overline{\text { WE }}$ Delay Time 12 | ${ }^{\text {t }}$ CWD | 15 |  | 20 |  | 25 |  | ns |
| Read-Write Cycle Time $\mathbf{1 2}$ | ${ }^{\text {t }}$ RWC | 200 |  | 220 |  | 260 |  | ns |

Notes:
11 An initial pause of $200 \mu$ s is required after power-up. And then several cycle (to which any 8 cycle to perform refresh are adequate) are required before proper device operation is achieved. If internal refresh counter is to be effective, a minimum of $8 \overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh cycles are required.
2 AC characteristics assume $\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}$.
$3 V_{I H}(\min )$ and $V_{I L}(\max )$ are refrence levels for measuring timing of input signals. Also, transition times are measured between $\mathrm{V}_{I H}(\min )$ and $\mathrm{V}_{I L}(\max )$.
4 The minimum cycle time is dependent on the ambient temperature and cooling conditions. See Fig. 3 for durating curve.
5 Assumes that $t_{R C D} \leqq t_{R C D}(\max )$. If $t_{R C D}$ is greater than the maximum recommended value shown in this table, $t_{\text {RAC }}$ will increase by the amount that $t_{R C D}$ exceeds the value shown.

6 Measured with a load equivalent to 2 TTL loads and 100 pF.
7 Assumes that $t_{R C D} \geqq t_{R C D}$ (max).
8 Operation within the $t_{R C D}$ (max) limit insures that $t_{R A C}$ (max) can be met. $t_{R C D}$ (max) is specified as a reference point only; if $t_{R C D}$ is greater than the specified $t_{R C D}$ (max) limit, then access time is controlled exclusively by $t_{\mathrm{CAC}}$.
$9 \mathrm{t}_{\mathrm{RCD}}(\mathrm{min})=\mathrm{t}_{\mathrm{RAH}}(\mathrm{min})+2 \mathrm{t}_{\mathrm{T}}\left(\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}\right)+\mathrm{t}_{\mathrm{ASC}}(\mathrm{min})$.
10 Either $t_{R R H}$ or $t_{R C H}$ must be satisfied for a read cycle.
11 The minimum cycle time is dependent on the ambient temperature and cooling conditions.
See Fig. 4 for derating curve.
12 Only for parity bit.







* ; Only for parity bit.

FUNCTIONAL TRUTH TABLE

| $\overline{\text { RAS }}$ | $\overline{\mathrm{CAS}^{\overline{\mathrm{CAS}}_{8}}}$ | $\overline{W E}$ | $\begin{gathered} \mathrm{DQ}_{0} \text { to } \mathrm{DQ}_{7}, \\ \mathrm{D}_{8} \text { and } \mathrm{Q}_{8} \end{gathered}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| H | H | Don't Care | High-Z | Standby |
| L | L | H | Valid Data Out ${ }^{1 /}$ | Ready cycle |
| L | L | L | Valid Data $\mathrm{In}^{2)}$ | Write cycle |
| L | $L^{3)}$ | Don't Care | High-Z | $\overline{\text { CAS -before } \overline{\mathrm{RAS}} \text { Refresh cycle }}$ |
| L | H | Don't Care | High-Z | $\overline{\mathrm{RAS}}$-only Refresh cycle |
| L | $\begin{aligned} & \mathrm{H}(\overline{\mathrm{CAS}}) \\ & \mathrm{L}\left(\overline{\mathrm{CAS}}_{8}\right) \end{aligned}$ | $H \rightarrow L^{4)}$ | High-Z $\left(\mathrm{DO}_{0}\right.$ to $\left.\mathrm{DO}_{7}\right)$ <br> Valid Data In $\left(D_{8}\right)$ <br> Valid Data Out ( $\mathrm{Q}_{8}$ ) | $\overline{\mathrm{RAS}}$-only Refresh cycle (Except for Pairyt bit) Read-Write/Read-Modify-Write (Parity bit) |

Notes: 1): DQ Pins are output mode.
2): DQ pins are input mode.
3): $\mathrm{t}_{\text {FCS }} \geqq \mathrm{t}_{\text {FCS }}(\mathrm{min})$
4): $\mathrm{t}_{\mathrm{CWD}} \geqq \mathrm{t}_{\mathrm{CWD}}(\min )$

## DESCRIPTION

## Simple Timing Requirement:

The MB 85227 has improved circuitry that eases timing requirements for high speed access operations. The MB 85227 can operate under the condition of $t_{\text {RCD }}(\max )=t_{C A C}$ thus providing optimal timing for address multiplexing. In addition, the MB 85227 has the minimal hold times of address ( $\mathrm{t}_{\mathrm{CAH}}$ ), $\overline{W E}$ ( $t_{\mathrm{WCH}}$ ) and $\mathrm{D}_{\mathrm{IN}}\left(\mathrm{t}_{\mathrm{DH}}\right)$. The MB 85227 provides higher throughput in interleaved memory system applications. Fujitsu has made timing requirement that are referenced to $\overline{\mathrm{RAS}}$ non-restrictive and deleted them from the data sheet. These include $t_{A R}$, $t_{\text {WCR }}$, and $t_{D H R}$. As a result, the hold times of the column address, $\mathrm{D}_{\mathrm{IN}}$ and $\overline{W E}$ are not restricted by $t_{R C D}$.

## Address Inputs:

A total of eighteen binary input address bits are required to decode any 9 bits data of 2359296 storage cells within the MB 85227.
Nine row address bits are established on the input pin ( $A_{0}$ through $A_{8}$ ) and latched with $\overline{\text { RAS. }}$
Nine columns address bits are established on the input pins and latched with $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{CAS}} 8$. All input addresses must be stable on or before the falling edge of $\overline{\text { RAS. }} \overline{\text { CAS }}$ and $\overline{\text { CAS } 8 ~ a r e ~ i n t e r-~}$ nally inhibited by $\overline{R A S}$ to permit triggering of $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{CAS}} 8$ as soon as the Row Address Hold Time ( $\mathrm{t}_{\text {RAH }}$ ) specification has been satisfied and the address inputs have been changed from row addresses to column addresses.

## Write Enable:

The read mode or write mode is selected with the $\overline{W E}$ input. A high on the $\overline{W E}$ selects read mode, low selects write mode. Data inputs are disabled when read mode is selected.

## Data Pins:

The input and output pins of each PLCC except for parity bit are directly connected on the mother board to minimized the number of $\mathrm{I} / \mathrm{O}$ pins. The write cycle should be early write cycle in order to avoid data conflict between output data and input data. However, it is possible to execute read-
modify-write cycle on the parity bit because the input \& output of parity bit are separated.

## Data Input:

The 9 bits data are written through the $D O$ pins $\left(\mathrm{DO}_{0}\right.$ to $\mathrm{DO}_{7}$ and $\left.\mathrm{D}_{8}\right)$ during write (early write) cycle.
The falling edge of $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{CAS}} 8$ are triggered for the data input register. The set up and hold times are referenced to $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{CAS}} 8$.

## Data Output:

The output buffer of each chips are three state TTL compatible with a fan out of two standard TTL loads.
The outputs are in high impedance state until $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{CAS}} 8$ are brought low. In a read cycle, the output is valid after $t_{\text {RAC }}$ from the falling edge of $\overline{\text { RAS }}$ when $t_{\text {RCD }}$ (max) is satisfied, or after $\mathrm{t}_{\mathrm{CAC}}$ from the falling edge of $\overline{\mathrm{CAS}}$ and CAS8 when the transition occurs after $t_{\text {RCD }}$ (max). Data remain valid until $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{CAS}} 8$ are returned to a high level.

## Page-Mode:

Page-mode operation permits strobing the row-address into the MB 85227 while maintaining $\overline{R A S}$ at low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the falling edge of $\overline{R A S}$ is saved. Access and cycle times are decreased because the time normally required to strobe a new row address is eliminated.

## Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each 256 row address ( $\mathrm{A}_{0}$ through $A_{7}$ of the at least every 4 ms . During refresh, either $\mathrm{V}_{I L}$ or $\mathrm{V}_{I H}$ is permitted for $A_{8}$.
The MB 85227 offers the following three types of refresh.

1) $\overline{\text { RAS-only Refresh; }}$
$\overline{\text { RAS Only refresh avoids any output }}$ during refresh because the output buffer is in high impedance state unless $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{CAS}} 8$ are brought low. Strobing each of 256 row addresses with $\overline{\mathrm{RAS}}$ will cause all bits in each row to be refreshed.
2) $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ Refresh; $\overline{\text { CAS-before- } \overline{R A S}}$ refresh available on the MB 85227 offers an alternate refresh method. If CAS and CAS8 are held low for the specified period ( $\mathrm{t}_{\text {FCS }}$ ) before $\overline{\mathrm{RAS}}$ goes to low, on chip refresh control clock generators and the refresh address counter on each chip are enabled, and an internal refresh operation takes place. After the refresh operation has been executed the refresh address counter is automatically incremented for the next $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh operation. So, by performing 256 cycles for $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh, all bits in a module are refreshed.
3) Hidden Refresh;

Hidden refresh may take place while maintaining latest valid data at the output by extending $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{CAS}} 8$ active time. In MB 85227, hidden refresh means $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh and the internal refresh address and used, that is no external refresh address is needed.

## Notice for using MB 85227

The MB 85227 is a SIP (Single-In-LinePackage) module which is composed of nine MB 81256 DRAMs housed in plastic LCC, and assembled on the epoxy printed circuit board. Generally the multilayer PCB board has large wiring capacitance. This disadvantage causes relatively noise induction between signal lines and power supply lines ( $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$ ).
Furthermore, as the MB 85227 is a very high-speed memory, the timing windows to strobe address $\overline{W E}$ and $\mathrm{D}_{\text {IN }}$ signals are very short (Approx. 5 ns ). Therefore, it is very sensitive even to very sharp noise.
From the above reasons, special care should be taken for use the MB 85227. The following notices are recommended;

## DESCRIPTION

1. Provide a externally capacitor of approx. a few $\mu \mathrm{F}$ each module, the MB 85227 has the nine decoupling capacitors ( $0.22 \mu \mathrm{~F}$ on each module $0.22 \mu \mathrm{~F} \times 9$ ).
2. Remove noise, riging, overshoot and undershoot from the address, clocks
and DQ lines, so that the MB 85227 won't latch wrong signals due to the noise induction between signal lines and between signal and power supply lines.
3. Keep enough timing margin and remove critical timing in the board
design, to avoid the problem mentioned in the above item 2.
4. Provide an appropriate dumping if necessary, to avoid excessive overshoot or undershoot on the TTL input waveforms.

Fig. 3 - MB 85227 DERATING CURVE
(Normal Cycle)


Fig. 4 - MB 85227 DERATING CURVE
(Page Mode Cycle)


## PACKAGE DIMENSIONS



## PACKAGE DIMENSIONS



## Section 5

CMOS DRAM Modules - At a Glance

| Page | Device | Maximum <br> Access <br> Time (ns) | Capacity | Package Options |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5-3 | $\begin{array}{r} \text { MB85230-10 } \\ -12 \end{array}$ | $\begin{aligned} & 100 \\ & 120 \end{aligned}$ | 8388608 bits <br> (1048576w x 8b) | $\begin{aligned} & 30-\mathrm{pin} \\ & 30 \text {-pad } \end{aligned}$ | Plastic Plastic | SIP <br> SIMM |
| 5-21 | $\begin{array}{r} \text { MB85231-10 } \\ -12 \end{array}$ | $\begin{aligned} & 100 \\ & 120 \end{aligned}$ | 8388608 bits (1048576w $\times 8$ b) | 30-pin <br> 30-pad | Plastic <br> Plastic | SIP <br> SIMM |
| 5-38 | $\begin{array}{r} \text { MB85235-10 } \\ -12 \end{array}$ | $\begin{aligned} & 100 \\ & 120 \end{aligned}$ | 9437184 bits <br> (1048576w $\times 9$ b) | $\begin{aligned} & 30-\mathrm{pin} \\ & 30 \text {-pad } \end{aligned}$ | Plastic Plastic | SIP <br> SIMM |
| 5-55 | $\begin{array}{r} \text { MB85237-10 } \\ -12 \end{array}$ | $\begin{aligned} & 100 \\ & 120 \end{aligned}$ | 9437184 bits <br> (1048576w $\times 9$ b) | $\begin{aligned} & 30-\mathrm{pin} \\ & 30 \text {-pad } \end{aligned}$ | Plastic Plastic | SIP <br> SIMM |
| 5-73 | $\begin{array}{r} \text { MB85240-10 } \\ -12 \end{array}$ | $\begin{aligned} & 100 \\ & 120 \end{aligned}$ | $\begin{aligned} & 2359296 \text { bits } \\ & (262144 w \times 9 b) \end{aligned}$ | $\begin{aligned} & 30-\mathrm{pin} \\ & 30 \text {-pad } \end{aligned}$ | Plastic Plastic | SIP <br> SIMM |
| 5-89 | $\begin{array}{r} \text { MB85254-80 } \\ -10 \\ -12 \end{array}$ | $\begin{aligned} & 80 \\ & 100 \\ & 120 \end{aligned}$ | 20971520 bits <br> (524288w $\times 40$ b) | 72-pin | Plastic | SIMM |
| 5-93 | $\begin{array}{r} \text { MB85260-10 } \\ -12 \end{array}$ | $\begin{aligned} & 100 \\ & 120 \end{aligned}$ | 8388608 bits <br> (1048576w $\times 8$ b) | 30-pin | Plastic | SIP |
| 5-107 | $\begin{array}{r} \text { MB85265-10 } \\ -12 \end{array}$ | $\begin{aligned} & 100 \\ & 120 \end{aligned}$ | 9437184 bits (1048576w x 9b) | 30-pin | Plastic | SIP |

## 1M x 8 BIT DYNAMIC RANDOM ACCESS MEMORY SIP MODULE

The Fujitsu MB85230 is a fully decoded, dynamic CMOS random access memory modulew with eight MB81C1000, in 26-pin SOJ packages, and eight $.22 \mu \mathrm{~F}$ decoupling capacitor under the each memory, mounted on a 30 -pin SIP or a 30 -pad SIMM module. Organized as $1,048,576 \times 8$-bit words, the MB85230 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85230 are the same as the MB81C1000 devices which feature a Fast Page mode operation.

- $1,048,576 \times 8$ DRAM, $30-$ pin SIP and SIMM
- Row access time (trac):

$$
\begin{array}{ll}
100 \mathrm{~ns} \text { max. } & \text { (MB85230-10) } \\
120 \text { ns max. } & \text { (MB85230-12) }
\end{array}
$$

- Cycle time (trc):
$\begin{array}{ll}180 \mathrm{~ns} \text { min. } & \text { (MB85230-10) } \\ 210 \mathrm{~ns} \text { max. } & \text { (MB85230-12) }\end{array}$
- Column access time (tcac):

30 ns max. (MB85230-10)
35 ns max. (MB85230-12)

- Fast Page mode cycle time (tpC):

$$
\begin{array}{ll}
60 \mathrm{~ns} \text { max. } & \text { (MB85230-10) } \\
70 \text { ns max. } & \text { (MB85230-12) }
\end{array}
$$

- Dual +5 V supply, $\pm 10 \%$ tolerance
- Low power:

Active $=2640 \mathrm{~mW}$ max. $($ MB85230-10 $)$
2200 mW max. (MB85230-12)
Standby $=44 \mathrm{~mW}$ max. (CMOS level)

- Refresh:
-8.2 ms / 512 refresh cycle
- " $\overline{R A S}-$ only", " $\overline{C A S}-b e f o r e-\overline{R A S} "$ and "Hidden" refresh capabilities
- TTL compatible inputs and outputs
- Leaded and Leadless type are available.
- JEDEC standard (30-pin SIP) pin assignment

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Voltage on any pin relative to Vss | VIN, Vout | -1 to +7 | V |
| Voltage on $\mathrm{V}_{\mathrm{CC}}$ supply relative to $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{CC}}$ | -1 to +7 | V |
| Storage temperature | $T_{\text {STG }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | $P_{\text {D }}$ | 8.0 | W |
| Short circuit output current | - | 50 | mA |

NOTE: Permanent device damage may occur if the above Absolute

[^24]Fig. 1 - block diagram


Fig. 2 - BLOCK DIAGRAM FOR EACH CHIP


CAPACITANCE ( $\left.\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Parameter | Symbol | Value |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  |  | Typ | Max | PF |
| Address Input Capacitance | CIN1 |  | 56 | 47 |
| $\overline{\text { RAS }}$ pin Capacitance | CIN2 |  | 49 | pF |
| $\overline{\mathrm{CAS}}$ pin Capacitance | CIN3 |  | 46 |  |
| $\overline{\mathrm{WE}}$ pin Capacitance | CIN4 |  | 14 | pF |
| DQ pin Capacitance | CDQ |  | pF |  |

## RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

| Parameter | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply Voltage | $\begin{aligned} & \text { Vcc } \\ & \text { Vss } \end{aligned}$ | $\begin{gathered} 4.5 \\ 0 \end{gathered}$ | $\begin{gathered} 5.0 \\ 0 \end{gathered}$ | $\begin{gathered} 5.5 \\ 0 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Input High Level | VIH | 2.4 |  | 6.5 | V |
| Input Low Level, all inputs all DQs | VIL1 <br> Vil2 | $\begin{aligned} & -2.0 \\ & -1.0 * 1 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & V \\ & v \end{aligned}$ |
| Operating Temperature | TA | 0 | 25 | 70 *2 | V |

Note: *1 The device will withstand undershoots to the -2.0 V level with a maximum pulse width of 20 ns at the -1.5 V level.
*2 Maximum ambient temperature is permissible under certain conditions.

MB85230-10
MB85230-12

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter |  | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| OPERATING CURRENT* <br> Average Power Supply Current (RAS, $\overline{\mathrm{CAS}}$ cycling; tRC=min.) | -10 |  | ICC1 |  |  | 480 | mA |
|  | -12 |  |  |  | 400 |  |  |
| STANDBY CURRENT Power Supply Current $\overline{\text { RAS }}=\overline{\mathrm{CAS}}=\mathrm{V}(\mathrm{H})$ | TTL | ICC2 |  |  | 16 | mA |  |
|  | CMOS |  |  |  | 8 |  |  |
| REFRESH CURRENT 1 <br> Average Power Supply Current $\overline{\text { CAS }}=\mathrm{VIH} ; \overline{\mathrm{RAS}}=$ min cycling) | -10 | I'c3 |  |  | 440 | mA |  |
|  | -12 |  |  |  | 360 |  |  |
| FAST PAGE CURRENT <br> Average Power Supply Current $\overline{(\mathrm{RAS}}=\mathrm{VIL}, \overline{\mathrm{CAS}}=\mathrm{min}$ cycling) | -10 | Icc4 |  |  | 320 | mA |  |
|  | -12 |  |  |  | 264 |  |  |
| REFRESH CURRENT 2 <br> Average Power Supply Current (CAS-before-RAS; tRC=min) | -10 | ICC5 |  |  | 440 | mA |  |
|  | -12 |  |  |  | 360 |  |  |
| INPUT LEAKAGE CURRENT |  | IIL. | -30 |  | 30 | $\mu \mathrm{A}$ |  |
| OUTPUT LEAKAGE CURRENT |  | IOL | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| OUTPUT HIGH LEVEL ( $1 \mathrm{OH}=-5 \mathrm{MA}$ ) |  | VOH | 2.4 |  |  | $\checkmark$ |  |
| OUTPUT LOW LEVEL ( $\mathrm{lOL}=4.2 \mathrm{~mA}$ ) |  | Vol |  |  | 0.4 | V |  |

Note: * Icc is dependent on output loading and cycle rates. Specified values are obtained with the output open. MB85230-12

## AC CHARACTERISTICS

(At recommended operating conditions otherwise noted.) Notes 1, 2, 3

| Parameter | Symbol | MB85230-10 |  | MB85230-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Time Between Refresh | tref |  | 8.2 |  | 8.2 | ms |
| Random Read/Write Cycle Time 4 | trc | 180 |  | 210 |  | ns |
| Access Time from $\overline{\text { RAS }}$ 5,8 | trac |  | 100 |  | 120 | ns |
| Access Time from $\overline{\mathrm{CAS}}$ 6,8 | tcac |  | 30 |  | 35 | ns |
| Access Time from Column Address 7,8 | taA |  | 50 |  | 60 | ns |
| Output Data Hold Time | tor | 7 |  | 7 |  | ns |
| Output Buffer Turn On Delay Time | ton | 5 |  | 5 |  | ns |
| Output Buffer Turn Off Delay Time 9 | toff |  | 25 |  | 25 | ns |
| Input Transition Time | tT | 3 | 50 | 3 | 50 | ns |
| $\overline{\text { RAS Precharge Time }}$ | tRP | 70 |  | 80 |  | ns |
| $\overline{\text { RAS }}$ Pulse Width | tras | 100 | 100000 | 120 | 100000 | ns |
| RAS Hold Time | trsh | 30 |  | 35 |  | ns |
| $\overline{\text { CAS }}$ to RAS Precharge Time | terp | 0 |  | 0 |  | ns |
| $\overline{\text { RAS }}$ to CAS Delay Time $\quad 10,11$ | trcd | 25 | 70 | 25 | 85 | ns |
| $\overline{\text { CAS Pulse Width }}$ | tcas | 30 |  | 35 |  | ns |
| $\overline{\text { CAS }}$ Hold Time | tesh | 100 |  | 120 |  | ns |
| Row Address Setup Time | tasR | 0 |  | 0 |  | ns |
| Row Address Hold Time | trat | 15 |  | 15 |  | ns |
| Column Address Setup Time | tasc | 0 |  | 0 |  | ns |
| Column Address Setup Time | tcah | 15 |  | 20 |  | ns |
| $\overline{\text { RAS }}$ to Column Address Delay Time 12 | trab | 20 | 50 | 20 | 60 | ns |
| Column Address to $\overline{\text { RAS }}$ Lead Time | tral | 50 |  | 60 |  | $n s$ |
| Read Command Setup Time | tres | 0 |  | 0 |  | ns |
| Read Command Hold Time <br> Referenced to $\overline{R A S}$ | trRH | 0 |  | 0 |  | ns |
| Read Command Hold Time <br> Referenced to $\overline{\mathrm{CAS}}$ | trech | 0 |  | 0 |  | ns |
| Write Command Setup Time 14 | twos | 0 |  | 0 |  | ns |
| Write Command Hold Time | twat | 15 |  | 20 |  | ns |
| $\overline{\text { WE Pulse Width }}$ | twp | 15 |  | 20 |  | ns |
| Write Command to $\overline{\text { RAS }}$ Lead Time | trwL | 25 |  | 30 |  | ns |
| Write Command to $\overline{C A S}$ Lead Time | tow | 20 |  | 25 |  | ns |
| DIN Setup Time | tos | 0 |  | 0 |  | $n \mathrm{~s}$ |
| DIN Hold Time | tDH | 15 |  | 20 |  | ns |
| Fast Page Mode Read/Write Cycle Time | tpe | 60 |  | 70 |  | ns |
| Access Time from $\overline{\mathrm{CAS}}$ Precharge 8,15 | tcPa |  | 60 |  | 70 | ns |
| Fast Page Mode $\overline{C A S}$ Precharge Time | tce | 15 |  | 15 |  | ns |

## AC CHARACTERISTICS(Continued)

(At recommended operating conditions otherwise noted.) Notes 1, 2, 3

| Parameter | Symbol | MB85230-10 |  | MB85230-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOTES |  | Min. | Max. | Min. | Max. |  |
| $\overline{\text { CAS Precharge Time }}$ | tCPN | 15 |  | 15 |  | ns |
| $\overline{\text { RAS }}$ Precharge Time to $\overline{\overline{C A S}}$ Active Time (Refresh Cycles) | trpe | 0 |  | 0 |  | ns |
| $\overline{\mathrm{CAS}}$ Setup Time for $\overline{\mathrm{CAS}}$-beforeRAS Refresh | tcsR | 0 |  | 0 |  | ns |
| $\overline{\mathrm{CAS}}$ Hold Time for $\overline{\mathrm{CAS}}$-before$\overline{\text { RAS }}$ Refresh | tchr | 15 |  | 20 |  | ns |

NOTES:

1. An initial pause ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{VIH}$ ) of $200 \mu \mathrm{~s}$ is required after power-up followed by any $8 \overline{\mathrm{RAS}}$-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
2. $A C$ characteristics assume $t T=5 n s$
3. $\mathrm{VIH}^{(\min )}$ and $\mathrm{VIL}^{(\max )}$ are reference levels for measuring timing of input signals. Also, transition times are measured between $\mathrm{VIH}^{(\mathrm{min}}$ ) and VIL (max).
4. The minimum cycle time depends upon the ambient temperature and cooling condition. See Fig. 3 and 4.
5. Assumes that $\operatorname{trCD} \leq \operatorname{trCD}(\max )$. If trCD is greater than the maximum recommended value shown in this table, trac will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 5 and 6.

6. If trad $\geq$ trad (max), tasc $\geq$ taA-tcas-tt, access time is taA.
7. Measured with a load equivalent to two TTL loads and 100 pF .
8. toff is specified that output buffer changes to high impedancs state.
9. Operation within the $\operatorname{tRCD}(\max )$ limit insures that tRAC (max) can be met, tRAC (max) is specifies as a reference point only; if tRCD is greater than the specified trCD (max) limit, access time is controlled exclusively by tcas or taA.
10. $\operatorname{trCD}(\min )=$ trah $(\min )+2 \mathrm{tt}+\mathrm{tasc}(\mathrm{min})$.
11. Operation within the tRAD (max) limit insures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by tcac or taA.
12. Either trRh or trich must be satisfled for a read cycle.
13. twcs is specified as a reference point only and must be satisfied for a write cycle.
14. tcPA is access time from the selection of a new column address (that is caused by changing $\overline{\mathrm{CAS}}$ from VIL to VIH .). Therefore, if tcP is short, tcac is longer than tcac (max).

Fig. 3 - MB85230 DERATING CURVE (Normal Cycle)
T.B.D.

Fig. 4 - MB85230 DERATING CURVE (Fast Page Mode Cycle)
T.B.D.

Fig. 5 - tRAC vs tRCD


Fig. 6 - tRAC vs tRAD




FUJITSU


FAST PAGE MODE WRITE CYCLE

?




## DESCRIPTION

## Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85230 is composed of eight MB81C1000, and the memory selection of the each MB81C1000 consists of a 1024-by-1024 cell matrix.
Operational modes of the device are shown in the FUNCTIONAL TRUTH TABLE below.

## Address Inputs:

A total of twenty binary input address bits are required to decde any 8 -bit of the $8,388,608$ storage cells within the MB85230. Ten row address bits are established on the address input pins (A0 to A9) and latched with the Row Address Strobe, $\overline{R A S}$. The ten column address bits are established on the address input pins (A0 to A9) and latched with the Column Address Strobe, $\overline{\mathrm{CAS}}$. All row and column addresses must be stable on or before the falling edge of $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$, respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after trah ( min ) +t . If trad $\geq$ trad (max), access time is tcac or taA whichever occurs later.

## Write Enable:

Read or Write mode is selected with the $\overline{W E}$ inputs. A high on $\overline{W E}$ selects read cycle and low selects write mode.

## Data Input/Output:

## 1. Data Input;

In write cycle, the 8-bit data is written into the MB85230 during write cycle through each DQ pins. Each input data is strobed and latched by falling edge of $\overline{C A S}$, and $\overline{W E}$ must be brought to VIL before falling edge of $\overline{C A S}$, data input strobed by $\overline{\mathrm{CAS}}$, and setup and hold times are referenced to $\overline{\mathrm{CAS}}$.

## 2. Data Output;

The output buffers on each chip are three state TTL compatible with a fan out of 2 TTL loads. Output data has the same porality as input data. The outputs are in high impedance state until $\overline{C A S}$ is brought low. In a read cycle, the output becomes valid within tcAC or tAA whichever occurs later after falling edge of CAS.
The data output remans valid until $\overline{\mathrm{CAS}}$ returns to high.

## Read Cycle:

The read cycle is executed by keeping both $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}=\mathrm{V}$ IL and keeping $\overline{\mathrm{WE}}=\mathrm{V} I H$ throughout the cycle. The row and column addresses are latched with $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$, respectively. The output data is remain valid with $\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IL}}$, i.e., If $\overline{\mathrm{CAS}}$ goes $V_{I H}$, the data becomes invalid with toH. The access time is determined by $\overline{\operatorname{RAS}}$ (tRAC), $\overline{\mathrm{CAS}}(\mathrm{tcAC})$, or Column address input ( $\mathrm{t} A A)$. If $\operatorname{tRCD}(\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ delay time) is greater than the specification, the access time is tcAC. If trAD is greater than the specification, the access time is tAA.

## Write Cycle:

The write cycle is executed is executed by the same manner as read cycle except for the state of $\overline{W E}$. The 8-bit data on DQ pins are latched with the falling edge of $\overline{C A S}$ and written into memory. In addition, during write cycle, tRWL, towL, and tRAL must be satisfied the specifications.

## Fast Page Mode Read Cycle:

The fast page mode read cycle is executed after normal cycle with holding $\overline{\mathrm{RAS}}=\mathrm{VIL}$, applying column address and $\overline{\mathrm{CAS}}$, and keeping $\overline{\mathrm{WE}}=\mathrm{V}_{\mathrm{IH}}$. Since the row address during fast page mode cycle is latched by normal cycle, the cycle time is reduced. During this mode, the access time is tcAc, tAA, or tcPA, whichever occur later. Any of the 1024 bits belonging to each internal row address can be accessed.

## Fast Page Mode Write Cycle:

The fast page mode write cycle is executed by the same manner as fast page mode read cycle except for the state of WE. The data on each DQ is latched with the falling edge of $\overline{C A S}$ and written into the memory. During this write cycle, towL must be satisfied. Any of 1024 bits belonging to each internal row address can be accessed.

## DESCRIPTION (Continued)

## Refresh:

The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, Ao through A8 except for A9, are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85230 also has three types of refresh modes, $\overline{\mathrm{RAS}}$-only, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$, and Hidden refresh.

1. $\overline{\mathrm{RAS}}$-only Refresh;

The $\overline{\operatorname{RAS}}$-only refresh is executed by keeping $\overline{\mathrm{RAS}}=\mathrm{VIL}$ and keeping $\overline{\mathrm{CAS}}=V_{\mathbb{I}}$ through the cycle. The row address to be refreshed is latched with the falling edge of $\overline{R A S}$. During this refresh, the DQ pins are kept high impedance state.
2. $\overline{\mathrm{CAS}}$-before-- $\overline{\mathrm{RAS}}$ Refresh;

The $\overline{C A S}$-before- $\overline{R A S}$ refresh is executed by bringing $\overline{C A S}=V \mathbb{L}$ before $\overline{R A S}$. By this combination, the MB85230 executes $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh. The row address input is not necessary because it is generated internally.
3. Hidden Refresh;

The hidden refresh is execute dby keeping $\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IL}}$ to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the $\overline{C A S}$ is kept VIL continuously from previous cycle, followed refresh cycle should be $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh.

## FUNCTIONAL TRUTH TABLE

| Operation Mode | Clock Input |  |  | Address Input |  | Data I/O | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RAS | CAS | WE | Row | Column |  |  |
| Standby | VIH | VIH | X | X | X | High-Z | Cells are not refreshed. |
| Read (Normal) | VIL | VIL | VIH | Valid | Valid | Output Valid | $\operatorname{tRCS} \geq \mathrm{tRCS}(\mathrm{min})$ |
| Read (Fast Page) | VIL | VIL | VIH | Valid | Valid | Output <br> Valid | tracs $\geq$ tras ( min ) Cells are not refreshed. |
| Write (Normal) | VIL | VIL | VIL | Valid | Valid | Input <br> Valid | twos $\geq$ twos (min) |
| Write (Fast Page) | VIL | VIL | VIL | Valid | Valid | Input <br> Valid | twCs $\geq$ twos (min) Cells are not refreshed. |
| RAS-only Refresh | VIL | VIH | X | Valid | X | High-Z |  |
| $\overline{\mathrm{CAS}}$-beforeRAS Refresh | VIL | VIL | X | X | X | High-Z | tCRs $\geq$ tCRS ( min ) |
| Hidden <br> Refresh | $\underset{*}{\text { VIL }}$ | VIL | VIH | X | X | Output <br> Valid | Previous data is kept. |

Note: X: Don't Care
${ }^{\star}$; $\quad$ RAS puts $\mathrm{VIH}^{\prime}$ at once.

## PACKAGE DIMENSIONS

## 30-LEAD PLASTIC SINGLE IN-LINE TYPE MODULE

(CASE No.: MSP-30P-P05)


## PACKAGE DIMENSIONS (Continued)



## FUJITSU

## 1,048,576 x 8 BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85231 is a fully decoded, dynamic CMOS random access memory module with eight MB81C1001, in 26 -pin SOJ packages, and eight $.22 \mu \mathrm{~F}$ decoupling capacitor under the each memory, mounted on a 30 -pin SIP or a 30 -pad SIMM module. Organized as $1,048,576 \times 8$-bit words, the MB85231 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85231 are the same as the MB81C1001 devices which feature a Nibble mode operation.

- $1,048,576 \times 8$ DRAM, $30-$ pin SIP and SIMM
- RAS access time (trac):

100 ns max. (MB85231-10)
120 ns max. (MB85231-12)

- Cycle time (trc):

180 ns min . (MB85231-10)
210 ns max. (MB85231-12)

- Column access time (tcac):

30 ns max. (MB85231-10)
35 ns max. (MB85231-12)

- Nibble mode cycle time ( $\mathrm{t} N \mathrm{C}$ ): 50 ns max. (MB85231-10)
55 ns max. (MB85231-12)
- Dual +5 V supply, $\pm 10 \%$ tolerance
- Low power:

Active $=2640 \mathrm{mWmax}$.
(MB85231-10)
2200mW max
(MB85231-12)
Standby $=44 \mathrm{mWmax}$.
(CMOS level)

- Refresh:
- $8.2 \mathrm{~ms} / 512$ refresh cycle - " $\overline{R A S}-$ only", " $\overline{\text { CAS }}$-before- $\overline{R A S} "$ and "Hidden" refresh capability
- Nibble Mode Read and Write capability
- Leaded and Leadless type are available.
- JEDEC standard ( 30 pin SIP) pin assignment

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Voltage on any pin relative to Vss | VIN, Vout | -1 to +7 | V |
| Voltage on $\mathrm{V}_{\mathrm{CC}}$ supply relative to Vss | $V_{C C}$ | -1 to +7 | $\checkmark$ |
| Storage temperature | T STG | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | $P_{\text {D }}$ | 8.0 | W |
| Short circult output current | - | 50 | mA |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

July 1988
Edition 1.0


[^25]Fig. 1 - BLOCK DIAGRAM


Fig. 2 - BLOCK DIAGRAM FOR EACH CHIP


CAPACITANCE ${ }_{\left(T A=25^{\circ} \mathrm{C}, t=1 \mathrm{MHz}\right)}$

| Parameter | Symbol | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input Capacitance, AO to A9 | CIN1 | - | 56 | pF |
| Input Capacitance, $\overline{\mathrm{RAS}}$ | CIN2 | - | pF |  |
| Input Capacitance, $\overline{\mathrm{CAS}}$ | CIN 37 | pF |  |  |
| Input Capacitance, $\overline{\mathrm{WE}}$ | $\mathrm{CIN4}$ | - | 49 | pF |
| I/O Capacitance, DQO to DQ7 | CDQ | - | 46 | pF |

## RECOMMENDED OPERATING CONDITIONS

(Referenced to VSs)

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\begin{aligned} & \text { Vcc } \\ & \text { Vss } \end{aligned}$ | $\begin{gathered} 4.5 \\ 0 \end{gathered}$ | $\begin{gathered} 5.0 \\ 0 \end{gathered}$ | $\begin{gathered} 5.5 \\ 0 \end{gathered}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| Input High Leve, all inputs | VIH | 2.4 |  | 6.5 | $\checkmark$ |
| Input Low Level, all inputs all DQs | Vil1 <br> VIL2 | $\begin{aligned} & -2.0 \\ & -1.0 * 1 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Operating Temperature Range | TA | 0 | 25 | 70*2 | ${ }^{\circ} \mathrm{C}$ |

Note: *1 The device will withstand undershoots to the -2.0 V level with a maximum pulse width of 20 ns at
the -1.5 V level.
*2 Maximum ambient temperature is permissible under certain conditions.

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter |  | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPERATING CURRENT* <br> Average Power Supply Current (RAS, CAS cycling; tRC=min.) | MB85231-10 | ICC1 |  |  | 480 | mA |
|  | MB85231-12 |  |  |  | 400 |  |
| STANDBY CURRENT Power Supply Current $\overline{(\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{VIH})$ | TTL level | ICC2 |  |  | 16 | mA |
|  | CMOS level |  |  |  | 8 |  |
| REFRESH CURRENT 1 <br> Average Power Supply Current $\overline{(C A S}=\mathrm{V} / \mathrm{H} ; \overline{\mathrm{RAS}}=$ min cycling) | MB85231-10 | Icc3 |  |  | 440 | mA |
|  | MB85231-12 |  |  |  | 360 |  |
| NIBBLE MODE CURRENT <br> Average Power Supply Current $\overline{(R A S}=V I L, \overline{C A S}=m i n ~ c y c l l i n g)$ | MB85231-10 | ICC4 |  |  | 320 | mA |
|  | MB85231-12 |  |  |  | 264 |  |
| REFRESH CURRENT 2 <br> Average Power Supply Current ( $\overline{\text { CAS }}$-before- $\overline{\text { RAS }}$; tRC=min) | MB85231-10 | ICC5 |  |  | 440 | mA |
|  | MB85231-12 |  |  |  | 360 |  |
| INPUT LEAKAGE CURRENT |  | IIL. | -30 |  | 30 | $\mu \mathrm{A}$ |
| OUTPUT LEAKAGE CURRENT |  | IOL | -10 |  | 10 | $\mu \mathrm{A}$ |
| OUTPUT HIGH LEVEL ( $1 \mathrm{OH}=-5 \mathrm{~mA}$ ) |  | VOH | 2.4 |  |  | $\checkmark$ |
| OUTPUT LOW LEVEL ( $1 \mathrm{OL}=4.2 \mathrm{~mA}$ ) |  | VoL |  |  | 0.4 | V |

Note: * ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

## AC CHARACTERISTICS

(At recommended operating conditions otherwise noted.)

| Parameter | NOTES | Symbol | MB85231-10 |  | MB85231-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| Time Between Refresh |  | tref |  | 8.2 |  | 8.2 | ms |
| Random Read/Write Cycle Time | 4 | tRc | 180 |  | 210 |  | ns |
| Access Time from $\overline{\text { RAS }}$ | 5,8 | trac |  | 100 |  | 120 | ns |
| Access Time from $\overline{C A S}$ | 6,8 | icac |  | 30 |  | 35 | ns |
| Access Time from Column Address | 7,8 | tas |  | 50 |  | 60 | ns |
| Output Data Hold Time |  | tor | 10 |  | 10 |  | ns |
| Output Buffer Turn On Delay Time |  | ton | 5 |  | 5 |  | ns |
| Output Buffer Turn Off Delay Time | 9 | toff |  | 25 |  | 25 | ns |
| Input Transition Time |  | tT | 3 | 50 | 3 | 50 | ns |
| $\overline{\mathrm{RAS}}$ Precharge Time |  | tRP | 70 |  | 80 |  | ns |
| $\overline{\text { RAS }}$ Pulse Width |  | tras | 100 | 100000 | 120 | 100000 | ns |
| $\overline{R A S}$ Hold Time |  | trsh | 30 |  | 35 |  | ns |
| CAS to RAS Precharge Time |  | tcre | 0 |  | 0 |  | ns |
| $\overline{R A S}$ to CAS Delay Time | 10,11 | trco | 20 | 70 | 20 | 85 | ns |
| $\overline{\text { CAS Pulse Width }}$ |  | tcas | 30 |  | 35 |  | ns |
| $\overline{\text { CAS Hold Time }}$ |  | tcsh | 100 |  | 120 |  | ns |
| Row Address Setup Time |  | tASR | 0 |  | 0 |  | ns |
| Row Address Hold Time |  | trat | 15 |  | 15 |  | ns |
| Column Address Setup Time |  | tasc | 0 |  | 0 |  | ns |
| Column Address Setup Time |  | tcan | 15 |  | 20 |  | ns |
| $\overline{\mathrm{RAS}}$ to Column Address Delay Time | 12 | trad | 20 | 50 | 20 | 60 | ns |
| Column Address to $\overline{\mathrm{RAS}}$ Lead Time |  | tral | 50 |  | 60 |  | ns |
| Read Command Setup Time |  | tres | 0 |  | 0 |  | ns |
| Read Command Hold Time Referenced to RAS | 13 | trRH | 0 |  | 0 |  | ns |
| Read Command Hold Time Referenced to CAS | 13 | trech | 0 |  | 0 |  | ns |
| Write Command Setup Time | 14 | twos | 0 |  | 0 |  | ns |
| Write Command Hold Time |  | twCH | 15 |  | 20 |  | ns |
| $\overline{\text { WE }}$ Pulse Width |  | twp | 15 |  | 20 |  | ns |
| Write Command to $\overline{\mathrm{RAS}}$ Lead Time |  | trwL | 25 |  | 30 |  | ns |
| Write Command to $\overline{\text { CAS }}$ Lead Time |  | tcWL | 20 |  | 25 |  | ns |
| DIN Setup Time |  | tos | 0 |  | 0 |  | ns |
| DIN Hold Time |  | tor | 15 |  | 20 |  | ns |
| Nibble Mode Read/Write Cycle Time |  | tnc | 50 |  | 55 |  | ns |
| Access Time from $\overline{\mathrm{CAS}}$ Precharge | 8,15 | tcpa |  | 60 |  | 55 | ns |
| Nibble Mode $\overline{\mathrm{CAS}}$ Precharge Time |  | tNCP | 15 |  | 15 |  | ns |

## AC CHARACTERISTICS (Continued)

(At recommended operating conditions otherwise noted.) Notes 1, 2, 3

| Parameter NOTES | Symbol | MB85230-10 |  | MB85230-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\overline{\mathrm{CAS}}$ Precharge Time( $\overline{\mathrm{CAS}}$-before $\overline{\mathrm{RAS}}$ refresh) | tCPN | 15 |  | 15 |  | ns |
| $\overline{\text { RAS }}$ Precharge Time to $\overline{\mathrm{CAS}}$ Active Time (Refresh Cycles) | tRPC | 0 |  | 0 |  | ns |
| $\overline{\mathrm{CAS}}$ Setup Time for $\overline{\mathrm{CAS}}$-beforeRAS Refresh | tCSR | 0 |  | 0 |  | ns |
| $\overline{\mathrm{CAS}}$ Hold Time for $\overline{\mathrm{CAS}}$-before$\overline{\text { RAS }}$ Refresh | tchr | 15 |  | 20 |  | ns |

## NOTES;

1. An initial pause $\overline{(\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V} \mid H)$ of $200 \mu \mathrm{~s}$ is required after power-up followed by any $8 \overline{\mathrm{RAS}}$-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
2. $A C$ characteristics assume $t T=5 n s$
3. $\mathrm{VIH}(\mathrm{min})$ and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between $\mathrm{VIH}^{(\mathrm{min})}$ and $\mathrm{V} / \mathrm{L}$ (max).
4. The minimum cycle time depends upon the ambient temperature and cooling condition. See Fig. 3.
5. Assumes that trCD $\leq \operatorname{trCD}$ (max). If trCD is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trcD exceeds the value shown. Refer to Fig. 4 and 5.
6. If trcD $\geq$ trco (max), trad $\geq$ trad (max), and tasc $\geq$ taA-tcas-tt, access time is tcac.
7. If trad $\geq$ trad (max), tasc $\geq$ taA-tcas-tt, access time is taA.
8. Measured with a load equivalent to two TTL loads and 100 pF .
9. toff is specified that output buffer changes to high impedance state.
10. Operation within the trCD (max) limit insures that trac (max) can be met, traC (max) is specifies as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAS or taA.

11. Operation within the trad (max) limit insures that trac (max) can be met. trad (max) is specified as a reference point only; if tRAD is greater than the specified trad (max) limit, access time is controlled exclusively by tcAC or taA.
12. Either trRH or trich must be satisfied for a read cycle.
13. twCs is specified as a reference point only. If $\mathrm{tWCS}(\mathrm{min})$, the DQn pins will maintain impedance(High-Z) state throughout the entire cycle.
14. tcPA is access time from the selection of a new column address (that is caused by changing $\overline{\mathrm{CAS}}$ from VIL to VIH .). Therefore, if tcP is short, tcAC is longer than tcac (max).

Fig. 3 - MB85230 DERATING CURVE (Normal Cycle)


Air Flow


Fig. 4 - tRAC vs tRCD
Fig. 5 - tRAC vs tRAD






$\overline{\mathrm{CAS}}$-BEFORE- $\overline{\mathrm{RAS}}$ REFRESH CYCLE
NOTE: ADDRESS, $\overline{\mathrm{WE}}, \mathrm{DQ}$ (Input) = Don't Care


## DESCRIPTION

## Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85231 is composed of eight MB81C1001, and the memory selection of the each MB81C1001 consists of a 1024-by-1024 cell matrix.
Operational modes of this module are specified below.

## Address Inputs:

A total of twenty binary input address bits are required to decde any 8-bit of the $8,388,608$ storage cells within the MB85231. Ten row address bits are established on the address input pins (A0 to A9) and latched with the Row Address Strobe, $\overline{R A S}$. The ten column address bits are established on the address input pins (A0 to A9) and latched with the Column Address Strobe, $\overline{\mathrm{CAS}}$. All row and column addresses must be stable on or before the falling edge of $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$, respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after tRAH $(\min )+t T$. If tRAD $\geq$ tRAD $(\max )$, access time is tCAC or tAA whichever occurs later.

## Write Enable:

Read or Write mode is selected with the $\overline{W E}$ inputs. A high on $\overline{W E}$ selects read cycle and low selects write mode.

## Data Input/Output:

1. Data Input;

In write cycle, the 8-bit data is written into the MB85231 during write cycle through each DQ pins. Each input data is strobed and latched by falling edge of $\overline{C A S}$, and $\overline{W E}$ must be brought to VIL before falling edge of $\overline{C A S}$, data input strobed by $\overline{C A S}$, and setup and hold times are referenced to $\overline{C A S}$.

## 2. Data Output;

The output buffers on each chip are three state TTL compatible with a fan out of 2 TTL loads. Output data has the same porality as input data. The outputs are in high impedance state until CAS is brought low. In a read cycle, the output becomes valid within tcAC or tAA whichever occurs later after falling edge of $\overline{C A S}$. The data output remans valid until $\overline{C A S}$ returns to high.

## Read Cycle:

The read cycle is executed by keeping both $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}=\mathrm{VIL}$ and keeping $\overline{\mathrm{WE}}=\mathrm{VIH}$ throughout the cycle. The row and column addresses are latched with $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$, respectively. The output data is remain valid with $\overline{C A S}=\mathrm{VIL}, \mathrm{I} . e$., if $\overline{\mathrm{CAS}}$ goes VIH , the data becomes invalid with toH. The access time is determined by $\overline{\mathrm{RAS}}$ (tRAC), $\overline{\mathrm{CAS}}(\mathrm{tcAC})$, or Column address input ( $\operatorname{tAA})$. If $\operatorname{tRCD}(\overline{\operatorname{RAS}}$ to $\overline{C A S}$ delay time) is greater than the specification, the access time is tcAC. If traD is greater than the specification, the access time is tAA.

## Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of $\overline{W E}$. The 8-bit data on DQ pins are latched with the falling edge of $\overline{C A S}$ and written into memory. In addition, during write cycle, tRWL, tcWL, and tral must be satisfied the specifications.

## Nibble Mode:

The nibble mode is a 4-bit serial access mode allows high speed addressing with $\overline{C A S}$ during read or write cycle. The each cell accessed dring nibble mode are determined by the combination of row and column address on A9(RA9 and CA9). The two address are used to select one of four bits for initial access. After the first bits is accessed by normal read or write mode, the remaining nibble bits can be accessed by toggling $\overline{C A S}$, high to row level. Toggling CAS causes RA9 and CA9 to be increased internally while all other address bits are held constant and makes the next nibble bit available for access. Refer to Table 1 for nibble mode address sequence.
If more than four bits are accessed during nibble mode, the address sequence will begin to repeat.

1. Nibble Mode Read Cycle:

The nibble mode write cycle is also executed after normal cycle with holding $\overline{\mathrm{RAS}}=\mathrm{VIL}$, applying column address and $\overline{\mathrm{CAS}}$, and keeping $\overline{W E}=V I H$. Since all address during nibble mode cycle is latched by normal cycle, the read operation is simplified.
2. Nibble Mode Read Cycle:

The nibble mode write cycle is also executed by the same manner as nibble mode read cycle except for the state of $\overline{W E}$.
The data on each $D Q$ is latched with the falling edge of $\overline{C A S}$ and written into the memory.

## DESCRIPTION (Continued)

## Refresh:

The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, Ao through As except for A9, are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85230 also has three types of refresh modes, $\overline{\mathrm{RAS}}$-only, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$, and Hidden refresh.

1. RAS-only Refresh;

The $\overline{\mathrm{RAS}}$-only refresh is executed by keeping $\overline{\mathrm{RAS}}=\mathrm{VIL}$ and keeping $\overline{\mathrm{CAS}}=\mathrm{V} \mathbb{I H}$ through the cycle. The row address to be refreshed is latched with the falling edge of $\overline{R A S}$. During this refresh, the DQ pins are kept high impedance state.
2. $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ Refresh;

The $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh is executed by bringing $\overline{\mathrm{CAS}}=\mathrm{V} \mathbb{L}$ before $\overline{\mathrm{RAS}}$. By this combination, the MB85231 executes $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh. The row address input is not necessary because it is generated internally.
3. Hidden Refresh;

The hidden refresh is execute dby keeping $\overline{\mathrm{CAS}}=\mathrm{V}_{\text {IL }}$ to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the $\overline{C A S}$ is kept VIL continuously from previous cycle, followed refresh cycle should be $\overline{C A S}$-before- $\overline{R A S}$ refresh.

Table 1 - NIBBLE MODE ADDRESS SEQUENCE

| Sequence | NIbble blt | Row address | RA9 | Column address | CA9 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{R A S} / \overline{\mathrm{CAS}}$ (normal mode) | 1 | 101010101 | 0 | 101010101 | 0 | Input address |
| Toggling $\overline{\mathrm{CAS}}$ (nibble mode) | 2 | 101010101 | 1 | 101010101 | 0 |  |
| Toggling $\overline{\mathrm{CAS}}$ (nibble mode) | 3 | 101010101 | 0 | 101010101 | 1 | Generated |
| Toggling $\overline{\mathrm{CAS}}$ (nibble mode) | 4 | 101010101 | 1 | 101010101 | 1 | internally |
| Toggling $\overline{\mathrm{CAS}}$ (nibble mode) | 1 | 101010101 | 0 | 101010101 | 0 | Sequence repeats |

## FUNCTIONAL TRUTH TABLE

| Operation Mode | Clock Input |  |  | Address Input |  | Data 1/0 | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | WE | Row | Column |  |  |
| Standby | VIH | VIH | $\times$ | X | $\times$ | High-Z | Cells are not refreshed. |
| Read (Normal) | VIL | VIL | VIH | Valid | Valid | Output <br> Valid | tras $\geq$ tracs ( min ) |
| Read (Fast Page) | VIL | VIL | VIH | Valid | Valld | Output <br> Valid | trass $\geq$ tras ( min ) Cells are not refreshed. |
| Write (Normal) | VIL | VIL | VIL | Valid | Valid | Input <br> Valid | $\mathrm{twCs} \geq \mathrm{twcs}(\mathrm{min})$ |
| Write (Fast Page) | VIL | VIL | VIL | Valid | Valid | Input <br> Valid | twcs $\geq$ twcs (min) Cells are not refreshed. |
| $\overline{R A S}$-only Refresh | VIL | VIH | X | Valid | X | High-Z |  |
| CAS-beforeRAS Refresh | VIL | VIL | X | X | X | High-Z | tcRs $\geq$ tcrs ( min ) |
| Hidden <br> Refresh | $\underset{\star}{\text { VIL }}$ | VIL | VIH | X | X | Output <br> Valid | Previous data is kept. |

Note: $\underset{*}{\text { X: }} \quad \frac{\text { Don't Care }}{\text { RAS }}$
*; $\overline{R A S}$ puts $\mathrm{VIH}^{2}$ at once.

## PACKAGE DIMENSIONS

(Suffix: PJPB)



## PACKAGE DIMENSIONS (Continued)

(Suffix: PJPS)

## 30-LEAD PLASTIC SINGLE IN-LINE TYPE MODULE

(CASE No.: MSP-30P-P05)



## $1,048,576 \times 9$ BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85235 is a fully decoded, dynamic CMOS random access memory module with eight MB81C1000, in $26-$ pin SOJ packages, and nine $.22 \mu \mathrm{~F}$ decoupling capacitors under the each memory, mounted on a 30 -pin SIP or a 30 -pad SIMM module. Organized as $1,048,576$ x 9-bit words, the MB85235 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85235 are the same as the MB81C1000 devices which feature a Fast Page mode operation.

- $1,048,576 \times 9$ DRAM, $30-$ pin SIP and SIMM
- RAS access time ( $t_{\text {RAC }}$ ):

100 ns max. (MB85235-10)
120 ns max. (MB85235-12)

- Cycle time ( $t_{R C}$ ):

180 ns min. (MB85235-10)
210 ns max. (MB85235-12)

- Column access time ( $\mathrm{t}_{\mathrm{CAC}}$ ): 30 ns max. (MB85235-10) 35 ns max. (MB85235-12)
- Fast Page mode cycle time ( $\mathrm{t}_{\mathrm{PC}}$ ):

60 ns max. (MB85235-10) 70 ns max. (MB85235-12)

- Dual +5 V supply, $\pm 10 \%$ tolerance
- Low power:

$$
\begin{aligned}
\text { Active } & =2970 \mathrm{~mW} \max . \quad(\text { MB85235-10 }) \\
& 2475 \mathrm{~mW} \max .(\text { MB85235-12 }) \\
\text { Standby } & =49.5 \mathrm{~mW} \max .(\text { CMOS level })
\end{aligned}
$$

- Refresh:
$-8.2 \mathrm{~ms} / 512$ refresh cycle
- " $\overline{R A S}-$ on 1 y ", " $\overline{\mathrm{CAS}}-$ before $-\overline{\mathrm{RAS}}$ " and "Hidden" refresh capability
- Fast Page Mode Read and Write capability
- Leaded and Leadless type are available.
- JEDEC standard ( 30 pin SIP) pin assignment
absolute maximum ratings (See Note)

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Voltage on any pin relative to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage on $\mathrm{V}_{\text {cc }}$ supply relative to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {CC }}$ | -1 to +7 | V |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | 9.0 | W |
| Short circuit output current | - | 50 | mA |

NOTE: Permanent device damage may occur.if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


PIN ASSIGNMENT


Fig. 1 - BLOCK DIAGRAM

Fig. 2 - BLOCK DIAGRAM FOR EACH CHIP


CAPACITANCE $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Parameter | Symbol | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input Capacitance, $\mathrm{A}_{0}$ to $\mathrm{A}_{9}$ | $\mathrm{C}_{\text {IN1 }}$ | - | 60 | pF |
| Input Capacitance, RAS | $\mathrm{C}_{\text {IN2 }}$ | - | 49 | pF |
| Input Capacitance, CAS | $\mathrm{C}_{\mathrm{IN} 3}$ | - | 49 | pF |
| Input Capacitance, WE | $\mathrm{C}_{\mathrm{IN} 4}$ | - | 48 | pF |
| Input Capacitance, $\mathrm{CAS}_{8}$ | $\mathrm{C}_{\text {IN5 }}$ | - | 9 | pF |
| Input Capacitance, $\mathrm{D}_{8}$ | $\mathrm{C}_{\mathrm{D}}$ | - | 7 | pF |
| I/0 Capacitance, $\mathrm{DQ}_{0}$ to $\mathrm{DQ}_{7}$ | $\mathrm{C}_{\mathrm{DQ}}$ | - | 14 | pF |
| Output Capacitance, $\mathrm{Q}_{8}$ | $\mathrm{C}_{0}$ | - | 10 | pF |

## RECOMMENDED OPERATING CONDITIONS

(Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Parameter | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply Voltage | $\begin{aligned} & \mathrm{v}_{\mathrm{CC}} \\ & \mathrm{v}_{\mathrm{SS}} \end{aligned}$ | $\begin{gathered} 4.5 \\ 0 \end{gathered}$ | $\begin{gathered} 5.0 \\ 0 \end{gathered}$ | $\begin{gathered} 5.5 \\ 0 \end{gathered}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Input High Level, all inputs | $\mathrm{V}_{\text {IH }}$ | 2.4 |  | 6.5 | V |
| Input Low Level, all inputs <br> all DQs | $\begin{aligned} & \mathrm{V}_{\text {IL1 }} \\ & \mathrm{V}_{\text {IL2 }} \end{aligned}$ | $\begin{aligned} & -2.0 \\ & -1.0 *^{1} \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 | 25 | 70\%2 | ${ }^{\circ} \mathrm{C}$ |

Note: *1 The device will withstand undershoots to the -2.0 V level with a maximum pulse width of 20 ns at the -1.5 V level.
$*^{2}$ Maximum ambient temperature is permissible under certain conditions.

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

| Parameter (conditions) |  | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| OPERATING CURRENT* <br> Average Power Supply Current ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ cycling; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$.) | MB85235-10 |  | ${ }^{\text {I CC1 }}$ |  |  | 540 | mA |
|  | MB85235-12 |  |  |  | 450 |  |  |
| STANDBY CURRENT <br> Power Supply Current <br> $\left(\overline{\operatorname{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}\right)$ | TTL level | ${ }^{\text {I CC2 }}$ |  |  | 18 | mA |  |
|  | CMOS level |  |  |  | 9 |  |  |
| REFRESH CURRENT 1 <br> Average Power Supply Current ( $\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{RAS}}=\mathrm{min}$ cycling) | MB85235-10 | $\mathrm{I}_{\text {CC3 }}$ |  |  | 495 | mA |  |
|  | MB85235-12 |  |  |  | 405 |  |  |
| FAST PAGE MODE CURRENT Average Power Supply Current ( $\overline{\mathrm{RAS}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CAS}}=$ min cycling) | MB85235-10 | $\mathrm{I}_{\mathrm{CC4} 4}$ |  |  | 360 | mA |  |
|  | MB85235-12 |  |  |  | 297 |  |  |
| REFRESH CURRENT 2 <br> Average Power Supply Current ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB85235-10 | $\mathrm{I}_{\mathrm{CC} 5}$ |  |  | 495 | mA |  |
|  | MB85235-12 |  |  |  | 405 |  |  |
| INPUT LEAKAGE CURRENT, all inputs |  | $\mathrm{I}_{\text {IL1 }}$ | -30 |  | 30 | $\mu \mathrm{A}$ |  |
| INPUT LEAKAGE CURRENT, $\overline{\mathrm{CAS}}_{8}$ and $\mathrm{D}_{8}$ |  | $\mathrm{I}_{\text {IL2 }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| OUTPUT LEAKAGE CURRENT |  | $\mathrm{I}_{\text {OL }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| OUTPUT HIGH LEVEL ( $\mathrm{I}_{\text {OH }}=-5 \mathrm{~mA}$ ) |  | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V |  |
| OUTPUT LOW LEVEL ( $\mathrm{I}_{\text {OL }}=4.2 \mathrm{~mA}$ ) |  | $\mathrm{v}_{\text {OL }}$ |  |  | 0.4 | V |  |

Note: * $I_{C C}$ is dependent on output loading and cycle rates. Specified values are obtained with the output open.

## AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

| Parameter NOTES | Symbol | MB85235-10 |  | MB85235-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Time Between Refresh | ${ }^{\text {t }}$ REF |  | 8.2 |  | 8.2 | ms |
| Random Read/Write Cycle Time | ${ }^{\text {t }}$ RC | 180 |  | 210 |  | ns |
| Access Time from $\overline{\mathrm{RAS}} \quad 5,8$ | ${ }^{\text {t }}$ RAC |  | 100 |  | 120 | ns |
| Access Time from CAS 6,8 | ${ }^{\text {t }}$ CAC |  | 30 |  | 35 | ns |
| Access Time from Column Address | ${ }^{\text {t }}$ AA |  | 50 |  | 60 | ns |
| Output Data Hold Time | ${ }^{\text {t }}$ | 10 |  | 10 |  | ns |
| Output Buffer Turn On Delay Time | ${ }^{\text {ton }}$ | 5 |  | 5 |  | ns |
| Output Buffer Turn Off Delay <br> Time | ${ }^{\text {t }}$ OFF |  | 25 |  | 25 | ns |
| Input Transition Time | ${ }^{\text {t }}$ | 3 | 50 | 3 | 50 | ns |
| RAS Precharge Time | ${ }^{\text {t }}$ RP | 70 |  | 80 |  | ns |
| RAS Pulse Width | ${ }^{\text {t }}$ RAS | 100 | 100000 | 120 | 100000 | ns |
| RAS Hold Time | ${ }^{\text {t }}$ RSH | 30 |  | 35 |  | ns |
| CAS to RAS Precharge Time | ${ }^{\text {t }}$ CRP | 0 |  | 0 |  | ns |
| RAS to CAS Delay Time 10,11 | ${ }^{\text {t }}$ RCD | 20 | 70 | 20 | 85 | ns |
| CAS Pulse Width | ${ }^{\text {t }}$ CAS | 30 |  | 35 |  | ns |
| CAS Hold Time | ${ }^{\text {t }}$ CSH | 100 |  | 120 |  | ns |
| Row Address Setup Time | ${ }^{\text {t }}$ ASR | 0 |  | 0 |  | ns |
| Row Address Hold Time | ${ }^{\text {t }}$ RAH | 15 |  | 15 |  | ns |
| Column Address Setup Time | ${ }^{\text {taSC }}$ | 0 |  | 0 |  | ns |
| Column Address Setup Time | ${ }^{t} \mathrm{CAH}$ | 15 |  | 20 |  | ns |
| RAS to Column Address Delay Time | ${ }^{\text {t }}$ RAD | 20 | 50 | 20 | 60 | ns |
| Column Address to RAS Lead Time | ${ }^{\text {t }}$ RAL | 50 |  | 60 |  | ns |
| Read Command Setup Time | ${ }^{\text {t }}$ RCS | 0 |  | 0 |  | ns |
| Read Command Hold Time Referenced to RAS 13 | ${ }^{\text {t }}$ RRH | 0 |  | 0 |  | ns |
| Read Command Hold Time Referenced to CAS 13 | ${ }^{\text {t }}$ RCH | 0 |  | 0 |  | ns |
| Write Command Setup Time 14 | ${ }^{\text {t }}$ WCS | 0 |  | 0 |  | ns |
| Write Command Hold Time | ${ }^{\text {t }}$ WCH | 15 |  | 20 |  | ns |
| WE Pulse Width | ${ }^{\text {t }}$ WP | 15 |  | 20 |  | ns |
| Write Command to RAS Lead Time | ${ }^{\text {t }}$ RWL | 25 |  | 30 |  | ns |
| Write Command to CAS Lead Time | ${ }^{\text {t }}$ CWL | 20 |  | 25 |  | ns |
| DIN Setup Time | ${ }^{\text {t }}$ D | 0 |  | 0 |  | ns |
| DIN Hold Time | ${ }^{\text {t }}$ DH | 15 |  | 20 |  | ns |
| Fast Page Mode Read/Write Cycle Time | ${ }^{\text {t }} \mathrm{PC}$ | 60 |  | 70 |  | ns |
| Access Time from $\overline{\text { CAS }}$ Precharge <br> 8,15 | ${ }^{\text {t }}$ CPA |  | 60 |  | 70 | ns |
| Fast Page Mode $\overline{\text { CAS }}$ Precharge Time | ${ }^{t} \mathrm{CP}$ | 15 |  | 15 |  | ns |
| CAS Precharge Time | ${ }^{\text {t }}$ CPN | 15 |  | 15 |  | ns |
| $\overline{\mathrm{RAS}}$ Precharge Time to $\overline{\mathrm{CAS}}$ Active Time (Refresh Cycles) | ${ }^{\text {t }}$ RPC | 0 |  | 0 |  | ns |
| $\overline{\text { CAS }}$ Setup Time for <br> RAS <br> Refresh | ${ }^{\text {t }}$ CSR | 0 |  | 0 |  | ns |
| CAS Hold Time for $\overline{C A S}$-beforeRAS Refresh | ${ }^{\text {t }}$ CHR | 15 |  | 20 |  | ns |

## AC CHARACTERISTICS (Cont'd)

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

| Parameter NOTES | Symbol | MB85235-10 |  | MB85235-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Read-Modify-Write Cycle Time | ${ }^{t_{\mathrm{RWC}}}$ | 210 |  | 245 |  | ns |
| Fast Page Mode Read-Modify-Write Cycle Time | ${ }^{\text {t }}$ PRWC | 85 |  | 100 |  | ns |
| RAS to WE Delay Time 14,16 | ${ }^{\text {t }}$ RWD | 100 |  | 120 |  | ns |
| CAS to WE Delay Time 14,16 | ${ }^{t} \mathrm{CWD}$ | 30 |  | 35 |  | ns |
| Column Address to WE delay Time <br> 14,16 | ${ }^{\text {t }}$ AWD | 50 |  | 60 |  | ns |

NOTES;

1. An initial pause ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}} / \mathrm{CAS}_{8}=\mathrm{V}_{\mathrm{IH}}$ ) of $200 \mu \mathrm{~s}$ is required after power-up followed by any $8 \overline{\mathrm{RAS}}$-only cycle: before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before- $\overline{R A S}$ initialization cycles instead of 8 RAS cycles are required.
2. $A C$ characteristics assume $t_{T}=5 \mathrm{~ns}$
3. $\mathrm{V}_{\mathrm{IH}}$ (min) and $\mathrm{V}_{\mathrm{IL}}$ (max) are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{I H}(m i n)$ and $V_{I L}$ (max).
4. The minimum cycle time depends upon the ambient temperature and cooling condition. See fig. 4.
5. Assumes that $t_{R C D} \leq t_{R C D}$ (max). If $t_{R C D}$ is greater than the maximum recommended value shown in this table, $t_{\text {RAC }}$ will be increased by the amount that $t_{R C D}$ exceeds the value shown. Refer to fig. 2 and 3 .
6. If $t_{R C D} \geq t_{R C D}$ (max), $t_{R A D} \geq t_{R A D}$ (max), and $t_{A S C} \geq t_{A A} t_{C A C}{ }^{-} t_{T}$, access time is $t_{C A C}$.
7. If $t_{R A D} \geq t_{R A D}$ (max), $t_{A S C} \geq t_{A A}{ }^{-t_{C A C}}{ }^{-t_{T}}$, access time is $t_{A A}$.
8. Measured with a load equivalent to two TTL loads and 100 pF .
9. $t_{\text {OFF }}$ is specified that output buffer changes to high impedance state.
10. Operation within the $t_{R C D}$ (max) limit insures that $t_{R A C}$ (max) can be met. $t_{R C D}$ (max) is specified as a reference point only; if $t_{R C D}$ is greater than the specified $t_{R C D}$ (max) limit, access time is controlled exclusively by $t_{C A C}$ or $t_{A A}$.
11. $t_{R C D}(\min )=t_{R A H}(\min )+2 t_{T}+t_{A S C}(\min )$.
12. Operation within the $t_{\text {RAD }}$ (max) limit insures that $t_{R A C}$ (max) can be met. $t_{\text {RAD }}$ (max) is specified as a reference point only; if $t_{\text {RAD }}$ is greater than the specified $t_{\text {RAD }}$ (max) limit, access time is controlled exclusively by $t_{C A C}$ or $t_{A A}$.
13. Either $t_{\text {RRH }}$ or $t_{\text {RCH }}$ must be satisfied for a read cycle.
14. $t_{\text {WCS }}, t_{\text {RWD }}$, $t_{C W D}$, and $t_{A W D}$ are specified as a reference point only. If $t_{\text {WCS }} \geq t_{W C S}$ (min), the cycle is early write cycle and the output pins will maintain high impedance(High-Z) state throughout the entire cycle. If $t_{R W D} \geq t_{\text {RWD }}(\min )$, $t_{C W D} \geq t_{C W D}(\min )$, and $t_{A W D} \geq t_{A W D}(\min )$, the cycle is a read-modify-write cycle and data from the selected cell will appear at the output pins. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear at the output pins, and write operation can be executed by satisfing $t_{\text {RWL }}, t_{C W L}$, and $t_{\text {RAL }}$ specifications.
15. $t_{\text {CPA }}$ is access time from the selection of a new column address (that is caused by changing ${\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}}^{\text {a }}$ from $\mathrm{V}_{I L}$ to $\mathrm{V}_{\mathrm{IH}}$.). Therefore, if $\mathrm{t}_{\mathrm{CP}}$ is short, $\mathrm{t}_{\mathrm{CAC}}$ is longer than $\mathrm{t}_{\mathrm{CAC}}(\max )$.
16. For parify bit only.

Fig. 3 - DERATING CURVE (Normal Cycle)
T.B.D.

Fig. 4 - DERATING CURVE (Fast Page Mode Cycle)
T.B.D.



D. Don't Care


Fast Page Mode Write Cycle



Fast Page Mode Read-Modify-Write Cycle


## RAS-only Refresh Cycle

NOTE : $\mathbb{W E}, D, D Q($ Input $)=$ Don't care, $A g=V_{I H}$ or $V_{I L}$


## $\overline{\text { CAS-before- }} \overline{\text { RAS }}$ Refresh Cycle

NOTE : Address, $\overline{W E}, D, D Q($ Input $)=$ Don't care



## DESCRIPTION

## Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85235 is composed of nine MB81C1000, and the memory selection of the each MB81C1000 consists of a 1024 -by- 1024 cell matrix. Operational modes of the device are shown in the FUNCTIONAL TRUTH TABLE below.

## Address Inputs:

A total of twenty binary input address bits are required to decode any 9-bit of the $9,437,184$ storage cells within the MB85235. Ten row address bits are established on the address input pins ( $\mathrm{A}_{0}$ to $\mathrm{A}_{9}$ ) and latched with the Row Address Strobe, $\overline{\mathrm{RAS}}$. The ten column address bits are established on the address input pins ( $A_{0}$ to $A_{g}$ ) and latched with the Column Address Strobe, $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$. All row and column addresses must be stable on or before the falling edge of $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$, respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after $t_{R A H}(m i n)+t_{T}$. If $t_{R A D} \geq t_{R A D}$ (max), access time is $t_{\text {CAC }}$ or $t_{A A}$ whichever occurs later.

## Write Enable:

Read or Write mode is selected with the $\overline{W E}$ inputs. A high on $\overline{W E}$ selects read cycle and low selects write mode.

## Data Input/Output:

## 1. Data Input;

In write cycle, the 9-bit data is written into the MB85235 during write cycle through each DQ and D pin. Each input data is strobed and latched by falling edge of $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$ and $\overline{\mathrm{WE}}$ must be brought to $V_{I L}$ before falling edge of $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$, data input is strobed by $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$, and setup and hold times are referenced to $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$.
2. Data Output;

The output buffers on each chip are three state TTL compatible with a fan out of 2 TTL loads. Output data has the same porality as input data. The outputs are in high impedance state until $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{CAS}}_{8}$ are brought low. In a read cycle, the output becomes valid within $t_{R A C}$ from the falling edge of $\overline{R A S}$ when $t_{R C D}(\max )$ is satisfied. In the meanwhile when either $t_{R C D}$ or $t_{R A D}$, or both, are equal or greater than their maximum value, the output data becomes valid within $t_{C A C}$ or $t_{A A}$ whichever occurs later after falling edge of $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$. The data output remains valid until $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{CAS}}_{8}$ return to high.

## Read Cycle:

The read cycle is executed by the falling edge of both $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$, and keeping $\overline{W E}$ to high throughout the cycle. The row and column addresses are latched with RAS and $\overline{\mathrm{CAS}} / \mathrm{CAS}_{8}$ respectively. The valid data will appear at the $D Q$ and $Q$ pins after determined by $\overline{\operatorname{RAS}}\left(t_{R A C}\right)$, $\overline{\mathrm{CAS}}\left(t_{C A C}\right)$, or Column address input $\left(t_{A A}\right)$. If $t_{R C D}(\overline{R A S}$ to $\overline{C A S}$ delay time) is greater than the specification, the access time is $t_{\text {CAC }}$. If $t_{\text {RAD }}$ is greater than the specification, the access time is $t_{A A}$. The output data becomes invalid after $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$ is brought high, with a delay time of $t_{0 H}$, and the $D Q$ and $Q$ pins return to the high impedance with $\mathrm{t}_{\mathrm{OH}}$.

## Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of $\overline{W E}$. The 9-bit data on $D Q$ and $D$ pins are latched with the falling edge of $\overline{C A S} / \overline{\mathrm{CAS}}_{8}$ and written into memory. In addition, during write cycle, $t_{\text {RWL }}$, $t_{C W L}$, and $t_{\text {RAL }}$ must be satisfied the specifications.

## DESCRIPTION (Continued)

Fast Page Mode Read Cycle:
The fast page mode read cycle is executed after normal cycle with holding RAS low, applying column address and $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$, and keeping $\overline{\mathrm{WE}}$ high. Since the row address during fast page mode cycle is latched by normal cycle, the cycle time is reduced. During this mode, the access time is $t_{C A C}, t_{A A}$, or $t_{C P A}$, whichever occur later. Any of the 1024 bits belonging to each internal row address can be accessed.

## Fast Page Mode Write Cycle:

The fast page mode write cycle is executed by the same manner as fast page mode read cycle except for the state of $\overline{W E}$. The data on each $D Q$ and $D$ are latched with the falling edge of $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$ and written into the memory. During this write cycle, $\mathrm{t}_{\mathrm{CWL}}$ must be satisfied. Any of 1024 bits belonging to each internal row address can be accessed.

## Refresh:

The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, $A_{0}$ through $A_{8}$ except for $A_{9}$, are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85231 also has three types of refresh modes below.

1. $\overline{R A S}$-only Refresh;

The $\overline{\mathrm{RAS}}$-only refresh is executed by keeping $\overline{\mathrm{RAS}}$ low, and $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$ remains high through the cycle. The row address to be refreshed is latched with the falling edge of RAS. During this refresh, the data pins are kept high impedance state.

## 2. $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ Refresh;

The $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh is executed by bringing $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$ low before $\overline{\mathrm{RAS}}$ brought low. By this combination, the MB85235 executes $\overline{C A S}$-before- $\overline{\operatorname{RAS}}$ refresh. The row address input is not necessary because it is generated internally.

## 3. Hidden Refresh;

The hidden refresh is executed by keeping $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$ low to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{CAS}}_{8}$ are kept low continuously from previous cycle, followed refresh cycle should be $\overline{C A S}-$ before- $\overline{R A S}$ refresh.

FUNCTIONAL TRUTH TABLE

| Operation Mode | Clock Input |  |  | Address Input |  | $\begin{aligned} & \text { Data } \\ & \text { I/O } \end{aligned}$ | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RAS}}$ | $\overline{\mathrm{CAS}}$ (8) | $\overline{W E}$ | Row | Column |  |  |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IH }}$ | X | X | X | High-Z | Cells are not refreshed. |
| Read <br> (Normal) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | Valid | Valid | Output <br> Valid | $\mathrm{t}_{\mathrm{RCS}} \geq \mathrm{t}_{\mathrm{RCS}}(\mathrm{min})$ |
| Read <br> (Fast Page) | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | Valid | Valid | Output <br> Valid | $t_{\text {RCS }} \geq t_{\text {RCS }}(\min )$ <br> Cells are not refreshed. |
| Write (Normal) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | Valid | Valid | Input Valid | $\mathrm{t}_{\text {WCS }} \geq \mathrm{t}_{\text {WCS }}(\mathrm{min})$ |
| Write <br> (Fast Page) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | Valid | Valid | Input Valid | $t_{\text {WCS }} \geq t_{\text {WCS }}(\min )$ <br> Cells are not refreshed. |
| $\overline{\operatorname{RAS}}-o n 1 y$ <br> Refresh | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | Valid | X | High-Z |  |
| $\begin{aligned} & \overline{\mathrm{CAS}}-\text { before- } \\ & \text { RAS Refresh } \end{aligned}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | X | X | X | High-Z | $\mathrm{t}_{\mathrm{CSR}} \geq \mathrm{t}_{\text {CSR }}(\mathrm{min})$ |
| Hidden <br> Refresh | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | X | X | Output Valid | Previous data is kept. |

Note: X; Either $V_{I H}$ or $V_{I L}$.
*; RAS puts $\mathrm{V}_{\mathrm{IH}}$ at once.

## PACKAGE DIMENSIONS

(Suffix: PJPS)


## PACKAGE DIMENSIONS

(Suffix: PJPB)


## $1,048,576 \times 9$ BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85237 is a fully decoded, dynamic CMOS random access memory module with nine MB81C1002, in 26 -pin SOJ packages, and nine . $22 \mu \mathrm{~F}$ decoupling capacitors under the each memory, mounted on a 30-pin SIP or a 30 -pad SIM module. Organized as $1,048,576$ $x$ 9-bit words, the MB85237 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85237 are the same as the MB81C1002 devices which feature a Static Column mode operation.

- 1,048,576 x 9 DRAM, 30-pin SIP and SIMM
- RAS access time ( $t_{R A C}$ ):

100 ns max. (MB85237-10)
120 ns max. (MB85237-12)

- Cycle time ( $t_{R C}$ ):

180 ns min. (MB85237-10)
210 ns max. (MB85237-12)

- Address access time ( $t_{A A}$ ):

50 ns max. (MB85237-10)
60 ns max. (MB85237-12)

- Static Column mode cycle time ( $\mathrm{t}_{\mathrm{SC}}$ ): 55 ns max. (MB85237-10)
65 ns max. (MB85237-12)
- Dual +5 V supply, $\pm 10 \%$ tolerance
- Low power:

Active $=2970 \mathrm{~mW}$ max. (MB85237-10)
2475 mW max. (MB85237-12)
Standby $=49.5 \mathrm{~mW}$ max. (CMOS level)

- Refresh:
- $8.2 \mathrm{~ms} / 512$ refresh cycle
 refresh capability
- Static Column Mode Read and Write capability
- Leaded and Leadless type are available.
- JEDEC standard (30 pin SIP) pin assignment
absolute maximum ratings (See Note)

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Voltage on any pin relative to $V_{\text {SS }}$ | $V_{\text {IN }}, V_{\text {OUT }}$ | -1.0 to +7.0 | V |
| Voltage on $V_{\text {CC }}$ supply relative to $V_{\text {SS }}$ | $\mathrm{V}_{\text {CC }}$ | -1.0 to +7.0 | V |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | $P_{\mathrm{D}}$ | 9.0 | W |
| Short circuit output current | - | 50 | mA |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


CAPACITANCE $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Parameter | Symbo1 | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input Capacitance, $\mathrm{A}_{0}$ to $\mathrm{A}_{9}$ | $\mathrm{C}_{\text {IN1 }}$ | - | 60 | pF |
| Input Capacitance, RAS | $\mathrm{C}_{\text {IN2 }}$ | - | 49 | pF |
| Input Capacitance, CAS | $\mathrm{C}_{\text {IN3 }}$ | - | 49 | pF |
| Input Capacitance, WE | $\mathrm{C}_{\text {IN4 }}$ | - | 48 | pF |
| Input Capacitance, $\mathrm{CAS}_{8}$ | $\mathrm{C}_{\text {IN5 }}$ | - | 9 | pF |
| Input Capacitance, $\mathrm{D}_{8}$ | $\mathrm{C}_{\mathrm{D}}$ | - | 7 | pF |
| I/0 Capacitance, $\mathrm{DQ}_{0}$ to $\mathrm{DQ}_{7}$ | $\mathrm{C}_{\mathrm{DQ}}$ | - | 14 | pF |
| Output Capacitance, $\mathrm{Q}_{8}$ | $\mathrm{C}_{0}$ | - | 10 | pF |

## RECOMMENDED OPERATING CONDITIONS

(Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Parameter | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply Voltage | $\begin{aligned} & \mathrm{v}_{\mathrm{CC}} \\ & \mathrm{v}_{\mathrm{SS}} \end{aligned}$ | $\begin{gathered} 4.5 \\ 0 \end{gathered}$ | $\begin{gathered} 5.0 \\ 0 \end{gathered}$ | $\begin{gathered} 5.5 \\ 0 \end{gathered}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Input High Level, all inputs | $\mathrm{V}_{\text {IH }}$ | 2.4 |  | 6.5 | V |
| Input Low Level, all inputs <br> all DQs | $\begin{aligned} & \mathrm{v}_{\text {IL1 }} \\ & \mathrm{v}_{\text {IL2 }} \end{aligned}$ | $\begin{aligned} & -2.0 \\ & -1.0 * 1 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | V |
| Operating Temperature Range | $\mathrm{T}_{\text {A }}$ | 0 | 25 | $70 * 2$ | ${ }^{\circ} \mathrm{C}$ |

Note: * ${ }^{1}$ The device will withstand undershoots to the -2.0 V level with a maximum pulse width of 20 ns at the -1.5 V level.
$*^{2}$ Maximum ambient temperature is permissible under certain conditions.
DC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted)

| Parameter (conditions) |  | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| OPERATING CURRENT* <br> Average Power Supply Current ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ cycling; $\mathrm{t}_{\mathrm{RC}}=$ min.) | MB85237-10 |  | $\mathrm{I}_{\mathrm{CC} 1}$ |  |  | 540 | mA |
|  | MB85237-12 |  |  |  | 450 |  |  |
| STANDBY CURRENT <br> Power Supply Current $\left(\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}\right)$ | TTL level | $\mathrm{I}_{\mathrm{CC} 2}$ |  |  | 18 | mA |  |
|  | CMOS level |  |  |  | 9 |  |  |
| REFRESH CURRENT 1 <br> Average Power Supply Current ( $\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{RAS}}=$ min cycling) | MB85237-10 | $\mathrm{I}_{\mathrm{CC} 3}$ |  |  | 495 | mA |  |
|  | MB85237-12 |  |  |  | 405 |  |  |
| STATIC COLUMN MODE CURRENT Average Power Supply Current $\left(\overline{\mathrm{RAS}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CAS}}=\mathrm{cyc} 1 \mathrm{ing}, \mathrm{t}_{\mathrm{SC}}=\mathrm{min}\right)$ | MB85237-10 | $\mathrm{I}_{\mathrm{CC} 4}$ |  |  | 270 | mA |  |
|  | MB85237-12 |  |  |  | 207 |  |  |
| REFRESH CURRENT 2 <br> Average Power Supply Current ( $\overline{\mathrm{CAS}}$-before $-\overline{\mathrm{RAS}}$; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB85237-10 | $\mathrm{I}_{\mathrm{CC} 5}$ |  |  | 495 | mA |  |
|  | MB85237-12 |  |  |  | 405 |  |  |
| INPUT LEAKAGE CURRENT, all inputs |  | I 1 L 1 | -30 |  | 30 | $\mu \mathrm{A}$ |  |
| INPUT LEAKAGE CURRENT, $\overline{\mathrm{CAS}}_{8}$ and $\mathrm{D}_{8}$ |  | $\mathrm{I}_{\text {IL2 }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| OUTPUT LEAKAGE CURRENT |  | $\mathrm{I}_{\text {OL }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| OUTPUT HIGH LEVEL ( $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ ) |  | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V |  |
| OUTPUT LOW LEVEL ( $\mathrm{I}_{\text {OL }}=4.2 \mathrm{~mA}$ ) |  | $\mathrm{V}_{\text {OL }}$ |  |  | 0.4 | V |  |

Note: * $I_{\text {CC }}$ is dependent on output loading and cycle rates. Specified values are obtained with the output open.

## AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

| Parameter NOTES | Symbol | MB85237-10 |  | MB85237-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Time Between Refresh | ${ }^{t_{\text {REF }}}$ |  | 8.2 |  | 8.2 | ms |
| Random Read/Write Cycle Time | ${ }^{\mathbf{t}} \mathrm{RC}$ | 180 |  | 210 |  | ns |
| Read-Modify-Write Cycle Time | ${ }^{\text {TWWC }}$ | 210 |  | 245 |  | ns |
| Access Time from RAS 5,6 | ${ }^{t}$ RAC |  | 100 |  | 120 | ns |
| Access Time from CAS 5 | ${ }^{\text {t }}$ CAC |  | 30 |  | 35 | ns |
| Access Time from Column Address | ${ }^{\text {t }}$ AA |  | 50 |  | 60 | ns |
| Output Data Hold Time | ${ }^{ \pm} \mathrm{OH}$ | 7 |  | 7 |  | ns |
| Output Buffer Turn On Delay Time | ${ }^{\text {ton }}$ | 5 |  | 5 |  | ns |
| $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Output Buffer Turn Off Delay } \\ \text { Time } \end{array} \\ \hline \end{array}$ | ${ }^{\text {E OFF }}$ |  | 25 |  | 25 | ns |
| Input Transition Time | ${ }^{t}$ T | 3 | 50 | 3 | 50 | ns |
| RAS Precharge Time | ${ }^{\text {t }}$ RP | 70 |  | 80 |  | ns |
| RAS Pulse Width | ${ }^{t_{\text {RAS }}}$ | 100 | 100000 | 120 | 100000 | ns |
| RAS Hold Time | ${ }^{\text {t }}$ RSH | 30 |  | 35 |  | ns |
| CAS to RAS Precharge Time | ${ }^{\text {t }}$ CRP | 0 |  | 0 |  | ns |
| RAS to CAS Delay Time 9,10 | ${ }^{t}$ RCD | 25 | 70 | 25 | 85 | ns |
| CAS Pulse Width | ${ }^{\text {chas }}$ | 30 |  | 35 |  | ns |
| CAS Hold Time | ${ }^{\text {t }} \mathrm{CSH}$ | 100 |  | 120 |  | ns |
| CAS Precharge Time ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ Refresh) | ${ }^{\text {t }}$ CPN | 15 |  | 15 |  | ns |
| Row Address Setup Time | ${ }^{\text {t }}$ ASR | 0 |  | 0 |  | ns |
| Row Address Hold Time | ${ }^{t}$ RAH | 15 |  | 15 |  | ns |
| Column Address Setup Time 11 | ${ }^{t}$ ASC | 0 |  | 0 |  | ns |
| Column Address Hold Time | ${ }^{t} \mathrm{CAH}$ | 15 |  | 20 |  | ns |
| RAS to Column Address Delay Time 12 | ${ }^{\text {t }}$ RAD | 20 | 50 | 20 | 60 | ns |
| Column Address to RAS Lead Time | ${ }^{t}$ RAL | 50 |  | 60 |  | ns |
| Read Command Setup Time | ${ }^{t}$ RCS | 0 |  | 0 |  | ns |
| Read Command Hold Time <br> Referenced to RAS | ${ }^{\text {t }}$ RRH | 0 |  | 0 |  | ns |
| Read Command Hold Time <br> Referenced to CAS | ${ }^{t_{\mathrm{RCH}}}$ | 0 |  | 0 |  | ns |
| Write Command Hold Time | ${ }^{\text {W }}$ WCH | 15 |  | 20 |  | ns |
| WE Pulse Width | ${ }^{\text {t }}$ WP | 15 |  | 20 |  | ns |
| Write Command to RAS Lead Time | ${ }^{\text {t }}$ RWL | 25 |  | 30 |  | ns |
| Write Command to CAS Lead Time | ${ }^{\text {t }}$ CWL | 20 |  | 25 |  | ns |
| DIN Setup Time | ${ }^{\text {E }}$ DS | 0 |  | 0 |  | ns |
| DIN Hold Time | ${ }^{\text {t }}$ DH | 20 |  | 25 |  | ns |
| RAS to WE Delay Time 14,21 | ${ }^{t_{\text {RWD }}}$ | 100 |  | 120 |  | ns |
| CAS to WE Delay Time 14, 21 | ${ }^{\text {t }}$ CWD | 30 |  | 35 |  | ns |
| Column Address to WE delay  <br> Time 14,21 | ${ }^{\text {t }}$ AWD | 50 |  | 60 |  | ns |

## AC CHARACTERISTICS (Cont'd)

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

| Parameter NOTES | Symbol | MB85237-10 |  | MB85237-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| RAS Precharge Time to CAS Active Time (Refresh Cycles) | ${ }^{t}$ RPC | 0 |  | 0 |  | ns |
| CAS Setup Time for CAS-before- RAS Refresh | ${ }^{t_{C S R}}$ | 0 |  | 0 |  | ns |
| CAS Hold Time for CAS-before$\overline{\text { RAS Refresh }}$ | ${ }^{t} \mathrm{CHR}$ | 15 |  | 20 |  | ns |
| Static Column Mode Read/Write Cycle Time | ${ }^{\text {E }}$ SC | 55 |  | 65 |  | ns |
| Static Column Mode CAS Precharge Time | ${ }^{t} \mathrm{CP}$ | 15 |  | 15 |  | ns |
| Static Column Mode Read-ModifyWrite Cycle Time | ${ }^{ \pm}$SRWC | 95 |  | 115 |  | ns |
| Access Time from Last Write 5,15 | ${ }^{\text {EALW }}$ |  | 90 |  | 110 | ns |
| Access Time from WE Precharge | ${ }^{\text {t }}$ WPA |  | 30 |  | 35 | ns |
| Output Hold Time from Column Address Change | ${ }^{t_{\mathrm{AOH}}}$ | 10 |  | 10 |  | ns |
| Write Latched Data Hold Time | ${ }^{\text {t }}$ WOH | 0 |  | 0 |  | ns |
| Column Address Hold Time 16 Referenced to $\overline{\text { RAS }}$ | ${ }^{t}$ AHR | 15 |  | 15 |  | ns |
| Last Write to Column Address Delay Time $17,18$ | ${ }^{\text {TWAD }}$ | 25 | 40 | 30 | 50 | ns |
| Column Address Hold Time <br> Referenced to Last Write | ${ }^{\text {t }}$ AHLW | 95 |  | 120 |  | ns |
| RAS to Second Write Delay Time | ${ }^{t_{\text {RSWD }}}$ | 100 |  | 100 |  | ns |
| WE Inactive time | ${ }^{\text {t }}$ WI | 15 |  | 20 |  | ns |
| WE Setup Time for Output  <br> Disable  | ${ }^{t}$ WS | 0 |  | 0 |  | ns |
| WE Hold Time for Output Disable | ${ }^{\text {t }}$ WH | 0 |  | 0 |  | ns |
| WE Setup Time for Output <br> Disable | ${ }^{\text {t }}$ WS | 0 |  | 0 |  | ns |
| WE Hold Time for Output <br> Disable | ${ }^{\text {t }}$ WH | 0 |  | 0 |  | ns |

FUJITSU MB85237-10


## AC CHARACTERISTICS (Cont'd)

## notes;

1. An initial pause ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}=\mathrm{V}_{\mathrm{IH}}$ ) of $200 \mu \mathrm{~s}$ is required after power-up followed by any $8 \overline{\mathrm{RAS}}$-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before- $\overline{\text { RAS }}$ initialization cycles instead of $8 \overline{\text { RAS }}$ cycles are required.
2. $A C$ characteristics assume $t_{T}=5 n s$
3. $\mathrm{V}_{I H}(\mathrm{~min})$ and $\mathrm{V}_{I L}$ (max) are reference levels for measuring timing of input signals. Also, transition $t i m e s$ are measured between $V_{I H}(\min )$ and $V_{I L}(\max )$.
4. The minimum cycle time depends upon the ambient temperature and cooling condition. See Fig. 2 and 3.
5. Measured with a load equivalent to two TTL loads and 100 pF .
6. Assumes that $t_{R C D} \leq t_{R C D}$ (max) and $t_{R A D} \leq t_{R A D}$ (max). If $t_{R C D}$ and/or $t_{R A D}$ is greater than the maximum recommended value shown in this table, $t_{\text {RAC }} w i l l$ be increased by the amount that $t_{\text {RCD }}$ (or $t_{\text {RAD }}$ ) exceeds the value shown. Refer to Fig. 3 and 4.
7. If $t_{R A D} \geq t_{R A D}$ (max), access time is $t_{A A}$.
8. $t_{\text {OFF }}$ is specified that output buffer changes to high impedance state.
9. Operation within the $t_{R C D}(\max )$ limit insures that $t_{R A C}$ (max) can be met. $t_{\text {RCD }}$ (max) is specified as a reference point only; if $t_{R C D}$ is greater than the specified $t_{R C D}$ (max) limit, access time is controlled exclusively by $t_{C A C}$. Refer to Fig. 5.
10. $t_{\text {RCD }}(\min )=t_{\text {RAH }}(\min )+2 t_{T}+t_{A S C}(\min )$.
11. Assumes that write cycle only.
12. Operation within the $t_{\text {RAD }}$ (max) limit insures that $t_{\text {RAC }}$ (max) can be met. $t_{\text {RAD }}$ (max) is specified as a reference point only; if $t_{\text {RAD }}$ is greater than the specified $t_{\text {RAD }}$ (max) limit, access time is controlled exclusively by $t_{A A}$. Refer to Fig. 6.
13. Either $t_{R R H}$ or $t_{R C H}$ must be satisfied for a read cycle.
14. $t_{R W D}, t_{C W D}, t_{A W D}$, and $t_{W S}$ are specified as a reference point only. If $t_{W S} \geq t_{W S}(m i n)$, the cycle entire cycle. If $t_{R W D} \geq t_{R W D}(m i n), t_{C W D} \geq t_{C W D}(\min )$, and $t_{A W D} \geq t_{A W D}(m i n)$, the cycle is a read-modify-write cycle and data from the selected cell will appear at the output pins. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear at the output pins, and write operation can be executed by satisfing $t_{\text {RWL }}, t_{C W L}$, and $t_{\text {RAL }}$ specifications.
15. Assumes tha $t_{L W A D} \leq t_{\text {LWAD }}$ (max). If $t_{\text {LWAD }}$ is greater than the maximum recommended value, $t_{A L W}$ will be increased by the amount of the $\mathrm{t}_{\text {LWAD }}$ exceeds the value shown. Refer to Fig. 7.
16. $t_{\text {AHR }}$ is specified to latch column address by the rising edge of $\overline{\mathrm{RAS}}$.
17. Operation within $t_{\text {LWAD }}(\max )$ limit insures that $t_{A L W}$ (max) can be met. $t_{\text {LWAD }}$ (max) is specified as a refrence point only; if $t_{\text {LWAD }}$ is greater than the specified $t_{\text {LWAD }}$ (max) limit, then access time is controlled by $t_{A A}$.
18. $t_{\text {LWAD }}(\min )=t_{\text {CAH }}(\min )+t_{T}$.
19. Both $t_{W S}(\min )$ and $t_{W H}(m i n)$ must be satisfied for a write cycle to avoid output confliction.
20. $t_{W S}, t_{W H}$ and $t_{\text {RWD }}$ are specified as a reference point only. if $t_{W S} \geq t_{W S}$ (min) and $t W H \geq t W H(m i n)$, the data output pin will remain High-Z state through entire cycle. If $\mathrm{t}_{\text {RWD }} \geq \mathrm{t}_{\text {RWD }}$ (min), the data output will contain data read from the selected cell.
21. For parify bit only.

Fig. 3 - DERATING CURVE (Normal Cycle)
T.B.D.

Fig. 4 - DERATING CURVE (Static Column Mode Cycle)
T.B.D.




FUSITSU
FUJITSU

Static Column Mode Read Cycle

$\rightarrow$ Don't Care
5


FUJITSU
MB85237-10
MB85237-12






## DESCRIPTION

## Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85237 is composed of nine MB81C1002, and the memory selection of the each MB81C1002 consists of a 1024-by-1024 cell matrix. Operational modes of the device are shown in the FUNCTIONAL TRUTH TABLE below.

## Address Inputs:

A total of twenty binary input address bits are required to decode any 9-bit of the 9,437,184 storage cells within the MB85237. Ten row address bits are established on the address input pins ( $A_{0}$ to $A_{g}$ ) and latched with the Row Address Strobe, $\overline{R A S}$. All row addresses must be stable on or before the falling edge of RAS. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after $t_{R A H}(\min )+t_{T}$. If $t_{R A D} \geq t_{\text {RAD }}$ (max), access time is $t_{C A C}$ or $t_{A A}$, whichever occurs later. In case of write mode, all column addresses are latched with the Column Address Strobe, $\mathrm{CAS}^{2} / \mathrm{CAS}_{8}$, and must be stable on or before the falling edge of $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$.

Write Enable:
Read or Write mode is selected with the $\overline{W E}$ inputs. A high on $\overline{W E}$ selects read cycle and low selects write mode.

## Data Input/Output:

## 1. Data Input;

In write cycle, the 9-bit data is written into the MB85237 during write cycle through each DQ and D pin. Each input data is strobed and latched by later falling edge of $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$ or $\overline{\mathrm{WE}}$. In case of early write ( $\overline{\mathrm{CAS}}$ controll write) cycle, data input is strobed by $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$, and setup and hold times are referenced to $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$.

## 2. Data Output;

The output buffers on each chip are three state TIL compatible with a fan out of 2 TTL loads. Output data has the same porality as input data. The outputs are in high impedance state until $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{CAS}}_{8}$ are brought low. In a read cycle, the output becomes valid within $t_{\text {RAC }}$ from the falling edge of $\overline{\operatorname{RAS}}$ when $t_{R C D}(\max )$ is satisfied. In the meanwhile when either $t_{R C D}$ or $t_{R A D}$, or both, are equal or greater than their maximum value, the output data becomes valid within $t_{C A C}$ or $t_{A A}$ whichever occurs later after falling edge of $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$. The data output remains valid until $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{CAS}}_{8}$ return to high.

## Read Cycle:

The read cycle is executed by the falling edge of both $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$, applying column addresses, and keeping $\overline{W E}$ to high throughout the cycle. The row address are latched with RAS. The valid data will appear at the $D Q$ and $Q$ pins after determined by $\overline{\operatorname{RAS}}\left(\mathrm{t}_{\mathrm{RAC}}\right), \overline{\mathrm{CAS}}\left(\mathrm{t}_{\mathrm{CAC}}\right)$, or Column address input $\left(\mathrm{t}_{A A}\right)$. If $\mathrm{t}_{\mathrm{RCD}}$ (RAS to $\overline{\mathrm{CAS}}$ delay time) is greater than the specification, the access time is $t_{C A C}$. If $t_{R A D}$ is greater than the specification, the access time is $t_{A A}$. The output data becomes invalid after $\overline{C A S} / \overline{C A S}_{8}$ is brought high, with a delay time of $t_{O H}$, and the $D Q$ and $Q$ pins return to the high impedance with $t_{O H}$. During this cycle, all column addresses must be held before $\overline{R A S}$ is brought high with $t_{\text {AHR }}$.

## Write Cycle:

The write cycle is executed by almost same manner as read cycle. The column addresses are latched with falling edge of $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$. The 9-bit data on DQ and D pins are also latched with the falling edge of $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$ and are written into memory. In addition, during write cycle, $t_{R W L}, t_{C W L}$, and $t_{R A L}$ must be satisfied the specifications.

## DESCRIPTION (Continued)

## Static Column Mode Read Cycle:

The static column mode read cycle is executed after normal cycle with holding $\overline{\mathrm{RAS}}$ low, applying column address and $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$, and keeping $\overline{\mathrm{WE}}$ high. Since the row address during static column mode cycle is latched by normal cycle, the cycle time is reduced. During this mode, the access time is determined by $t_{C A C}$, or $t_{A A}$, whichever occur later. Any of the 1024 bits belonging to each internal row address can be accessed.

## Static Column Mode Write Cycle:

The static column mode write cycle is executed by the same manner as static column mode read cycle except for the state of $\overline{W E}$. The data on each $D Q$ and $D$ are latched with the falling edge of $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$ and written into the memory. During this write cycle, $t_{W S}$ and $t_{W I}$ must be satisfied. Any of 1024 bits belonging to each internal row address can be accessed.

## Read-Modify-Write Cycle:

The read-modify-write cycle is permitted on parity chip, and is executed by changing WE high to low after the output data appears the $Q$ pin. The input data on $D$ pin is written into the same address as read out.

## Static Column Mode Read-Modify-Write Cycle:

The static column mode read-modify-write cycle is also permitted on parity chip, and is executed by $\overline{W E}$ low pulse. The $\overline{W E}$ must be brought low after $t_{R W D}, t_{C W D}$, and $t_{A W D}$ to strobe output data.

Refresh:
The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, $A_{0}$ through $A_{8}$ except for $A_{g}$, are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85237 also has three types of refresh modes below.

1. $\overline{\text { RAS }}$-only Refresh;

The $\overline{\mathrm{RAS}}$-only refresh is executed by keeping $\overline{\mathrm{RAS}}$ low, and $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$ remains high through the cycle. The row address to be refreshed is latched with the falling edge of $\overline{R A S}$. During this refresh, the data pins are kept high impedance state.
2. $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ Refresh;

The $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh is executed by bringing $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$ low before $\overline{\mathrm{RAS}}$ brought low. By this combination, the MB85237 executes $\overline{C A S}-b e f o r e-\overline{R A S}$ refresh. The row address input is not necessary because it is generated internally.

## 3. Hidden Refresh;

The hidden refresh is executed by keeping $\overline{\mathrm{CAS}} / \overline{\mathrm{CAS}}_{8}$ low to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the CAS and $\mathrm{CAS}_{8}$ are kept low continuously from previous cycle, followed refresh cycle should be $\overline{C A S}-$ before- $\overline{R A S}$ refresh.

FUNCTIONAL TRUTH TABLE

| Operation Mode | Clock Input |  |  | Address Input |  | DataI/O | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RAS}}$ | $\overline{\mathrm{CAS}}$ (8) | $\overline{W E}$ | Row | Column |  |  |
| Standby | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | X | X | X | High-Z | Cells are not refreshed. |
| Read (Normal) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{v}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | Valid | Valid | Output Valid | $\begin{aligned} & \mathrm{t}_{\mathrm{RCS}} \geq \mathrm{t}_{\mathrm{RCS}}(\min ) \\ & \mathrm{t}_{\mathrm{RCH}} \geq \mathrm{t}_{\mathrm{RCH}}(\min ) \end{aligned}$ |
| Read (Static Column) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{v}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | Valid | Valid | Output Valid | $t_{\text {RCS }} \geq t_{\text {RCS }}$ (min) Cells are not refreshed. |
| Write <br> (Normal) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | Valid | Valid | Input Valid | $t_{W S} \geq t_{\text {WS }}$ (min) <br> $\mathrm{t}_{\mathrm{WH}} \geq \mathrm{t}_{\mathrm{WH}}$ (min) |
| $\begin{aligned} & \text { Write } \\ & \text { (Static Coulmn) } \end{aligned}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{v}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | Valid | Valid | Input Valid | $t_{\text {WS }} \geq t_{\text {WS }}$ (min) <br> Cells are not refreshed. |
| $\overline{\text { RAS }} \text {-only }$ <br> Refresh | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | X | Valid | X | High-Z |  |
| CAS-beforeRAS Refresh | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | X | X | X | High-Z | $\mathrm{t}_{\mathrm{CSR}} \geq \mathrm{t}_{\mathrm{CSR}}(\mathrm{min})$ |
| Hidden Refresh | $\mathrm{V}_{\mathrm{I}} \mathrm{~L}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | X | Output Valid | Previous data is kept. |

Note: X Either $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\text {IL }}$.

* $\overline{\text { RAS }}$ puts $V_{I H}$ at once.


## PACKAGE DIMENSIONS



## PACKAGE DIMENSIONS

(Suffix: PJPB)


## 262,144 x 9 BIT CMOS STATIC COLUMN RANDOM ACCESS MEMORY

This Fujitsu MB85240 is a fully decoded, 262,144 words $\times 9$ bits CMOS static column random access memory composed of nine 256 k SCRAM chips (MB81C258 $\times 9$ ). This module is designed for high speed, high performance applications such as main frame memory, buffer memory, and video memory, and for applications to battery backed-up systems where very low power dissipation and compact layout is required. The electrical characteristics of the MB85240 are quite same as the original MB81C258; each timing requirements are noncritical, and power supply tolerance is very wide. All inputs and outputs are TTL compatible.

- $262,144 \times 9$ SCRAM MODULE, 30-pin SIP and socket type
- Row Access Time ( $t_{\text {RAC }}$ )

100 ns max. (MB85240-10)
120 ns max. (MB85240-12)

- Random Cycle Time ( $\mathrm{t}_{\mathrm{RC}}$ )

200 ns min. (MB85240-10)
230 ns min. (MB85240-12)

- Address Access Time ( $t_{A A}$ )

45 ns max. (MB85240-10)
55 ns max. (MB85240-12)

- Static Mode Cycle Time ( $\mathrm{t}_{\mathrm{sc}}$ )

50 ns min. (MB85240-10)
60 ns min. (MB85240-12)

- Low Power Dissipation

2970 mW max. (MB85240-10)
2475 mW max. (MB85240-12)
99 mW max. standby with TTL level input
15 mW max. standby with CMOS level input

- +5 V supply, $\pm 10 \%$ tolerance
- $32 \mathrm{~ms} / 256$ refresh cycles capability
- $\overline{\mathrm{RAS}}$-only, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ and Hidden refresh capability


## ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Voltage on any pin relative to $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1.0 to +7.0 | V |
| Voltage on $\mathrm{V}_{\mathrm{CC}}$ supply relative to $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{CC}}$ | -1.0 to +7.0 | V |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | 9.0 | W |
| Short circuit output current | - | 50 | mA |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


PLASTIC PACKAGE MSP-30P-P02


PLASTIC PACKAGE MSS-30P-P01

PIN ASSIGNMENT


* ; For parity bit.

Hixililili

Fig. 1 - FUNCTIONAL BLOCK DIAGRAM


Fig. 2 - BLOCK DIAGRAM FOR EACH CHIP


CAPACITANCE $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Parameter | Symbol | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input Capacitance, $\mathrm{A}_{0}$ to $\mathrm{A}_{8}$ | $\mathrm{C}_{\text {IN } 1}$ |  | 80 | pF |
| Input Capacitance, $\overline{\text { RAS }}$ | $\mathrm{C}_{\text {IN } 2}$ |  | 88 | pF |
| Input Capacitance, $\overline{\mathrm{CAS}}$ | $\mathrm{C}_{\text {IN3 }}$ |  | 70 | pF |
| Input Capacitance, $\overline{W E}$ | $\mathrm{C}_{\text {IN4 }}$ |  | 49 | pF |
| Input Capacitance, $\overline{\mathrm{CAS}}_{\mathbf{8}}$ | $\mathrm{C}_{\text {IN5 }}$ |  | 11 | pF |
| Input Capacitance, $\mathrm{D}_{8}$ | $\mathrm{C}_{\text {in6 }}$ |  | 7 | pF |
| I/O Capacitance, $\mathrm{DQ}_{0}$ to $\mathrm{DO}_{7}$ | $\mathrm{C}_{\mathrm{Da}}$ |  | 15 | pF |
| Output Capacitance, $\mathrm{O}_{8}$ | $\mathrm{C}_{0}$ |  | 11 | pF |

## RECOMMENDED OPERATING CONDITIONS

(Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Parameter | Symbol | $\operatorname{Min}$ | Typ | Max | Unit | Operating <br> Temperature |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{\mathrm{CC}}$ <br> $V_{S S}$ | 4.5 <br> 0 | 5.0 <br> 0 | 5.5 <br> 0 | V <br> V |  |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | 2.4 | - | 6.5 | V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}^{*}$ |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | -1.0 | - | 0.8 | V |  |

Note *: Ambient temperature is dependent on cycle time and cooling conditions. See the derating curve Fig. 3 for normal cycle, and Fig. 4 for static mode cycle.

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter |  | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPERATING/REFRESH CURRENT* Average Power Supply Current ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ cycling; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB85240-10 | $\mathrm{Icc1}$ |  | 540 | mA |
|  | MB85240-12 |  |  | 450 |  |
| STANDBY CURRENT <br> Standby Power Supply Current $\left(\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}=\mathrm{V}_{1 \mathrm{H}}\right)$ | TTL Level | $\mathrm{I}_{\mathrm{CC2}}$ |  | 18 | mA |
|  | CMOS Level |  |  | 2.7 |  |
| STATIC MODE OPERATING CURRENT* <br> Average Power Supply Current <br> ( $\overline{\text { RAS }}=\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IL}}, \overline{\text { WE }}$ or Address $=$ cycling; $\mathrm{t}_{\mathrm{sc}}=\mathrm{min}$ ) | MB85240-10 | $\mathrm{I}_{\text {cc3 }}$ |  | 360 | mA |
|  | MB85240-12 |  |  | 315 |  |
| $\overline{\text { CAS-BEFORE-RAS REFRESH CURRENT* }}$ <br> Average Power Supply Current <br> ( $\overline{\mathrm{RAS}}$ cycling, $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh; $\left.\mathrm{t}_{\mathrm{RC}}=\min \right)$ | MB85240-10 | Icc4 |  | 495 | mA |
|  | MB85240-12 |  |  | 405 |  |
| input leakage current, all inputs <br> $\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, all other inputs not under test $=0 \mathrm{~V}$ ) |  | $\begin{gathered} \mathrm{I}_{1(\mathrm{~L}) 1} \\ \left(\mathrm{CAS}_{8}, \mathrm{D}_{8}\right) \end{gathered}$ | -10 | 10 | $\mu \mathrm{A}$ |
|  |  | $\begin{gathered} I_{1(L) 2} \\ \text { (Others) } \end{gathered}$ | -30 | 30 |  |
| OUTPUT LEAKAGE CURRENT <br> Each output is high impedance <br> (Data is disable, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to 5.5 V ) |  | $\mathrm{I}_{\mathrm{O}}(\mathrm{L})$ | -10 | 10 | $\mu \mathrm{A}$ |
| OUTPUT LEVELS <br> Output High Voltage ( $I_{\mathrm{OH}}=-5 \mathrm{~mA}$ ) <br> Output Low Voltage ( $I_{\mathrm{OL}}=4.2 \mathrm{~mA}$ ) |  | $\mathrm{V}_{\mathrm{OH}}$ <br> $V_{\mathrm{OL}}$ | 2.4 | 0.4 | V |

Note 1): $I_{\mathrm{CC}}$ is dependent on the output loading and cycle time. Output pins are open.

## AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Note 1, 2

| Parameter NOTE | Symbol | MB85240-10 |  | MB85240-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Time between Refresh | $\mathrm{t}_{\text {REF }}$ | - | 32 | - | 32 | ms |
| Random Read/Write Cycle Time | $\mathrm{t}_{\mathrm{RC}}$ | 200 | - | 230 | - | ns |
| Read-Modify-Write Cycle Time 15 | $t_{\text {RWC }}$ | 245 | - | 285 | - | ns |
| Access Time from $\overline{\mathrm{RAS}}$ (35 | $t_{\text {RAC }}$ | - | 100 | - | 120 | ns |
| Access Time from $\overline{\mathrm{CAS}}$ | ${ }^{\text {c }}$ CAC | - | 25 | - | 30 | ns |
| Output Buffer Turn Off Delay Time | $\mathrm{t}_{\text {OFF }}$ | 0 | 25 | 0 | 25 | ns |
| Transition Time | t ${ }_{\text {T }}$ | 3 | 50 | 3 | 50 | ns |
| Column Address Access Time 45 | $\mathrm{t}_{\text {AA }}$ | - | 45 | - | 55 | ns |
| Output Hold Time from Column Address Change | $\mathrm{t}_{\mathrm{AOH}}$ | 5 | - | 5 | - | ns |
| Access Time from WE Precharge 15 | $t_{\text {WPA }}$ | - | 25 | - | 30 | ns |
| Access Time Relative to Last Write 615 | $\mathrm{t}_{\text {ALW }}$ | - | 90 | - | 110 | ns |
| Write latched Output Hold Time 15 | ${ }^{\text {W }}$ WOH | 0 | - | 0 | - | ns |
| $\overline{\text { RAS Precharge Time }}$ | $t_{\text {R }}$ | 90 | - | 100 | - | ns |
| $\overline{\text { RAS Pulse Width }}$ | $t_{\text {RAS }}$ | 65 | 100000 | 75 | 100000 | ns |
| $\overline{\text { RAS }}$ Hold Time | $t_{\text {RSH }}$ | 25 | - | 30 | - | ns |
| $\overline{\text { CAS }}$ Pulse Width (Read) | ${ }^{\text {chas }}$ | 25 | 100000 | 30 | 100000 | ns |
| $\overline{\mathrm{CAS}}$ Pulse Width (Write) | ${ }^{\text {c }}$ CAS | 15 | 100000 | 20 | 100000 | ns |
| $\overline{\text { CAS }}$ Hold Time (Read) | $\mathrm{t}_{\mathrm{CSH}}$ | 100 | - | 120 | - | ns |
| $\overline{\text { CAS }}$ Hold Time (Write) | ${ }^{\text {c }}$ CSH | 80 | - | 95 | - | ns |
| $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delay Time | $\mathrm{t}_{\mathrm{RCD}}$ | 25 | 75 | 25 | 90 | ns |
| $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Set Up Time | $\mathrm{t}_{\text {crs }}$ | 20 | - | 25 | - | ns |
| Row Address Set Up Time | ${ }^{\text {tasR }}$ | 0 | - | 0 | - | ns |
| Row Address Hold Time | $\mathrm{t}_{\text {RAH }}$ | 15 | - | 15 | - | ns |
| Column Address Set Up Time 7 | ${ }^{\text {tasc }}$ | 0 | - | 0 | - | ns |
| Column Address Hold Time 7 | ${ }^{\text {t }}$ CAH | 20 | - | 25 | - | ns |
| $\overline{\mathrm{RAS}}$ to Column Address Delay Time $8 \mathbf{9}$ | $t_{\text {RAD }}$ | 20 | 55 | 20 | 65 | ns |
| Column Address Hold Time Reference to $\overline{\mathrm{RAS}}$ | $t_{\text {AR }}$ | 100 | - | 120 | - | ns |
| Write Address Hold Time Referenced to $\overline{\mathrm{RAS}}$ | $\mathrm{t}_{\text {AWR }}$ | 80 | - | 90 | - | ns |

## AC CHARACTERISTICS (Cont’d)

(Recommended operating conditions unless otherwise noted.) Note 1, 2

| Parameter NOTE | Symbol | MB85240-10 |  | MB85240-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Read Address to $\overline{\mathrm{RAS}}$ Lead Time | $\mathrm{t}_{\text {RAL }}$ | 45 | - | 55 | - | ns |
| Column Address Hold Time Referenced to $\overline{R A S}$ Rising Time | $\mathrm{t}_{\text {AHR }}$ | 15 | - | 15 | - | ns |
| Last Write to Column Address Delay Time | $\mathrm{t}_{\text {LWAD }}$ | 25 | 45 | 30 | 55 | ns |
| Column Address Hold Time Referenced to Last Write | $\mathrm{t}_{\text {AHLW }}$ | 90 | - | 110 | - | ns |
| Read Command Set Up Time Referenced to $\overline{\mathrm{CAS}}$ | $t_{\text {RCS }}$ | 0 | - | 0 | - | ns |
| Read Command Hold Time Referenced to $\overline{R A S}$ | $\mathrm{t}_{\text {RRH }}$ | 10 | - | 10 | - | ns |
| Read Command Hold Time Referenced to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\mathrm{RCH}}$ | 0 | - | 0 | - | ns |
| $\overline{\text { WE Pulse Width }}$ | twp | 15 | - | 20 | - | ns |
| $\overline{W E}$ Inactive Time | ${ }^{\text {tw }}$ | 15 | - | 20 | - | ns |
| Write Command Hold Time | ${ }^{\text {W }}$ WCH | 15 | - | 20 | - | ns |
| Write Command to $\overline{\mathrm{RAS}}$ Lead Time 15 | $\mathrm{t}_{\text {RWL }}$ | 25 | - | 30 | - | ns |
| Write Command to $\overline{\mathrm{CAS}}$ Lead Time 15 | $\mathrm{t}_{\text {cwi }}$ | 25 | - | 30 | - | ns |
| $\overline{\mathrm{RAS}}$ to $\overline{\text { WE }}$ Delay Time 1415 | $\mathrm{t}_{\text {RWD }}$ | 100 | - | 120 | - | ns |
| $\overline{\mathrm{CAS}}$ to $\overline{\text { WE }}$ Delay Time 15 | $\mathrm{t}_{\text {cwo }}$ | 25 | - | 30 | - | ns |
| Column Address to WE Delay Time 15 | $\mathrm{t}_{\text {AWD }}$ | 45 | - | 55 | - | ns |
| $\overline{\mathrm{RAS}}$ to Second Write Delay Time | $t_{\text {RSWD }}$ | 105 | - | 125 | - | ns |
| Write Command Hold Time Referenced to $\overline{\text { RAS }}$ | ${ }^{\text {twCR }}$ | 80 | - | 95 | - | ns |
| Write Set Up Time for Output Disable 14 | tws | 0 | - | 0 | - | ns |
| Write Hold Time for Output Disable 14 | $\mathrm{t}_{\text {WH }}$ | 0 | - | 0 | - | ns |
| $\mathrm{D}_{\text {IN }}$ Set Up Time | ${ }^{\text {D }}$ S | 0 | - | 0 | - | ns |
| $\mathrm{D}_{1 \mathrm{~N}}$ Hold Time | $\mathrm{t}_{\mathrm{DH}}$ | 20 | - | 25 | - | ns |
| $\mathrm{D}_{\text {IN }}$ Hold Time Reference to $\overline{\mathrm{RAS}}$ | $\mathrm{t}_{\text {DHR }}$ | 80 | - | 90 | - | ns |
| Refresh Set Up Time for $\overline{\mathrm{CAS}}$ Referenced to RAS ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ cycle) | $\mathrm{t}_{\mathrm{FCS}}$ | 20 | - | 25 | - | ns |

## AC CHARACTERISTICS (Cont'd)

(Recommended operating conditions unless otherwise noted.)

| Parameter NOTES | Symbol | MB85240-10 |  | MB85240-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Refresh Hold Time for $\overline{\mathrm{CAS}}$ Referenced to $\overline{R A S}$ (CAS-before- $\overline{\text { RAS }}$ cycle) | ${ }^{\text {t }} \mathrm{FCH}$ | 20 | - | 25 | - | ns |
| $\overline{\text { CAS Precharge Time }}$ (CAS-before-RAS cycle) | ${ }^{\text {c }}$ CPR | 20 | - | 25 | - | ns |
| $\overline{\text { RAS }}$ Precharge Time to $\overline{\text { CAS }}$ Active Time (Refresh cycles) | $t_{\text {RPC }}$ | 20 | - | 20 | - | ns |
| Static Mode Read/Write Cycle Time | $\mathrm{t}_{\mathrm{sc}}$ | 50 | - | 60 | - | ns |
| Static Mode Read-Modify-Write Cycle Time 15 | $\mathrm{t}_{\text {SRWC }}$ | 95 | - | 115 | - | ns |
| Static Mode $\overline{\text { CAS }}$ Precharge Time | ${ }^{\text {t }}$ P | 15 | - | 20 | - | ns |

## NOTES:

An Initial pause ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}$ ) of $200 \mu \mathrm{~s}$ is re. quired after power-up followed by any $8 \overline{\mathrm{RAS}}$-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of $8 \overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ initialization cycles instead of $8 \overline{\mathrm{RAS}}$ cycles are required.2 AC characteristics assume $\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3 V , $\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$.Assumes that $t_{\text {RAD }} \leq t_{\text {RAD }}$ (max). If $t_{\text {RAD }}$ is greater than the maximum recommended value shown in this table, $t_{\text {RAC }}$ will be increased by the amount that $t_{\text {RAD }}$ exceeds the value shown.
4 Assumes that $\mathrm{t}_{\text {RAD }} \geq \mathrm{t}_{\text {RAD }}$ (max).
5 Measured with a load equivalent to 2 TTL loads and 100pF.
6 Assumes that $t_{\text {LWAD }} \leq t_{\text {LWAD }}$ (max). If $t_{\text {LWAD }}$ is greater than the maximum recommended value shown in this table, $t_{\text {ALW }}$ will be increased by the amount that $t_{\text {LWAD }}$ exceeds the value shown.
7 Write Cycle Only.

8 Operation within the $t_{\text {RAD }}$ (max) limit insures that $t_{\text {RAC }}$ (max) can be met. $t_{\text {RAD }}$ (max) is specified as a reference point only; if $t_{\text {RAD }}$ is greater than the specified $t_{\text {RAD }}$ (max) limit, then access time is controlled by $t_{A A}$.
$9 \mathrm{t}_{\text {RAS }}(\min )=\mathrm{t}_{\text {RAH }}(\min )+\mathrm{t}_{\mathrm{T}}\left(\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}\right)$
$10 \mathrm{t}_{\text {AHR }}$ is specified to latch column address by the rising edge of $\overline{\text { RAS. }}$
11 Operation within the $t_{\text {LWAD }}$ (max) limit insures that $t_{\text {ALW }}$ (max) can be met. $t_{\text {LWAD }}$ (max) is specified as a reference point only; if $t_{\text {LWAD }}$ is greater than the specified $t_{\text {LWAD }}$ (max) limit, then access time is controlled by $t_{A A}$.
$12 \mathrm{t}_{\text {LWAD }}(\mathrm{min})=\mathrm{t}_{\text {AHW }}(\mathrm{min})+\mathrm{t}_{\mathrm{T}}\left(\mathrm{t}_{\boldsymbol{T}}=5 \mathrm{~ns}\right)$
13 Either $t_{R R H}$ or $t_{R C H}$ must be satisfied for a read cycle.
$14 \mathrm{t}_{\mathrm{WS}}, \mathrm{t}_{\mathrm{WH}}$, and $\mathrm{t}_{\mathrm{RWD}}$ are specified as a reference point only. If $\mathrm{t}_{\mathrm{Ws}} \geq \mathrm{t}_{\mathrm{Ws}}$ ( min ) and $\mathrm{t}_{\mathrm{WH}} \geq \mathrm{t}_{\mathrm{WH}}$ ( min ), the data output pin will remain High-Z state throughout entire cycle. It $\mathrm{t}_{\mathrm{RWD}} \geq \mathrm{t}_{\mathrm{RWD}}(\mathrm{min})$. The data output will contain data read from the selected cell.
15 Parity bit only.

*; If $\mathrm{t}_{\text {RAD }} \geq \mathrm{t}_{\text {RAD }}$ (max), access time is $\mathrm{t}_{\mathrm{AA}}$

*; If $t_{w s} \geq t_{w s}(\min )$ and $t_{w H} \geq t_{W H}(\min )$, Dout is high-Z.

*; Invalid Data

valid Data.

*; If $t_{W S} \geq t_{W S}(\min )$ and $t_{W H} \geq t_{W H}$ (min), $D_{O U T}$ is high-Z.


FUJITSU
MB85240-10 MB85240-12

*; Only for parity bit.



Hidden Refresh Cycle


## FUNCTIONAL TRUTH TABLE

| $\overline{\text { RAS }}$ | $\frac{\overline{\mathrm{CAS}} \text { and }}{\overline{\mathrm{CAS}}_{8}}$ | $\overline{W E}$ | $\begin{gathered} \mathrm{DQ}_{0} \text { to } \mathrm{DQ}_{7} \\ \mathrm{D}_{8} \text { and } \mathrm{Q}_{8} \end{gathered}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| H | H | Don't Care | High-Z | Standby |
| L | L | H | Valid Data Out ${ }^{1 /}$ | Ready cycle |
| L | L | L | Valid Data $\mathrm{In}^{2)}$ | Write cycle |
| L | L ${ }^{\text {3) }}$ | Don't Care | High-Z |  |
| L | H | Don't Care | High-Z | $\overline{\text { RAS-only Refresh cycle }}$ |
| L | $\begin{aligned} & \mathrm{H}(\overline{\mathrm{CAS}}) \\ & \mathrm{L}\left(\overline{\mathrm{CAS}}_{8}\right) \end{aligned}$ | $H \rightarrow L^{4)}$ | High-Z $\left(\mathrm{DO}_{0}\right.$ to $\left.\mathrm{DO}_{7}\right)$ <br> Valid Data In $\left(D_{8}\right)$ <br> Valid Data Out ( $\mathrm{Q}_{8}$ ) | $\overline{\text { RAS-only Refresh cycle }}$ (Except for Pairyt bit) Read-Write/Read-Modify-Write (Parity bit) |

Notes: 1): DQ Pins are output mode.
2): DQ pins are input mode.
3): $\mathrm{t}_{\text {FCS }} \geqq \mathrm{t}_{\text {FCS }}(\mathrm{min})$
4): $\mathrm{t}_{\mathrm{CWD}} \geqq \mathrm{t}_{\mathrm{CWD}}(\mathrm{min})$

## DESCRIPTION

## Address Inputs:

A total of eighteen binary input address bits are required to decode any one of the 262,144 storage cells within each MB81C258. Nine row address bits are established on the address input pins ( $A_{0}$ to $A_{8}$ ) and latched with the Row Address Strobe ( $\overline{\mathrm{RAS}}$ ). The nine column address bits are established on the address input pins ( $A_{0}$ to $A_{8}$ ) after the Row Address Hold Time ( $t_{\text {RAH }}$ ) has been satisfied. In read cycle, the column address are not latched by the Column Address Strobe ( $\overline{\mathrm{CAS}}$ ), so the column address must be stable until the output becomes valid. In write cycle, the column address are latched by the later falling edge of $\overline{C A S}$ or $\overline{W E}$.

## Write Enable:

Read or Write cycle is selected with the $\overline{W E}$ inputs. A high on $\overline{W E}$ selects read cycle and low selects write cycle. The write operation is asserted on the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{W E}$ (Both $\overline{\mathrm{CAS}}$ and $\overline{W E}$ are low). The time period of the write operation is determined by internal circuit, thus next write operation will be inhibited during the write operation.

## Data Infut:

Data is written into the MB85240 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{\mathrm{WE}}$.

## Data Output:

Each output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. Each output is in high impedance state until $\overline{\mathrm{CAS}}$ is brought low. In a read cycle, the access time is determined by the following conditions:

1. $t_{R A C}$ from the falling edge of $\overline{\mathrm{RAS}}$.
2. $t_{A A}$ from the column address inputs.
3. $t_{C A C}$ from the falling edge of $\overline{\mathrm{CAS}}$. When both $t_{R C D}$ and $t_{\text {RAD }}$ satisfy their maximum limits, $t_{R A C}=t_{R C D}+t_{C A C}$ or $t_{R A C}=t_{R A D}+t_{A A}$.
Data outputs remain valid while the column address inputs are kept constant. However, when $\overline{\mathrm{CAS}}$ goes high, the output returns to high impedance state.

## Static Mode:

The static mode operation allows continuous read, write, or read-modifywrite cycle within a row by applying new column address. In the static mode, $\overline{\mathrm{CAS}}$ can be kept low throughout static mode operation. The following four cycles are allowed in the static mode.

1. Static mode read cycle;

In a static mode read cycle, the access time is $t_{\text {RAC }}$ from the falling edge of $\overline{R A S}$ or $t_{A A}$ from the column address input. The data remains valid for a time $t_{A O H}$ after the column address is changed.
2. Static mode write cycle;

In a static mode write cycle, the data is written into the cell triggered by the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{\mathrm{WE}}$. If both $t_{\text {WS }}$ and $t_{W H}$ are greater than their minimum limits, the data output pin is kept high impedance state through the static mode write cycle.
3. Static mode read-modify-write cycle; In the static mode read-modify-write cycle, $\overline{W E}$ goes low after $t_{A W D}$ from the column address inputs and $\mathrm{t}_{\mathrm{CWD}}$ from the falling edge of $\overline{\mathrm{CAS}}$. The data and column address inputs are strobed and latched by the falling edge a of $\overline{W E}$.
4. Static mode mixed cycle;

In the static mode, read, write, and read-modify-write cycles can be mixed in any order.
In the next read cycle of static mode write cycle or read-modify-write cycle, the access time is determined by the following conditions.

1. $\mathrm{t}_{\text {ALW }}$ from the later falling edge of $\overline{\mathrm{CAS}}$ or $\overline{\mathrm{WE}}$ at previous write cycle. 2. $t_{A A}$ from the column address inputs.
2. $t_{\text {WPA }}$ from the rising edge of $\overline{W E}$ at the read cycle.
3. $t_{C A C}$ from the falling edge of $\overline{\mathrm{CAS}}$.

## Refresh:

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row addresses $\left(A_{0}\right.$ to $\left.A_{7}\right)$ at least every 32 ms .
The MB85240 offers the following three types of refresh.

1. $\overline{\text { RAS }}$-only refresh;

The $\overline{\mathrm{RAS}}$-only refresh avoids any output during refresh because each output buffer is high impedance state
due to $\overline{\mathrm{CAS}}$ high. Strobing of each 256 row address ( $A_{0}$ to $A_{7}$ ) with $\overline{\mathrm{RAS}}$ will cause all bits in each row to be refreshed. During $\overline{\mathrm{RAS}}$-only refresh cycle, either $V_{I H}$ or $V_{I L}$ is permitted to $A_{8}$.
2. CAS-before-RAS refresh;
$\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refreshing available on the MB85240 offers an alternate refresh method. If $\overline{\mathrm{CAS}}$ is held low for the specified period ( $\mathrm{t}_{\mathrm{FCS}}$ ) before $\overline{\mathrm{RAS}}$ goes low, on chip refresh control clock generator and the internal refresh address counter are enabled, and an internal refresh operation is executed. After the refresh operation, the refresh address counter is automatically incremented in preparation for the next $\overline{\mathrm{CAS}}$-before$\overline{\mathrm{RAS}}$ refresh.
3. Hidden refresh;

A hidden refresh cycle will be executed while maintaining latest valid output datas at the DQ pins by extending the $\overline{\mathrm{CAS}}$ low time. For the MB85240, a hidden refresh cycle is $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh. The internal refresh address counter provides the refresh address, as in a normal $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh cycle.

## Notice for using MB8520

The MB85240 is a SIP (Single-In-LinePackage) module which is composed of nine MB81C258 DRAMs housed in plastic LCC, and assembled on the epoxy printed circuit board. Generally the multilayer PCB board has large wiring capacitance. This disadvantage causes relatively noise induction between signal lines and power supply lines ( $V_{S S}$ or $V_{C C}$ ).
Furthermore, as the MB85240 is a very high-speed memory, the timing windows to strobe address $\overline{W E}$ and $D_{\text {IN }}$ signals are very short (Approx. 10ns). Therefore, it is very sensitive even to very sharp noise.
From the above reasons, special care should be taken for use the MB85240. The following notices are recommended;

## DESCRIPTION

1. Provide a externally capacitor of approx. a few $\mu \mathrm{F}$ each module, the MB85240 has the nine decoupling capacitors ( $0.22 \mu \mathrm{~F}$ on each SCRAM $0.22 \mu \mathrm{~F} \times 9$ ).
2. Remove noise, riging, overshoot and undershoot from the address, clocks
and DQ lines, so that the MB85240 won't latch wrong signals due to the noise induction between signal lines and between signal and power supply lines.
3. Keep enough timing margin and remove critical timing in the board
design, to avoid the problem mentioned in the above item 2.
4. Provide an appropriate dumping if necessary, to avoid excessive overshoot or undershoot on the TTL input waveforms.

Fig. 3 - MB85240 DERATING CURVE


Fig. 4 - MB85240 DERATING CURVE


Air Flow
——: $0 \mathrm{~m} / \mathrm{s}$

## PACKAGE DIMENSIONS



FUJITSU
frixuluma

## PACKAGE DIMENSIONS



## MB85254-80 / -10 / -12 <br> CMOS $512 K \times 40$ DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85254 is a fully decoded, CMOS dynamic random access memory module consists of twenty MB81C1000 devices, the MB85254 is optimized for those applications requiring high speed, high performance, large momory storage, and high density in ECC (Error Checking and Correction) memory organizations.

- Organization :

524,288 words $\times 40$ bit

- Memory :

MB81C1000, 20 pcs

- RAS Access time : 80ns max. (MB85254-80) 100ns max. (MB85254-10) 120ns max. (MB85254-12)
- CAS Access time : 25ns max. (MB85254-80) 30ns max. (MB85254-10) 35ns max. (MB85254-12)
- Column Address Access time : 45ns max. (MB85254-80) 50ns max. (MB85254-10) 60ns max. (MB85254-12)
- Active Power :
3.960 mW max. (MB85254-80)
3.410 mW max. (MB85254-10)
2.860 mW max. (MB85254-12)
- Standby :

220 mW max. (CMOS Level) 110 mW max. (TTL Level)

- Single +5 V supply $\pm 10 \%$ torelance
- TTL compatible I/O
- Decoupling Capacitor :
$0.22 \mu \mathrm{~F}, 20 \mathrm{pcs}$
- JEDEC Standard 72-pin SIMM Package Outline

ABSOLUTE MAXIMUM RATINGS (See NOTE.)

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply Voltage | VCC | -1.0 to +7.0 | V |
| Input Voltage | VIN | -1.0 to +7.0 | V |
| Output Voltage | VOUT | -0.5 to +7.0 | V |
| Short Circuit Output Current | IOUT | $\pm 50$ | mA |
| Power Dissipation | PD | 20.0 | W |
| Storage Temperature | TSTG | -45 to +125 | ${ }^{\circ} \mathrm{C}$ |

NOTE: Permanent device damage may occur it ABSOLUTE MAXIMUM RATINGES are exceeded. Functioncal operation should be restricted to the conditions as detailed in the operationcal sections of this data sheet. Exposure to absolute maximu rating conditions for exteded period may affect devise reliability.


This device contains circuitry to protect the inputs against darnege due to static voliages or electric fields. However, it is advieed thed normal precautions be taken to avoid application of any vollage higher than maximum reted voltagest to this high impedance circuit.

Fig. 1 - BLOCK DIAGRAM


Fig. 2 - BLOCK DIAGRAM for EACH CHIP


## PACKAGE DIMENSIONS

(Suffix : PJPBK)


5

Note: Dimensions in inches and (milimeters)

## $1,048,576 \times 8$ BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85260 is a fully decoded, dynamic CMOS random access memory module with eight MB81C1000, in $26-$ pin SOJ packages, and eight . $22 \mu \mathrm{~F}$ decoupling capacitor under the each memory, mounted on a low profile 30 -pin SIP module. Organized as $1,048,576 \mathrm{x}$ 8 -bit words, the MB85260 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85260 are the same as the MB81C1000 devices which feature a Fast Page mode operation.

- $1,048,576 \times 8$ DRAM, $30-$ pin SIP
- Row access time ( $\mathrm{t}_{\mathrm{RAC}}$ ):

100 ns max. (MB85260-10)
120 ns max. (MB85260-12)

- Cycle time ( $t_{R C}$ ):

180 ns min. (MB85260-10)
210 ns max. (MB85260-12)

- Column access time ( $\mathrm{t}_{\mathrm{CAC}}$ ):

30 ns max. (MB85260-10)
35 ns max. (MB85260-12)

- Fast Page mode cycle time ( $t_{\mathrm{PC}}$ ):

60 ns max. (MB85260-10)
70 ns max. (MB85260-12)

- Dual +5 V supply, $\pm 10 \%$ tolerance
- Low power:

Active $=2640 \mathrm{~mW}$ max. (MB85260-10)
2200 mW max. (MB85260-12)
Standby $=44 \mathrm{~mW}$ max. (CMOS level)

- Refresh:
- $8.2 \mathrm{~ms} / 512$ refresh cycle
- "促-only", " $\overline{C A S}-$ before- $\overline{R A S} "$ and "Hidden" refresh capabilities
- TTL compatible inputs and outputs
- Leaded and Leadless type are available.
- JEDEC standard (30-pin SIP) pin assignment
absolute maximum ratings (See Note)

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Voltage on any pin relative to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -1 to +7 | V |
| Voltage on $\mathrm{V}_{\text {CC }}$ supply relative to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{CC}}$ | -1 to +7 | V |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | 9.0 | W |
| Short circuit output current | - | 50 | mA |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


CAPACITANCE $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Parameter | Symbol | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input Capacitance, A0 to A9 | C IN1 | - | TBD | pF |
| Input Capacitance, RAS | C IN2 | - | TBD | pF |
| Input Capacitance, CAS | C IN3 | - | TBD | pF |
| Input Capacitance, WE | C $_{\text {IN4 }}$ | - | TBD | pF |
| I/O Capacitance, DQ0 to DQ7 | C DQ | - | TBD | pF |

RECOMMENDED OPERATING CONDITIONS
(Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Parameter | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply Voltage | $\mathrm{V}_{\text {CC }}$ | 4.5 | 5.0 | 5.5 | V |
|  | $\mathrm{V}_{\text {SS }}$ | 0 | 0 | 0 | V |
| Input High Level, all inputs | $\mathrm{V}_{\text {IH }}$ | 2.4 |  | 6.5 | V |
| Input Low Level, all inputs |  | -2.0 |  | 0.8 | V |
| all DQs | $\mathrm{V}_{\text {IL2 }}$ | $-1.0 *^{1}$ |  | 0.8 | V |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 | 25 | 70\%2 | ${ }^{\circ} \mathrm{C}$ |

Note: $*^{1}$ The device will withstand undershoots to the -2.0 V level with a maximum pulse width of 20 ns at the -1.5 V level.
$\%^{2}$ Maximum ambient temperature is permissible under certain conditions.

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

| Parameter (conditions) |  | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| OPERATING CURRENT* <br> Average Power Supply Current ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ cycling; $\mathrm{t}_{\mathrm{RC}}=$ min.) | MB85260-10 |  | $\mathrm{I}_{\mathrm{CC1}}$ |  |  | 480 | mA |
|  | MB85260-12 |  |  |  | 400 |  |  |
| STANDBY CURRENT <br> Power Supply Current $\left(\overline{\mathrm{RAS}}=\widehat{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}\right)$ | TTL level | $I_{\text {CC2 }}$ |  |  | 16 | mA |  |
|  | CMOS level |  |  |  | 8 |  |  |
| REFRESH CURRENT 1 <br> Average Power Supply Current ( $\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{RAS}}=$ min cycling) | MB85260-10 | $\mathrm{I}_{\mathrm{CC} 3}$ |  |  | 440 | mA |  |
|  | MB85260-12 |  |  |  | 360 |  |  |
| FAST PAGE MODE CURRENT <br> Average Power Supply Current $\left(\overline{\mathrm{RAS}}=\mathrm{V}_{\text {IL }}, \overline{\mathrm{CAS}}=\right.$ cycling, $\left.\mathrm{t}_{\mathrm{SC}}=\mathrm{min}\right)$ | MB85260-10 | $\mathrm{I}_{\mathrm{CC} 4}$ |  |  | 320 | mA |  |
|  | MB85260-12 |  |  |  | 264 |  |  |
| REFRESH CURRENT 2 <br> Average Power Supply Current ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$; $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ ) | MB85260-10 | $\mathrm{I}_{\mathrm{CC} 5}$ |  |  | 440 | mA |  |
|  | MB85260-12 |  |  |  | 360 |  |  |
| INPUT LEAKAGE CURRENT |  | I ${ }_{\text {IL1 }}$ | -30 |  | 30 | $\mu \mathrm{A}$ |  |
| OUTPUT LEAKAGE CURRENT |  | $\mathrm{I}_{\text {OL }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| OUTPUT HIGH LEVEL ( $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ ) |  | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V |  |
| OUTPUT LOW LEVEL ( $\mathrm{I}_{\text {OL }}=4.2 \mathrm{~mA}$ ) |  | $\mathrm{V}_{\text {OL }}$ |  |  | 0.4 | V |  |

Note: * I CC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

MB85260-10
MB85260-12

AC CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

| Parameter NOTES | Symbol | MB85260-10 |  | MB85260-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Time Between Refresh | ${ }^{t_{\text {REF }}}$ |  | 8.2 |  | 8.2 | ms |
| Random Read/Write Cycle Time | ${ }^{\text {t }}$ RC | 180 |  | 210 |  | ns |
| Access Time from RAS 5,8 | ${ }^{t}$ RAC |  | 100 |  | 120 | ns |
| Access Time from CAS 6,8 | ${ }^{\text {C }}$ CAC |  | 30 |  | 35 | ns |
| Access Time from Column Address | ${ }^{t} \mathrm{AA}$ |  | 50 |  | 60 | ns |
| Output Data Hold Time | ${ }^{\text {toH }}$ | 7 |  | 7 |  | ns |
| Output Buffer Turn On Delay Time | ${ }^{\text {ton }}$ | 5 |  | 5 |  | ns |
| Output Buffer Turn Off Delay Time | ${ }^{t}$ OFF |  | 25 |  | 25 | ns |
| Input Transition Time | ${ }^{t}$ | 3 | 50 | 3 | 50 | ns |
| RAS Precharge Time | ${ }^{t}$ RP | 70 |  | 80 |  | ns |
| RAS Pulse Width | ${ }^{t}$ RAS | 100 | 100000 | 120 | 100000 | ns |
| RAS Hold Time | ${ }^{t}$ RSH | 30 |  | 35 |  | ns |
| CAS to RAS Precharge Time | ${ }^{7}$ CRP | 0 |  | 0 |  | ns |
| RAS to CAS Delay Time 10,11 | ${ }^{t} \mathrm{RCD}$ | 25 | 70 | 25 | 85 | ns |
| CAS Pulse Width | ${ }^{\text { }}$ CAS | 30 |  | 35 |  | ns |
| CAS Hold Time | ${ }^{t_{\mathrm{CSH}}}$ | 100 |  | 120 |  | ns |
| CAS Precharge Time ( $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ Refresh) | ${ }^{\text {E CPN }}$ | 15 |  | 15 |  | ns |
| Row Address Setup Time | ${ }^{1}$ ASR | 0 |  | 0 |  | ns |
| Row Address Hold Time | ${ }^{t} \mathrm{RAH}$ | 15 |  | 15 |  | ns |
| Column Address Setup Time | ${ }^{\text {t }}$ ASC | 0 |  | 0 |  | ns |
| Column Address Setup Time | ${ }^{\text { }}$ CAH | 15 |  | 20 |  | ns |
| RAS to Column Address Delay Time | ${ }^{t} \mathrm{RAD}$ | 20 | 50 | 20 | 60 | ns |
| Column Address to RAS Lead Time | ${ }^{\text {t }}$ RAL | 50 |  | 60 |  | ns |
| Read Command Setup Time | ${ }^{{ }^{\text {R }} \text { \% }}$ | 0 |  | 0 |  | ns |
| Read Command Hold Time  <br> Referenced to RAS 13 | ${ }^{t_{\mathrm{RRRH}}}$ | 0 |  | 0 |  | ns |
| Read Command Hold Time <br> Referenced to CAS | ${ }^{t_{\mathrm{RCH}}}$ | 0 |  | 0 |  | ns |
| Write Command Setup Time 14 | ${ }^{\text {W WCS }}$ | 0 |  | 0 |  | ns |
| Write Command Hold Time | ${ }^{\text {t }}$ WCH | 15 |  | 20 |  | ns |
| WE Pulse Width | ${ }^{\text {t }}$ WP | 15 |  | 20 |  | ns |
| Write Command to RAS Lead Time | ${ }^{\text {tr }}$ RWL | 25 |  | 30 |  | ns |
| Write Command to CAS Lead Time | ${ }^{\text {E }}$ CWL | 20 |  | 25 |  | ns |
| DIN Setup Time | ${ }^{\text { }}$ DS | 0 |  | 0 |  | ns |
| DIN Hold Time | ${ }^{t}$ DH | 15 |  | 20 |  | ns |
| RAS Precharge Time to CAS Active Time (Refresh Cycles) | ${ }^{\text {t }}$ RPC | 0 |  | 0 |  | ns |
| CAS Setup Time for CAS-beforeRAS Refresh | ${ }^{\bar{C}} \mathrm{CSR}$ | 0 |  | 0 |  | ns |
| CAS Hold Time for CAS-before- <br> RAS <br> Refresh | ${ }^{5} \mathrm{CHR}$ | 15 |  | 20 |  | ns |

## AC CHARACTERISTICS (Cont'd)

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

| Parameter NOTES | Symbol | MB85260-10 |  | MB85260-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Fast Page Mode Read/Write 4 Cycle Time | ${ }^{\text { }} \mathrm{PC}$ | 60 |  | 70 |  | ns |
| Access Time from CAS Precharge 8,15 | ${ }^{\text {E }}$ CPA |  | 60 |  | 70 | ns |
| Fast Page Mode CAS Precharge Time | ${ }^{t} \mathrm{CP}$ | 15 |  | 15 |  | ns |

## NOTES;

1. An initial pause ( $\overline{\mathrm{RAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{I H}$ ) of $200 \mu \mathrm{~s}$ is required after power-up followed by any $8 \overline{\mathrm{RAS}}$-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before- $\overline{\mathrm{RAS}}$ initialization cycles instead of $8 \overline{\mathrm{RAS}}$ cycles are required.
2. $A C$ characteristics assume $t_{T}=5 \mathrm{~ns}$
3. $V_{I H}(\min )$ and $V_{I L}(\max )$ are reference levels for measuring timing of input signals. Also, transition $t i$ mes are measured between $V_{I H}(\min )$ and $V_{I L}(\max )$.
4. The minimum cycle time depends upon the ambient temperature and cooling condition. See Fig. 3 and 4.
5. Assumes that $t_{R C D} \leq t_{R C D}$ (max) and $t_{R A D} \leq t_{R A D}(\max )$. If $t_{R C D}$ (or $t_{R A D}$ ) is greater than the maximum recommended value shown in this table, $t_{\text {RAC }}$ will be increased by the amount that $t_{\text {RCD }}$ (or $t_{\text {RAD }}$ ) exceeds the value shown. Refer to Fig. 5 and 6.
6. If $t_{R C D} \geq t_{R C D}(\max )$ and $t_{A S C} \geq t_{R C D}(\max )-t_{R A D}(\max )$, access time is $t_{C A C}$.
7. If $t_{R A D} \geq t_{R A D}(\max )$, access time is $t_{A A}$.
8. Measured with a load equivalent to two TTL loads and 100 pF .
9. $t_{\text {OFF }}$ is specified that output buffer changes to high impedance state.
10. Operation within the $t_{\text {RCD }}$ (max) limit insures that $t_{R A C}$ (max) can be met. $t_{R C D}$ (max) is specfied as a reference point only; if $t_{R C D}$ is greater than the specified $t_{R C D}(m a x)$ limit, access time is controlled exclusively by $t_{C A C}$ or $t_{A A}$.
11. $t_{\text {RCD }}($ min $)=t_{\text {RAH }}($ min $)+2 t_{T}+t_{A S C}($ min $)$.
12. Operation within the $t_{R A D}$ (max) limit insures that $t_{R A C}(\max )$ can be met. $t_{\text {RAD }}$ (max) is specified as a reference point only; if $t_{\text {RAD }}$ is greater than the specified $t_{\text {RAD }}$ (max) limit, access time is controlled exclusively by $t_{C A C}$ or $t_{A A}$.
13. Either $t_{\text {RRH }}$ or $t_{R C H}$ must be satisfied for a read cycle.
14. $t_{W C S}$ is specified as a reference point only and must be satisfied for a write cycle.
15. $t_{\text {CPA }}$ is access time from the selection of a new column address (that is caused by changing $\overline{\mathrm{CAS}}$ from Low to High.). Therefore, if $\mathrm{t}_{\mathrm{CP}}$ is short, $\mathrm{t}_{\mathrm{CAC}}$ is longer than $\mathrm{t}_{\mathrm{CAC}}$ (max).

Fig. 3 - MB85260 DERATING CURVE (Normal Cycle)


Air Flow
$: 0 \mathrm{~m} / \mathrm{s}$
$: 1 \mathrm{~m} / \mathrm{s}$
: $3 \mathrm{~m} / \mathrm{s}$

Fig. 4 - MB85260 DERATING CURVE (Fast Page Mode Cycle)

Air Flow

$$
\begin{aligned}
& : 0 \mathrm{~m} / \mathrm{s} \\
& : 1 \mathrm{~m} / \mathrm{s} \\
& : 3 \mathrm{~m} / \mathrm{s}
\end{aligned}
$$

Fig. $5-t_{\text {RAC }}$ vs $t_{\text {RCD }}$


Fig. $6-t_{\text {RAC }}$ vs $t_{R A D}$




Fast Page Mode Read Cycle

Fast Page Mode Write Cycle



## $\overline{\text { CAS }}$-before- $\overline{\mathrm{RAS}}$ Refresh Cycle

NOTE : Address, $\overline{W E}, D, D Q($ Input $)=$ Don't care



FUJITSU
MB85260-10
MB85260-12

## DESCRIPTION

## Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85260 is composed of eight MB81C1000, and the memory selection of the each MB81C1000 consists of a 1024-by-1024 cell matrix. Operational modes of the device are shown in the FUNCTIONAL TRUTH TABLE below.

## Address Inputs:

A total of twenty binary input address bits are required to decode any 8 -bit of the $8,388,608$ storage cells within the MB85260. Ten row address bits are established on the address input pins ( $A_{0}$ to $A_{g}$ ) and latched with the Row Address Strobe, RAS. The ten column address bits are established on the address input pins ( $A_{0}$ to $A_{g}$ ) and latched with the Column Address Strobe, $\overline{C A S}$. All row and column addresses must be stable on or before the falling edge of $\overline{R A S}$ and $\overline{C A S}$, respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after $t_{R A H}(\min )+t_{T}$. Therefore, to get valid data within $t_{R A C}$, it is necessary to apply column address within $t_{\text {RAD }}(\max )$. If $t_{R A D} \geq t_{R A D}(\max )$, access time is $t_{C A C}$ or $t_{A A}$ whichever occurs later.

## Write Enable:

Read or Write mode is selected with the $\overline{W E}$ inputs. A high on $\overline{W E}$ selects read cycle and low selects write mode.

## Data Input/Output:

1. Data Input;

The 8 -bit data is written into the MB85260 during write cycle through each DQ pin. In write cycle, WE must be brought to low before falling edge of CAS. Each input data is strobed and $\overline{\text { latched }} \overline{\text { by }}$ falling edge of $\overline{C A S}$, and setup and hold times are referenced to $\overline{\mathrm{CAS}}$.
2. Data Output;

The output buffers on each chip are three state TTL compatible with a fan out of 2 TTL loads. Output data has the same porality as input data. The outputs are in high impedance state until $\overline{C A S}$ is brought low. In a read cycle, the output becomes valid within $t_{R A C}$ from the falling edge of $\overline{R A S}$ when $t_{R C D}$ (max) and $t_{R A D}$ (max) are satisfied. In the meanwhile when either $t_{R C D}$ or $t_{R A D}$, or both, are greater than their maximum value, the output data becomes valid within $t_{C A C}$ or $t_{A A}$ whichever occur later after falling edge of $\overline{C A S}$. The data output remains valid until CAS returns to high.

## Read Cycle:

The read cycle is executed by keeping both $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ high, and keeping $\overline{\mathrm{WE}}$ to high throughout the cycle. The row and column addresses are latched with RAS and CAS, respectively. The valid data will appear at the $D Q$ pins after determined by $t_{R A C}$, ${ }^{t_{C A C}}$, or $t_{A A}$. If $t_{R C D}$ is greater than the specification, the access time is $t_{C A C}$. If $t_{\text {RAD }}$ is greater than the specification, the access time is $t_{A A}$. The output data becomes invalid after $\overline{C A S}$ is brought high, with a delay time of $t_{O H}$, and the DQ pins return to the high impedance with $t_{0 F F}$.

## Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of $\overline{W E}$. The 8 -bit data on $D Q$ pins are latched with the falling edge of $\overline{C A S}$ and written into memory. In addition, during write cycle, $t_{R W L}, t_{C W L}$, and $t_{R A L}$ must be satisfied the specifications.


MB85260-10
MB85260-12

## DESCRIPTION (Continued)

## Fast Page Mode Read Cycle:

The fast page mode read cycle is executed after normal cycle with holding $\overline{\mathrm{RAS}}$ low, applying column address and $\overline{C A S}$, and keeping $\overline{W E}$ high. Since the row address during fast page mode cycle is latched by normal cycle, the cycle time is reduced.
During this mode, the access time is $t_{C A C}, t_{A A}$, or $t_{C P A}$, whichever occur later. Any of each 1024 bits belonging to the internal row addresses can be accessed.

## Fast Page Mode Write Cycle:

The fast page mode write cycle is executed by the same manner as fast page mode read cycle except for the state of $\overline{W E}$. The data on each $D Q$ pins are latched with the falling edge of $\overline{C A S}$ and written into the memory. During this write cycle, $t_{C W L}$ must be satisfied. Any of each 1024 bits belonging to the internal row addresses can be written into data within one RAS cycle.

## Refresh:

The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, $A_{0}$ through $A_{8}$ except for $A_{9}$, are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85260 also has three types of refresh modes below.

1. $\overline{\mathrm{RAS}}$-only Refresh;

The $\overline{\mathrm{RAS}}$-only refresh is executed by keeping $\overline{\mathrm{RAS}}$ low, and $\overline{\mathrm{CAS}}$ remains high through the cycle. The row address to be refreshed is latched with the falling edge of RAS. During this refresh, the data pins are kept high impedance state.
2. $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ Refresh;

The $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh is executed by bringing $\overline{\mathrm{CAS}}$ low before $\overline{\mathrm{RAS}}$ brought low. By this combination, the MB85260 executes $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh. The row address input is not necessary because it is generated internally. This internal row address counter is incremented automatically after every CAS-before-RAS refresh is done.

## 3. Hidden Refresh;

The hidden refresh is executed by keeping $\overline{\text { CAS }}$ low to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the $\overline{C A S}$ is kept low continuously from the previous cycle, followed refresh cycle should be $\overline{C A S}$-before- $\overline{R A S}$ refresh.

FUNCTIONAL TRUTH TABLE

| Operation Mode | Clock Input |  |  | Address Input |  | $\begin{aligned} & \text { Data } \\ & \text { I/O } \end{aligned}$ | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RAS}}$ | $\overline{\mathrm{CAS}}$ | WE | Row | Column |  |  |
| Standby | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | High-Z | Cells are not refreshed. |
| Read <br> (Norma1) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | Valid | Valid | Output <br> Valid | $\mathrm{t}_{\mathrm{RCS}} \geq \mathrm{t}_{\mathrm{RCS}}(\mathrm{min})$ |
| Read <br> (Fast Page) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | Valid | Valid | Output <br> Valid | $t_{\text {RCS }} \geq t_{\text {RCS }}(\min )$ <br> Cells are not refreshed. |
| Write <br> (Normal) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{v}_{\text {IL }}$ | Valid | Valid | Input Valid | $t_{\text {WCS }} \geq t_{\text {WCS }}($ min $)$ |
| Write <br> (Fast Page) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | Valid | Valid | Input <br> Valid | $t_{\text {WCS }} \geq t_{\text {WCS }}$ (min) <br> Cells are not refreshed. |
| $\begin{aligned} & \overline{\mathrm{RAS}}-\text { only } \\ & \text { Refresh } \end{aligned}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | X | Valid | X | High-Z |  |
| $\begin{aligned} & \overline{\mathrm{CAS}}-\text { before- } \\ & \overline{\text { RAS }} \text { Refresh } \end{aligned}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | X | X | X | High-Z | $\mathrm{t}_{\mathrm{CSR}} \geq \mathrm{t}_{\text {CSR }}(\mathrm{min})$ |
| Hidden <br> Refresh | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | X | Output <br> Valid | Previous data is kept. |

Note: $X$; Either $V_{I H}$ or $V_{I L}$.
*; $\overline{\mathrm{RAS}}$ puts $\mathrm{V}_{\mathrm{IH}}$ at once.

## PACKAGE DIMENSIONS

(Suffix: PJPS)


## 1M WORDS $\times$ 9-BIT HIGH SPEED

 CMOS DYNAMIC RANDOM ACCESS MEMORY MODULEThe Fujitsu MB85265 is a fully decoded, CMOS dynamic random access memory module consists of nine MB81C1000 devices, the MB85265 is optimized for those applications requiring high speed, high performance, large momory storage, and high density.

- Organization : $1,048,576$ words $\times 9$ bit
- Memory : MB81C1000, 9 pcs
- $\overline{\mathrm{RAS}}$ Access time (t RAC) :

100ns max. (MB85265-10)
120ns max. (MB85265-12)

- $\overline{\mathrm{CAS}}$ Access time (t CAC) :

30ns max. (MB85265-10)
35ns max. (MB85265-12)

- Column Address Access time (t AA) :

100ns max. (MB85265-10)
120ns max. (MB85265-12)

- Fast Page Mode Cycle time (t PC) :

60ns max. (MB85265-10)
70ns max. (MB85265-12)

- Low power :

Active 2970 mW max. (MB85265-10)
2475mW max. (MB85265-12)
Standby 49.5 mW max. (CMOS level)
247.5 mW max. (TTL level)

- Refresh :
$-8.2 \mathrm{~ms} / 512$ refresh cycle
- "那-only", " $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ ", and "Hidden" refresh capability
- Fast Page Mode Read and Write capability
- Decoupling Capacitor: $0.22 \mu \mathrm{~F}, 9 \mathrm{pcs}$
- JEDEC Standard 30-pin SIP Package


## ABSOLUTE MAXIMUM RATINGS (See Note.)

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply Voltage | VCC | -0.5 to +7.0 | V |
| Input Voltage | VIN | -3.5 to +7.0 | V |
| Output Voltage | VOUT | -0.5 to +7.0 | V |
| Short Circuit Output Voltage | IOUT | $\pm 20$ | mA |
| Power Dissipation | PD | 9.0 | W |
| Temperature under Bias | TBIAS | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | TSTG | -45 to +125 | ${ }^{\circ} \mathrm{C}$ |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGES are exceeded. Functioncal operation should be restricted to the conditions as detailed in the operationcal sections of this data sheet. Exposure to absolute maximu rating conditions for exteded period may affect devise reliability.


This device contains circuitry to protect the inputs against damage due to static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum reted voltages to this high impedance circuit.

PACKAGE DIMENSIONS
(Suffix : PJPS)


## Section 6

Quality and Reliability - At a Glance

| Page |  |
| :--- | :--- |
| 6-3 | Quality Control at Fujitsu |
| $6-4$ | Quality Control Processes at Fuitsu |

## Quality Control at Fujitsu

## Built-in Quallty and Reliability

Fujitsu's integrated circuits work. The reason they work is Fujitsu's single-minded approach to built-in quality and reliability, and its dedication to providing components and systems that meet exacting requirements allowing no room for failure.

Fujitsu's philosophy is to build quality and reliability into every step of the manufacturing process. Each design and process is scrutinized by individuals and teams of professionals dedicated to perfection.

The quest for perfection does not end when the product leaves the Fujitsu factory. It extends to the customer's factory as well, where integrated circuits are subsystems of the customer's final product. Fujitsu emphasizes meticulous interaction between the individuals who design, manufacture, evaluate, sell, and use its products.

Quality control for all Fujitsu products is an integrated process that crosses all lines of the manufacturing cycle. The quality control process begins with inspection of all incoming raw materials and ends with shipping and reliability tests following final test of the finished product. Prior to warehousing, Fujitsu products have been subjected to the scrutiny of man, machine, and technology, and are ready to serve the customer in the designated application.

## Quality Control Processes at Fujitsu



Depth, Electrical Parameters, and Doping
Wafer Surface and Pattern Inspection
Wafer Surface Inspection, Monitor Test of Film Thickness Monitor Test of Film Thickness
Wafer Surface Inspection,
Monitor Test of Film Thickness

Monitor Test of Film Thickness
Inspection of Wafers,
Masks, Packages, Piece
Parts, Chemicals, Etc
Wafer Surface Inspection and
Sample Tests of Thickness,
Surface Resistance, Diffusion Test of Electrical Characteristics, Stress Test
 Passivation (Insulating Layer Formation)


Probing Test
Wafer Shipping Inspection

Sampling inspection
Visual and Surface Inspection

Sample Surface Inspection


## Quality Control Processes at Fujitsu (Continued)



## Section 7

## Ordering Information - At a Glance

## Page

7-3 IC Product Marking
7-3 IC Ordering Code (Part Number)
7-3 IC Package Codes
7-4 IC Module Ordering Code (Part Number)
7-4 IC Module Package Codes

## IC Product Marking

Part Number
(See Ordering Codes below)


Fujitsu Logo


Note: Marking formats may vary, depending on the product. The country of origin appears on all finished parts.

## IC Ordering Code (Part Number)



[^26]
## IC Package Codes

| Ceramic |  |
| :---: | :---: |
| Package Type | Package Code |
| LCC (Leadless Chip Carrier) | TV,CV |
| PGA (Pin Grid Array) | CR |
| DIP (Side Brazed) ${ }^{1}$ | C |
| DIP (CERDIP) ${ }^{2}$ | Z |
| Shrink DIP | CSH |
| Flatpack, Metal Seal | CF |
| Flatpack, Glass Seal | ZF |
| SOJ (Single Outline Junction) | CJ |


| Package Type | Package Code |
| :---: | :---: |
| LCC (Leadless Chip Carrier) | PV |
| PLCC (Leaded Chip Carrier) | PD |
| PGA (Pin Grid Array) | PR |
| DIP (Dual In-line Package) | P,M |
| Shrink DIP | PSH |
| Flatpack | PF |
| Single In-line, straight leads | PS |
| Single in-line, zig-zag leads | PSZ,PZ |
| SOJ (Single Outline Junction) | PJ |

1


2


## IC Module Ordering Codes



MB Identifies an IC designed and manufactured by Fujitsu that uses a Fujitsu-designated device number.
MBM Identifies an IC designed and manufactured by Fujitsu that uses a device number designated by the industry to be the industry standard number.
Note: Please contact your nearest Fujitsu sales office, representative, or distributor for exact part number/order information.

## IC Module Package Codes

| Ceramic |  |
| :---: | :---: |
| Package Type | Module Code |
| Ceramic dual leads | CDL |


| Plastic |  |
| :---: | :---: |
| Package Type | Module Code |
| Single in-line, leads | PL |
| Single in-line, zig-zag leads | PZ |
| Single in-line, pads | PS |

## Section 8

## Sales Information - At a Glance

## Page

8-3 Introduction to Fujitsu
8-7 Integrated Circuits Corporate Headquarters - Worldwide
8-8 FMI Sales Offices for North and South America
8-9 FMI Representatives - USA
8-11 FMI Representatives - Canada
8-11 FMI Representatives - Mexico
8-11 FMI Representatives - Puerto Rico
8-12 FMI Distributors - USA
8-16 FMI Distributors - Canada
8-17 FMG Sales Offices for Europe
8-18 FMG Distributors - Europe
8-20 FMA Sales Offices for Asia and Australia
8-20 FMA Representatives - Asia and Australia
8-21 FMA Distributors - Asia and Australia

## Introduction to Fujitsu

## Fujitsu Limited

Fujitsu Limited, headquartered near Tokyo, Japan, is the largest supplier of computers in Japan and is among the top ten companies operating in Japan. Fujitsu is also one of the world's largest suppliers of telecommunications equipment and semiconductor devices.

Established in 1935 as the Communications Division spinoff of Fuji Electric Company Limited, Fujitsu Limited, in 1985, celebrated 50 years of service to the world through the development and manufacture of state-of-the-art products in data processing, telecommunications and semiconductors.

Fujitsu has five plants in key industrial regions in Japan covering all steps of semiconductor production. Five wholly-owned Japanese subsidiaries provide additional capacity for production of advanced semiconductor devices. Two additional facilities operate in the U.S. and one in Europe to help meet the growing worldwide demand for Fujitsu semiconductor products.

## Introduction to Fujitsu (Continued)

Fujitsu Microelectronics, Inc.
Fujitsu Microelectronics, Inc. (FMI), with headquarters in San Jose, California, was established in 1979 as a wholly-owned Fujitsu Limited subsidiary for the marketing, sales, and distribution of Fujitsu integrated circuit and component products. Since 1979, FMI has grown to include one research and development division, two marketing divisions, two manufacturing divisions and a subsidiary. FMI offers a complete array of semiconductor products for its customers.

The Advanced Products Division (APD) is responsible for the complete product development cycle, from design through operations support and worldwide marketing and sales. Products are the result of both internal development and external relationships, such as joint development agreements, technology licenses, and joint ventures. The SPARC' ${ }^{\text {M }}$ RISC processor was developed by both APD and Sun Microsystems, Inc.

In addition to designing and selling a full line of SPARC processors and peripheral chips, APD also designed and is selling the EtherStar ${ }^{\text {TM }}$ LAN controller - the first VLSI device to integrate both StarLAN ${ }^{\text {TM }}$ and Ethernet ${ }^{\circledR}$ protocols into one device. The core of APD's EtherStar chip was the result of APD's cooperative venture with Ungermann-Bass.

The Microwave and Optoelectronics Division (MOD) markets GaAs, FETs, and FET power amplifiers, lightwave and microwave devices, optical devices, emitters, and SI transistors.

The largest FMI marketing division is the Integrated Circuits Division (ICD).

Memory and programmable devices marketed by ICD include the following:

DRAMs and DRAM Modules
EPROMs
EEPROMs
NOVRAMs
CMOS masked ROMs
CMOS SRAMs and CMOS SRAM Modules
BiCMOS SRAMs
Bipolar PROMs
ECL RAMs
STRAMs (self-timed RAM)
Hi-Rel PROMs and SRAMs
Ultra High-speed ECLECL-TTL Translator Circuits
Linear ICs and Transistors

## Introduction to Fujitsu (Continued)

ASIC products offered by ICD include the following:
CMOS, ECL, and BiCMOS gate arrays CMOS standard cells Design Software Support

Customer support and customer training for ASIC products are available through the following FMI design centers:

| San Jose | Gresham |
| :--- | :--- |
| Dallas | Chicago |
| Atlanta | Boston |

Microcomputer and communications products offered by ICD include the following:

4-bit MCUs
8- and 16-bit MPUs
SCSI and controllers
DSPs
Prescalers
PLLs
Memory Cards
FMI's manufacturing divisions are in San Diego, California and Gresham, Oregon. The San Diego Manufacturing Division assembles and tests memory devices. In 1988, the Gresham Manufacturing Division began manufacturing ASIC products and DRAM memories. This facility, when completed, will have one million square feet of manufacturing-the largest Fujitsu manufacturing plant outside Japan.

FMI's subsidiary, Fujitsu Components of America, markets connectors, keyboards, plasma displays, relays, and hybrid ICs.

## Fujitsu Mikroelektronik GmbH (European Sales Operation)

Fujitsu Mikroelektronik GmbH (FMG) was established in June, 1980, in Frankfurt, West Germany, and is a wholly-owned subsidiary of Fujitsu Limited, Tokyo. FMG is the sole representative of the Fujitsu Electronic Device Group in Europe. The wide range of ICs, LSI memories, microprocessors, and ASIC products are noted throughout Europe for design excellence and unmatched reliability. Branch offices are located in Munich, London, Paris, Stockholm, and Milan.

## Introduction to Fujitsu (Continued)

## Fujitsu Microelectronics Ireland, Ltd. (European Production Operation)

Fujitsu Microelectronics Ireland, Ltd. (FME) was established in 1980, in the suburbs of Dublin, as Fujitsu's European Production Center for integrated circuits. FME assembles DRAMs, EPROMs, and other LSI memory products.

Fujitsu Microelectronics, Ltd. (European ASIC Design Operation)
Fujitsu Microelectronics, Ltd., Fujitsu's European VLSI Design Center, opened in October of 1983 in Manchester, England. The Design Center is equipped with highly sophisticated CAD systems to ensure fast and reliable processing of input data. An experienced staff of engineers is available to assist in all phases of the design process.

## Fujitsu Microelectronics Asla PTE Ltd. (Asian/Oceanian Sales Operation)

Fujitsu Microelectronics Asia PTE Ltd. (FMA) opened in August 1986 in Hong Kong as a wholly-owned Fujitsu subsidiary for sales of electronic devices to Asian and Southwest Pacific markets.

## Integrated Circuits Corporate Headquarters - Worldwide

## International Corporate Headquarters

FUJITSU LIMITED<br>Marunouchi Headquarters<br>6-1, Marunouchi 1-chome<br>Chiyoda-ku, Tokyo 100<br>Japan<br>Tel: (03) 216-3211<br>Telex: 781-22833<br>FAX: (03) 213-7174

For integrated circuits marketing information please contact the following:

## Headquarters for Japan

FUJITSU LIMITED
Integrated Circuits and Semiconductor Marketing
Furukawa Sogo Bldg.
6-1, Marunouchi 2-chome
Chiyoda-ku, Tokyo 100
Japan
Tel: (03) 216-3211
Telex: 781-2224361
FAX: (03) 211-3987

## Headquarters for North and South America

FUJITSU MICROELECTRONICS, INC.
Integrated Circuits Division
3545 North First Street
San Jose, CA 95134-1804
USA
Tel: (408) 922-9000
Telex: 910-338-0190
FAX: (408) 432-9044
Headquarters for Europe
FUJITSU MIKROELEKTRONIK GmbH
Lyoner Strasse 44-48
Arabella Centre 9. OG
D-6000 Frankfurt 71
Federal Republic of Germany
Tel: (069) 66320
Telex: 441963
FAX: (069) 6632122

Headquarters for Asia and Australia
FUJITSU MICROELECTRONICS ASIA PTE LIMITED
06-04/06-07 Plaza by the Park
No. 51 Bras Basah Road
Singapore 0719
Tel: (65) 336-1600
Telex: 55573
FAX: (65) 336-1609

## Fujitsu Microelectronics, Inc. (FMI) Sales Offices for North and South America

## NORTHERN CALIFORNIA

Fujitsu Microelectronics, Inc. 10600 N. De Anza Blvd.
Suite 225
Cupertino, CA 95014
Tel: (408) 996-1600
FAX: (408) 725-8746

## SOUTHERN CALIFORNIA

Fujitsu Microelectronics, Inc. Century Centre 2603 Main Street Suite 510
Irvine, CA 92714
Tel: (714) 724-8777
FAX: (714) 724-8778

## GEORGIA (Atlanta)

Fujitsu Microelectronics, Inc. 3500 Parkway Lane
Suite 210
Norcross, GA 30092
Tel: (404) 449-8539
FAX: (404) 441-2016

## ILLINOIS (Chicago)

Fujitsu Microelectronics, Inc.
One Pierce Place
Suite 910
Itasca, IL 60143-2681
Tel: (708) 250-8580
FAX: (708) 250-8591

## MASSACHUSETTS (Boston)

Fujitsu Microelectronics, Inc. 75 Wells Avenue

## Suite 5

Newton Center, MA 02159-3251
Tel: (617) 964-7080
FAX: (617) 964-3301

## MINNESOTA (Minneapolis)

Fujitsu Microelectronics, Inc. 3460 Washington Drive
Suite 209
Eagan, MN 55122-1303
Tel: (612) 454-0323
FAX: (612) 454-0601
NEW JERSEY (Mt. Laurel)
Fujitsu Microelectronics, Inc.
Horizon Corporate Center
3000 Atrium Way
Suite 100
Mt. Laurel, NJ 08054
Tel: (609) 727-9700
FAX: (609) 727-9797

## NEW YORK (Hauppauge)

Fujitsu Microelectronics, Inc. 601 Veterans Memorial Highway Suite P
Hauppauge, NY 11788-1054
Tel: (516) 361-6565
FAX: (516) 361-6480
OREGON (Portland)
Fujitsu Microelectronics, Inc. 5285 SW Meadows Road
Suite 222
Lake Oswego, OR 97035-9998
Tel: (503) 684-4545
FAX: (503) 684-4547
TEXAS (Dallas)
Fujitsu Microelectronics, Inc. 14785 Preston Road
Suite 670
Dallas, TX 75240
Tel: (214) 233-9394
FAX: (214) 386-7917


## FMI Representatives - USA

For product information, contact your nearest Representative.

## Alabama

The Novus Group, Inc. 2905 Westcorp Blvd. Suite 120
Huntsville, AL 35805
Tel: (205) 534-0044
FAX: (205) 534-0186

## Arizona

Aztech Component Sales Inc. 15230 N 75th Street
Suite 1031
Scottsdale, AZ 85260
Tel: (602) 991-6300
FAX: (602) 991-0563

## California

Harvey King, Inc. 6393 Nancy Ridge Drive
San Diego, CA 92121
Tel: (619) 587-9300
FAX: (619) 587-0507
Infinity Sales, Inc.
4500 Campus Drive
Suite 300
Newport Beach, CA 92660
Tel: (714) 833-0300
FAX: (714) 833-0303
Norcomp
3350 Scott Blvd.,
Suite 24
Santa Clara, CA 95054
Tel: (408) 727-7707
FAX: (408) 986-1947
Norcomp
2140 Professional Drive
Suite 200
Roseville, CA 95661
Tel: (916) 782-8070
FAX: (916) 782-8073

## Colorado

Front Range Marketing
3100 Arapahoe Road
Suite 404
Boulder, CO 80303
Tel: (303) 443-4780
FAX: (303) 447-0371

## Connecticut

Conntech Sales, Inc.
182 Grand Street
Suite 318
Waterbury, CT 06702
Tel: (203) 754-2823
FAX: (203) 573-0538

Florida
Semtronic Associates, Inc. 657 Maitland Avenue
Altamonte Springs, FL 32701
Tel: (407) 831-8233
FAX: (407) 831-2844
Semtronic Associates, Inc. 1467 S. Missouri Avenue
Clearwater, FL 33516
Tel: (813) 461-4675
FAX: (813) 442-2234
Semtronic Associates, Inc.
3471 NW 55th Street
Ft. Lauderdale, FL 33309
Tel: (305) 731-2484
FAX: (305) 731-1019

## Georgia

The Novus Group, Inc. 6115-A Oakbrook Pkwy
Norcross, GA 30093
Tel: (404) 263-0320
FAX: (404) 263-8946

## Idaho

Cascade Components 2710 Sunrise Rim Road
Suite 130
Boise, ID 83705
Tel: (208) 343-9886
FAX: (208) 343-9887

## Illinois

Beta Technology 1009 Hawthorn Drive
Itasca, IL 60143
Tel: (708) 256-9586
FAX: (708) 256-9592

## Indiana

Fred Dorsey \& Associates
3518 Eden Place
Carmel, IN 46032
Tel: (317) 844-4842
FAX: (317) 844-4843

## lowa

Electromec Sales
1500 2nd Avenue
Suite 205
Cedar Rapids, IA 52403
Tel: (319) 362-6413
FAX: (319) 362-6535

## Maryland

Arbotek Associates
102 W. Joppa Road
Towson, MD 21204
Tel: (301) 825-0775
FAX: (301) 337-2781

## Massachusetts

Mill-Bern Associates
2 Mack Road
Woburn, MA 01801
Tel: (617) 932-3311
FAX: (617) 932-0511

## Michigan

Greiner Associates, Inc. 15324 E. Jefferson Avenue
Suite 12
Grosse Point Park, MI 48230
Tel: (313) 499-0188
FAX: (313) 499-0665

## Minnesota

Electromec Sales
1601 E Highway 13
Suite 200
Burnsville, MN 55337
Tel: (612) 894-8200
FAX: (612) 894-9352

## FMI Representatives - USA (Continued)

New Jersey
BGR Associates
Evesham Commons
525 Route 73
Suite 100
Marlton, NJ 08053
Tel: (609) 983-1020
FAX: (609) 983-1879
Technical Applications \& Marketing 91 Clinton Road Suite 1D
Fairfield, NJ 07006
Tel: (201) 575-4130
FAX: (201) 575-4563

## New York

Quality Components
3343 Harlem Road
Buffalo, NY 14225
Tel: (716) 837-5430
FAX: (716) 837-0662
Quality Components
116 Fayette Street
Manlius, NY 13104
Tel: (315) 682-8885
FAX: (315) 682-2277
Quality Components 2318 Titus Ave. Rochester, NY 14622 Tel: (716) 342-7229
FAX: (716) 342-7227

## North Carolina

The Novus Group, Inc. 1026 Commonwealth Court
Cary, NC 27511
Tel: (919) 460-7771
FAX: (919) 460-5703

## Ohio

Spectrum ESD
3947 Ray Court Road
Morrow, OH 45152
Tel: (513) 899-3260
FAX: (513) 899-3260
Spectrum ESD
8925 Galloway Trail
Novelty, OH 44072
Tel: (216) 338-5226
FAX: (216) 338-3214

Oregon
L-Squared Limited
15234 NW Greenbrier Pkwy
Beaverton, OR 97006
Tel: (503) 629-8555
FAX: (503) 645-6196

## Texas

Technical Marketing, Inc. 3320 Wiley Post Road Carroliton, TX 75006
Tel: (214) 387-3601
FAX: (214) 387-3605

Technical Marketing, Inc.
2901 Wilcrest Drive
Suite 139
Houston, TX 77042
Tel: (713) 783-4497
FAX: (713) 783-5307
Technical Marketing, Inc.
1315 Sam Bass Circle
Suite B-3
Round Rock, TX 78681
Tel: (512) 244-2291
FAX: (512) 338-1596

## Washington

L-Squared Limited 105 Central Way
Suite 203
Kirkland, WA 98033
Tel: (206) 827-8555
FAX: (206) 828-6102

## Wisconsin

Beta Technology
9401 W Beloit Street
Suite 304C
Milwaukee, WI 53227
Tel: (414) 543-6609
FAX: (414) 543-9288

# FMI Representatives - Canada, Mexico and Puerto Rico 

## Canada

Pipe-Thompson Limited 5468 Dundas Street W Suite 206 Islington, Ontario M9B 6E3
Tel: (416) 236-2355
FAX: (416) 236-3387
Pipe-Thompson Limited
RR2 North Gower
Ottawa, Ontario KOZ 2 TO
Tel: (613) 258-4067
FAX: (613) 258-7649

## Mexico

Solano Electronica
Ermita 1039-10
Colonia Chapalita
Guadalajara, JAL. 45042
Tel: (36) 47-4250
FAX: (36) 473433
Solano Electronicas
Thiers 100
Colonia Anzures
Mexico City, D.F. 11590
Tel: (55) 31-5915
FAX: (55) 31-5915

Puerto Rico

Semtronic Associates
Mercantil Plaza Building
Suite 816
Hato Rey, Puerto Rico 00918
Tel: (809) 766-0700

## FMI Distributors - USA

Alabama
Marshall Industries 3313 S. Memorial Highway
Suite 121
Huntsville, AL 35801
(205) 881-9235

Repton Electronics 4950 Corporate Drive
Suite 105C
Huntsville, AL 35805
(205) 722-9565

## Arizona

Insight Electronics
1515 W. University Drive
Suite 103
Tempe, AZ 85281
(602) 829-1800

Sterling Electronics 3501 E. Broadway Road
Phoeniz, AZ 85040
(602) 268-2121

Marshall Industries 9830 S. 51st Street Suite B121
Phoenix, AZ 85044
(602) 496-0290

## California

Insight Electronics 28035 Dorothy Drive
Suite 220
Agoura, CA 91301
(818) 707-2100

Insight Electronics
15635 Alton Parkway
Suite 120
Irvine, CA 92718
(714) 727-2111

Insight Electronics
6885 Flanders Drive
Suite G
San Diego, CA 92126
(619) 587-9757

Marshall Industries
9710 Desoto Ave.
Chatsworth, CA 91311
(818) 407-4100

Marshall Industries
9674 Telstar Ave.
El Monte, CA 91731
(818) 459-5500

Marshall Industries
One Morgan
Irvine, CA 92718
(714) 458-5308

Marshall Industries
336 Los Coches Street
Milpitas, CA 95035
(408) 942-4600

Marshall Industries
3039 Kilgore Ave.
Rancho Cordova, CA 95670
(916) 635-9700

Marshall Industries 10105 Carroll Canyon Road
San Diego, CA 92131
(619) 578-9600

Merit Electronics
2070 Ringwood Avenue
San Jose, CA 95131
(408) 434-0800

Sterling Electronics
55310 Derry
Unit $X$
Agoura, CA 91301
(818) 707-0911

Sterling Electronics 9410 Topanga Canyon Rd. Chatsworth, CA 91311 (818) 407-8850

Sterling Electronics
1342 Bell Avenue
Tustin, CA 92680
(714) 259-0900

Western Microtechnology 28720 Roadside Dr. Suite 175
Agoura Hills, CA 91301
(818) 356-0180

Western Microtechnology
1637 North Brian
Orange, CA 92667
(714) 637-0200

Western Microtechnology
6837 Nancy Ridge Drive
San Diego, CA 92121
(619) 453-8430

Western Microtechnology
12900 Saratoga Ave.
Saratoga, CA 95070
(408) 725-1660

## Colorado

Marshall Industries
12351 N. Grant Road
Suite A
Thornton, CO 80241
(303) 451-8383

Sterling Electronics 8200 South Akron Street
Suite 111
Englewood, CO 80112
(303) 792-3939

## Connecticut

Marshall Industries
20 Sterling Drive
Wallingford, CT 06492
(203) 265-3822

Milgray Electronics
326 W. Main Street
Milford, CT 06460
(203) 795-0711

Western Microtechnology, Inc.
731 Main Street
Suite B2
Lantern Ridge Monroe, CT 06468
(203) 452-0533

## Florida

Marshall Industries
380 S. Northlake Blvd
Suite 1024
Altamonte Springs, FL 32701
(407) 767-8585

Marshall Industries
2700 W. Cypress Creek Rd.
Suite C 106
Ft. Lauderdale, FL 33309
(305) 977-4880

Marshall Industries
2840 Sherer Drive
St. Petersburg, FL 33716
(813) 573-1399

Milgray Electronics
1850 Lee Road
Suite 104
Winter Park, FL 32789
(407) 647-5747

## FMI Distributors - USA (Continued)

Florida (Continued)
Reptron Electronics 33320 N.W. 53rd Street Suite 206
Ft. Lauderdale, FL 33309
(305) 735-1112

Reptron Electronics 14501 McCormick Drive Tampa, FL 33626 (813) 855-2351

## Georgia

Marshall Industries 5300 Oakbrook Pkwy Suite 146
Norcross, GA 30093
(404) 923-5750

Georgia
Milgray Electronics
3000 Northwoods Parkway
Suite 270
Norcross, GA 30071
(404) 446-9777

Reptron Electronics
3040 H Business Park Drive
Norcross, GA 30071
(404) 446-1300

## Illinols

Classic Components 3336 Commercial Ave. Northbrook, IL 60062
(312) 272-9650

Marshall Industries
50 E. Commerce Dr. Suite I
Schaumburg, IL 60173
(312) 490-0155

Milgray Electronics 3223 N. Wilkey Road Arlington Heights, IL 60004 (312) 253-1573

Reptron Electronics 1000 E. State Hwy Suite K
Schaumburg, IL 60173
(312) 882-1700

Indiana
Marshall Industries 6990 Corporate Drive Indianapolis, IN 46278 (317) 297-0483

Kansas
Marshall Industries 10413 W. 84th Terrace Lenexa, KS 66214 (913) 492-3121

Milgray Electronics 6901 W. 63rd Street Overland Park, KS 66202 (913) 236-8800

## Maryland

Marshall Industries
2221 Broadbirch
Suite G
Silver Springs, MD 20910
(301) 622-1118

Milgray Electronics
9801 Broken Land Parkway
Columbia, MD 21045
(301) 995-6169

Vantage Components, Inc. 6925-R Oakland Mills Road Columbia, MD 21045 (301) 720-5100

Massachusetts
Interface Electronic Corp. 228 South Street Hopkinton, MA 01748 (617) 435-6858

Marshall Industries
33 Upton Drive
Wilmington, MA 01887
(508) 658-0810

Milgray Electronics
187 Ballardvale Street
Wilmington, MA 01887
(508) 657-5900

Vantage Components, Inc. 200 Bulfinch Drive
Andover, MA 01810
(508) 687-3900

Western Microtechnology 20 Blanchard Road 9 Corporate Place Burlington, MA 01803 (617) 273-2800

## Michigan

Marshall Industries 31067 Schoolcraft Rd Livonia, MI 48150 (313) 525-5850

## Michigan

Reptron Electronics 34403 Glendale
Livonia, MI 48150
(313) 525-2700

## Minnesota

Marshall Industries 3955 Annapolis Lane Plymouth, MN 55447 (612) 559-2211

Reptron Electronics
5929 Baker Road
Minnetonka, MN 55345
(612) 938-0000

## Missouri

Marshall Industries 3377 Hollenberg Drive Bridgeton, MO 63044
(314) 291-4650

## New Jersey

Marshall Industries 101 Fairfield Road
Fairfield, NJ 07006
(201) 882-0320

Marshall Industries
158 Gaither Drive
Mt. Laurel, NJ 08054
(609) 234-9100

Milgray Electronics
3002 Greentree Exec. Campus
Suite B
Mariton, NJ 08053
(609) 983-5010

Vantage Components, Inc.
23 Sebago Street
P.O. Box 2939

Clifton, NJ 07013
(201) 777-4100

Western Microtechnology, Inc. 387 Passaic Avenue
Fairfield, NJ 07006
(201) 882-4999

## New Mexico

Sterling Electronics 3450-D Pan American Freeway
Albuquerque, NM 87107
(505) 884-1900

## FMI Distributors - USA (Continued)

New York
Marshall Industries 275 Oser Avenue Hauppauge, NY 11788 (516) 273-2424

Marshall Industries 129 Brown Street Johnson City, NY 13790 (607) 798-1611

## New York

Marshall Industries 1280 Scottsville Road
Rochester, NY 14624
(716) 235-7620

Mast Distributors
95 Oser Avenue
P.O. Box 12248

Hauppauge, NY 11788
(516) 273-4422

Micro Genesis
90-10 Colin Drive
Holbrook, NY 11741
(516) 472-6000

Milgray Electronics
77 Schmitt Blvd.
Farmingdale, NY 11735
(516) 420-9800

Milgray Electronics
1200 A Scottsville Rd
Rochester, NY 14624
(716) 235-0830

Vantage Components, Inc. 1041-G West Jericho Turnpike Smithtown, NY 11787
(516) 543-2000

## North Carolina

Marshall Industries 5224 Greens Dairy Road Raleigh, NC 27604 (919) 878-9882

Reptron Electronics 5954-A Six Fork Road
Raleigh, NC 27609
(214) 783-0800

Ohio
Marshall Industries 3520 Park Center Drive Dayton, OH 45414 (513) 898-4480

Marshall Industries 30700 Bain Bridge Road Unit A
Solon, OH 44139
(216) 248-1788

Milgray Electronics 6155 Rockside Road Cleveland, OH 44131
(216) 447-1520

Reptron Electronics 404 E. Wilson Bridge Road Suite A
Worthington, OH 43085
(614) 436-6675

## Oklahoma

Radio Inc. 1000 South Main
Tulsa, OK 74119
(918) 587-9123

## Oregon

Marshall Industries 9705 S.W. Gemin Drive Beaverton, OR 97005 (503) 644-5050

Western Microtechnology 1800 N.W. 169th Place Suite B300 Beaverton, OR 97006 (503) 629-2082

## Pennsylvania

Interface Electronic Corp. 7 Great Valley Parkway Malvern, PA 19355 (215) 889-2060

Marshall Industries 701 Alpha Drive Pittsburg, PA 15237 (412) 788-0441

## Texas

Insight Electronics, Inc. 1778 Plano Road
Suite 320
Richardson, TX 75081
(214) 783-0800

Marshall Industries
8504 Cross Park Drive
Austin, TX 78754
(512) 837-1991

Marshall Industries
2045 Chenault
Carrollton, TX 75006
(214) 233-5200

Marshall industries 2635 South Highway 77
Harlingen, TX 78550
(512) 421-4621

Marshall Industries
7250 Langtry
Houston, TX 77040
(713) 895-9200

Milgray Electronics 16610 N. Dallas Pkwy
Suite 1300
Dallas, TX 75248
(214) 248-1603

Reptron Electronics
3410 Midcourt
Carrollton, TX 75006
(214) 702-9373

Western Microtechnology, Inc. 18333 Preston Road
Suite 460
Dallas, TX 75252
(214) 248-3775

Western Microtechnology, Inc.
2500 Wilcrest, 3rd Floor
Houston, TX 77042
(713) 954-4850

## FMI Distributors - USA (Continued)

| Utah | Marshall Industries | Marsh Electronics |
| :--- | :--- | :--- |
| Marshall Industries | 11715 N. Creek Parkway | 1563 S. 101st Street |
| 466 Lawndale Drive | Suite 112 | Milwaukee, WI 53214 |
| Suite C | Bothell, WA 98011 | (414) 475-6000 |
| Salt Lake City, UT 84115 | (206) 486-5747 | Marshall Industries |
| (801) 485-1551 | Western Microtechnology | 20900 Swenson Drive |
| Milgray Electronics | 14636 N.E. 95th Street | Suite 150 |
| 4190 S. Highland Drive | Redmond, WA 98052 | Waukesha, WI 53186 |
| Suite 102 | (206) 881-6737 | (414) 797-84004 |
| Salt Lake City, UT 84124 | Wisconsin |  |
| (801) 272-4999 | Classic Components |  |
|  | 2925 S. 160th Strreet |  |
| Washington | New Berlin, WI 53151 |  |
| Insight Electronics, Inc. | (414) 786-5300 |  |
| 12002 115th Avenue, NE |  |  |
| Kirkland, WA 98034 |  |  |
| (206) 820-8100 |  |  |

## FMI Distributors - Canada

British Columbla
ITT Industries
3455 Gardner Court
Burnaby, B.C. V5G 4J7
(604) 291-1227
Space Electronics
1695 Boundry Road
Vancouver, B.C. V5K 4X7
(604) 294-1166

Ontario
ITT Industries
300 North Rivermede Road
Concord, ON L4K 2Z4
(416) 736-1114

## Fujitsu Mikroelektronik GmbH (FMG) Sales Offices for Europe

## France

Fujitsu
Immeuble le Trident
3-5, Voie Felix Eboue
F-94024 Creteil Cedex
Tel: (1)4-207-8200
Telex: 262861
FAX: (1)4-207-7933

## F.R. Germany

Fujitsu Mikroelektronik GmbH
Lyoner Strasse 44-48
Arabella Center 9. OG
D-6000 Frankfurt am Main 71
Tel: (69)66320
Telex: 411963
FAX: (69)66321
Fujitsu Mikroelektronik GmbH
Am Joachimsberg 10-12
D-7033 Herrenberg
Tel: (07032) 4085
FAX: (07032) 4088

Fujitsu Mikroelektronik GmbH
Carl-Zeiss-Ring 11
D-8045 Ismaning
bei Munchen
Tel: (89)960-9440
Telex: 8974464
FAX: (89)960-9442

## Italy

Fujitsu Microelectronics Italia S.R.L.
Centro Direzionale Milanofiori
Strada 4 - Palazzo A/2
1-20094 Milano
Tel: (39)(2)824-6170/176
Telex: 318546
FAX: (39)(2)824-6189

## Netherlands

Fujitsu Benelux Europalaan 6/B 5623 LJ Eindhoven
Tel: (31)44-7440
Telex: 59265
FAX: (31)44-4158

## Sweden

Fujitsu Microelectronics Ltd.
Torggatan 8
17154 Solna
Tel: (8)764-6365
Telex: 13411
FAX: (8)28-0345

United Kingdom
Fujitsu Microelectronics Ltd.
Hargrave House
Belmont Road
Maidenhead
Berkshire SL6 6NE
Tel: (0628)76100
Telex: 848955
FAX: (0628)781484


## FMG Distributors - Europe

## Austria

Eljapex Handelsges. MBH
Eitnergasse 6
1232 Wien
Tel: (222)861531
Telex: 112344
FAX: (222)863211200
MHVIEBV Elektronik
Diefenbachgasse $35 / 6$
1150 Wien
Tel: (222)838519
Telex: 134946
FAX: (222) 838530

## Beigium

Eriat SA
83, Rue des Fraisiers
4410 Herstal Vottem
Tel: (41)271993
Telex: 41782
FAX: (41)278085
MHV/EBV Elektronik
Excelsiorlaan 35
Avenue Excelsion 35
1930 Zaventem
Tel: (2) 7209936
Telex: 62590
FAX: (2)7208152

## Denmark

Nordisk Elektronik AS
Transformervej 17
2730 Herlev
Tel: (2)842000
Telex: 35200
FAX: (2)921552

## Finland

Gadelius OY
Kaupintie 18
00440 Helsinki
Tel: (90)5626644
Telex: 121274
FAX: (90)5626196

Aspecs OY
Myyrmaentie 2 A
01600 Vantaa
Helsinki
Tel: (90)5668686
France

## DPA

12, Avenue des Pres
78180 Montigny le Bretonneux
Tel: (1)30575040
Telex: 689423
FAX: (1)30571863
Microram
6, Rue le Corbusier
Silic 424
94583 Rungis Cedex
Tel: (1)46868170
Telex: 2265909
FAX: (1)45605549

## Germany

Eljapex GmbH
Felsenauerstr. 18 7890 Waldshut-Tiengen
Tel: (07751)2035
Telex: (07751)6603
Micro Halbleiter GmbH
Jagenweg 10
8012 Ottobrunn
Tel: (089)6096068
Telex: 5213807
FAX: (089)6093758

## Italy

Unidis Group Bologna
Malpassi SRL
Via Baravelli, 1 40012 Calderara di Reno
Tel: (051)727252
Telex: 583118
FAX: (051)727515

Unidis Group Torino
PCM SnC
Via Piave 54/B
10099 Rivoli
Tel: (011)9532256
FAX: (011)9534238

## Netherlands

MHV/EBV Elektronik
Planetenbaan 2
3606 AK-Maarssenbroek
Tel: ( 3465 )62353
Telex: 76089
FAX: (3465)64277
$P \& T$ Electronics B.V.
Esse Baan 77
P.O. Box 329

2908 LJ Capelle A/D Ijssel
Tel: 104501444
Telex: 26096
FAX: 104507092

## Norway

Odin Electronics AS
Postboks 72
Edv. Griegsvei 2
1472 Fjellhamar
Tel: (02)703730
Telex: 19732
FAX: (02)700310

## Republic of Ireland

Allied Semiconductors International Ltd.
Unit 1
Distribution Park
Shannon Industrial Estate
Shannon
Co. Clare
Tel: (61)61777
Telex: 70358
FAX: (61)363141

FMG Distributors - Europe (Continued)

| Spain | Sweden | United Kingdom |
| :---: | :---: | :---: |
| Comelta S.A. | Martinsson Elektronik AB | Hawke Components |
| Pedro IV-84, 5 PI | Box 9060 | Amotex House |
| 08005 Barcelona | Instrumentvagen 16 | 45 Hanworth Road |
| Tel: (93)3007712 | 12609 Hagersten | Sunbury on Thames |
| Telex:51934 | Tel: (8)7440300 | Middiesex |
| FAX: (93)3005156 | Telex: 13077 | TW16 5DA |
| Comelta S.A. | FAX: (8)7443403 | Tel: (0197)97799 |
|  |  | Telex: 923592 |
| Emave 1-1-2 | Switzerland | FAX: (9327)87333 |
| 28037 Madrid | Eljapex AG | Pronto Electronic Systems Ltd. |
| Tel: (1)7543001 | Hardstrasse 72 | City Gate House |
| Telex: 42007 | 5430 Wettingen | 399/425 Eastern Avenue |
| FAX: (1)7542151 | Tel: (56)275777 | Gants Hills |
|  | Telex: 826300 | 117 ord |
|  | FAX: (56)261486 | Essex IG2 6LR Tel: (15)546222 |
|  |  | Telex: 8954213 |
|  |  | FAX: (15)183222 |

# Fujitsu Microelectronics Asia PTE Limited (FMA) Sales Offices for Asia and Australia 

Taiwan
Fujitsu Microelectronics Asia PTE Ltd. 1906 No. 333 Keelung Road Sec. 1 Taipei, Taiwan 10548 Republic of China Tel: (02) 757-6548
Telex: 17312 FMPTPI
FAX: (02) 757-6571

## Singapore

Fujitsu Electronics PTE Ltd. 7500A Beach Road 05-301/2, The Plaza
Singapore 0719
Tel: (65) 296-1818
Telex: RS55573 FESPL
FAX: (65) 298-1571


## FMA Representatives - Asia and Australia

## Australia

Pacific Microelectronics Unit A20, 4 Central Ave. Thornleigh. NSW 2120
Australia
Tel: (2)481-0065
Telex: 24844460

## Korea

KML Corporation 3RD/F, Bangbae Station Bldg. 981-15 Bangbae 3-Dong Shucho-gu, Seoul C.P.O. Box 7981

Korea
Tel: (2)588-2011/6
Telex: K25981 KMLCORP
FAX: (2)588-2017

## FMA Distributors - Asia

## Hong Kong

Famint Ltd.
Room 1502, No. 111 Leighton Road
Causeway Bay, Hong Kong
Tel: 5-760130 / 5-760146
FAX: 5-765619
Tektron Electronics Ltd.
1702, Bank Centre, 636 Nathan Road
Kowloon, Hong Kong
Tel: 3-880629
Telex: 38513 TEKHL
FAX: 123-40746 / 3-7234029

Singapore
Cony Electronics PTE Ltd.
10 Jalan Besar 03-25
Sim Lim Tower
Singapore 0820
Tel: 2962111
Telex: CONY RS34808
FAX: 2960339

Famint Electronics Ltd. 7500A Beach Road, 01/302
The Plaza
Singapore 0719
Tel: 2984566
Telex: RS37295 FAMINT
FAX: 2972597

Taiwan
Advance Microelectronics Co., Ltd. 5/F., No. 52 Tien Tsin Street
Taipei, Taiwan
Republic of China
Tel: (02) 5613361
Telex: 12284 ADVMICRO
FAX: (02) 5635958

Fametech Inc.
2/F, No. 298, Sec. 5
Nanking E. Road
Taipei, Taiwan,
Republic of China
Tel: (02) 7670101
Telex: 27271 COMMOTEK
FAX: (02) 7617743
Famint Co., Ltd.
Room 9-3, 9/F. No. 106 Sec. 2
Chang An East Road
Taipei, Taiwan
Republic of China
Tel: (02) 5051963
FAX: (02) 5080385

## Section 9

Design Information - At a Glance
Page Title
9-3 Appendix. Application Note: Various Features of Fujitsu's DRAMs

## Appendix

Application Note

# Various Features <br> of Fujitsu DRAMs 

Applications Engineering Department<br>Fujitsu Microelectronics, Inc.<br>Integrated Circuits Division<br>Copyright© 1989 by Fujitsu Microelectronics, Inc.


#### Abstract

DRAMs are not only becoming denser, but also increasingly varied in scope. This note comprehensively describes the assorted features and various refresh modes available in Fujitsu DRAMs. Also discussed are standard memory board design tips and a 32-bit microprocessor application.


## Copyright© 1990 Fujitsu Microelectronics, Inc., San Jose, California

## All Rights Reserved.

Circuit diagrams using Fujitsu products are included to illustrate typical semiconductor applications. Information sufficient for construction purposes may not be shown.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu Microelectronics, Inc. assumes no responsibility for inaccuracies.

The information conveyed in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu Limited, its subsidiaries, or Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. reserves the right to change products or specifications without notice.
No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu Microelectronics, Inc.

This document is published by the Publications Department, Fujitsu Microelectronics, Inc., 3545 North First Street, San Jose, California, U.S.A. 95134-1804; U.S.A.

Printed in the U.S.A.
Edition 1.1
9-6

## Contents

Chapter Page
Introduction ..... 9-9
DRAM Features ..... 9-9
Fast Page Mode ..... 9-9
Nibble Mode ..... 9-9
Static Column Mode ..... 9-11
Comparison of DRAMs ..... 9-13
Internal DRAM Operation ..... 9-13
Multiplexed Addressing ..... 9-13
Word Line versus Bit Line ..... 9-13
Sense Amplifiers ..... 9-14
Memory Board Design Rules of Thumb ..... 9-14
Decoupling and Isolation Capacitors ..... 9-14
Power Up Recommendations ..... 9-14
Undershoot and Ringing ..... 9-15
The Difference Between Soft and Hard Errors ..... 9-15
Soft Error Causes ..... 9-15
Hard Error Causes ..... 9-16
Latchup ..... 9-16
Electrostatic Discharge ..... 9-16
Dual-Port DRAMs ..... 9-17
Bit Masking ..... 9-17
DRAM Refresh Methods ..... 9-18
RAS-Only Refresh ..... 9-18
CAS Before RAS Refresh ..... 9-19
Hidden CAS Before RAS On-Chip Refresh ..... 9-20
DRAM Implementation in an MBL80286 Environment ..... 9-21
DRAM Modules ..... 9-24
Summary ..... 9-24
References ..... 9-25

## Illustrations

Figures ..... Page

1. Fast Page Mode Read Cycle ..... 9-10
2. Typical Static Column Mode Read Cycle ..... 9-12
3. One Transistor (and One Capacitor) RAM Cell ..... 9-13
4. 1-megabit CMOS DRAM Input Protection Circuit ..... 9-17
5. Bit Masking ..... 9-18
6. Typical RAS-Only Refresh Cycle ..... 9-19
7. CAS Before RAS Refresh Cycle ..... 9-20
8. Typical Hidden CAS before RAS Refresh Cycle ..... 9-21
9. Schematic of 1 Megabit $\times 32$ DRAM With Zero Wait States ..... 9-22
10. RAS Timing of Interleaving Memory ..... 9-23
Tables ..... Page
11. Address Generation Using Nibble Mode ..... 9-10
12. Comparison of DRAMs ..... 9-13
13. Failures Per Billion Device Hours ..... 9-16
14. Relationship Between BHE, A0, and Size of Operation ..... 9-23
15. MBL80286 Bus Cycle Status Definition ..... 9-24

## Introduction

DRAMs are almost as old as the first microprocessor-based computers, yet new features are continually being introduced to DRAM technology. This publication consolidates and explains many of the various features found on present day DRAMs. Although all these features are not found on a single DRAM, they are available in Fujitsu's extensive DRAM family.

## DRAM Features

## Fast Page Mode

Fast page mode (also known as ripple mode) is a unique mode designed to decrease power consumption and access times between memory read or write cycles. Quick access to different columns in the same row is accomplished by keeping the Row Address Strobe (RAS) low throughout the operation. Then a new column address is applied and the Column Address Strobe (CAS) is brought low and valid data is either read from or written to the memory cell depending upon the value of the Write Enable (WE). CAS is then brought high and a new address is applied. CAS is again brought low to latch the address. A timing diagram for the CMOS 1-megabit DRAM (MB81C1000) is shown in Figure 1.

## Nibble Mode

Nibble mode allows high-speed reading and writing of data. An example of 1-megabit DRAM address generation using nibble mode is shown in Table 1 where the starting address is 0 . The procedure represented by this table is to access a memory cell, either in the normal read or write manner, then to toggle CAS which enables an internal address generator that automatically sets row address (RA)9 to high (1) yet leaves all other bits unchanged. By toggling CAS once more the internal address generator causes RA9 to go to low (0) and column address (CA)9 to go to high (1). Another toggle of CAS causes RA9 to go to high (1) and CA9 to remain high (1). One last toggle of CAS causes RA9 and CA9 to return to their original state and the entire process repeats.

There are two advantages to using this method of internal address generation. The first advantage is that read/write cycle times are reduced to 50 ns (for Fujitsu's MB81C1001-80, a 1,048,576 $\times 1$ bit Nibble Mode DRAM), which is faster than comparable DRAM cycle times by at least a factor of three. The second advantage is that the system chip count is reduced since there is no longer a need for external glue logic. One practical implementation of nibble mode is accomplished by grounding A9, thereby making RA9 and CA9 the least significant bits (LSBs) in an address. Once A9 is grounded, sequential memory accesses can be made simply by toggling CAS.


Figure 1. Fast Page Mode Read Cycle

Table 1. Address Generation Using Nibble Mode

| Sequence | $\begin{gathered} \mathrm{BH} \\ \text { Accossed } \end{gathered}$ | RA9 | RAB | RA7 | RA6 | RA5 | RA4 | RA3 | RA2 | RA1 | RAO | CA9 | CAB | CA7 | CA6 | CA5 | CA4 | CA3 | CA2 | CA1 | CAO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Normal <br> CAS | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CAS | 2 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CAS | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CAS | 4 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Normal CAS | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

November 1989

Fuitsu Microelectronics, Inc. | Various Features |
| :---: |
| of Fujitsu DRAMs |

## Static Column Mode

A Static Column DRAM (SCRAM) offers a significant speed advantage. Sequential accesses are made in nearly 50 percent of the time it takes to make random accesses. A typical read/write cycle can be done in 55 ns (Fujtsu's MB81C1002-10, a 1,048,576 x 1 bit Static Column DRAM). This is the closest a DRAM comes to being operated as a less complex, fast SRAM. The procedure followed by a SCRAM is to apply a row address, latch it by dropping the RAS then apply a column address and latch it by dropping the CAS. To access more column addresses there is no need to strobe a column address anymore. Instead, the new column address is applied at any time and new data becomes available after a short delay time (tAA). To access any random column, apply the column address and the data appears after a short delay time. A comparison of static column mode versus fast page mode reveals that random column addresses for fast page mode are latched by dropping the CAS, while column addresses for the static column mode are randomly applied while the CAS is low. See Figure 2 for a timing diagram.


Figure 2. Typical Static Mode Read Cycle

## Comparison of DRAMs

Table 2 lists the specifications of the various DRAM features.
Table 2. Comparison of DRAMs

| Type of DRAM | $\begin{gathered} \text { Mode } \\ \text { Access Time (ns) } \end{gathered}$ | Cycle Tlme (ns) | Type of Access | Total Accessible Bits |
| :---: | :---: | :---: | :---: | :---: |
| Fast page mode (-80) | $\mathrm{t}_{\mathrm{cac}}=25 \mathrm{~ns}$ | $t_{p c}=55 \mathrm{~ns}$ | Random columns | 1024 |
| Nibble mode (-80) | $\mathrm{t}_{\text {cac }}=25 \mathrm{~ns}$ | $t_{\text {nc }}=50 \mathrm{~ns}$ | Sequential columns | 4 |
| Static column mode ( -80 ) | $\mathrm{t}_{\mathrm{AA}}=50 \mathrm{~ns}$ | $\mathrm{t}_{\mathrm{sc}}=55 \mathrm{~ns}$ | Random columns | 1024 |

## Internal DRAM Operation

To the average user, DRAMs are thought of as a simple storage device. However, DRAMs consist not only of storage capacitors but also internal decoders, sense amplifiers, buffers and address transition detectors (ATD). The following paragraphs will discuss DRAM inner circuitry in more detail.

## Multiplexed Addressing

Present day DRAMs have exactly half the number of actual address pins needed to address all the words in the DRAM. Clever use of multiplexed address pins makes it possible to address 1 megabit of words with only 10 actual addresses in the pin assignment. This is accomplished by latching RA0 through RA9 (the row address) on the fall of the RAS and then applying new addresses to CA0 through CA9 (the column address) and latching them on the fall of the CAS, thereby accessing 1 megabit of words by applying only 10 address lines at one time. This approach allows for more compact packages.

## Word Line versus Bit Line

Even though a 1-megabit DRAM is physically arranged as 1024 rows and 1024 columns, for refresh purposes the operation is that of 512 rows and 2048 columns. This effectively halves the number of refresh cycles needed from 1024 to 512 thereby decreasing the amount of time the system wastes in refreshing.

A schematic of a single cell is given in Figure 3. Access to each cell in the DRAM is accomplished by connecting to one of 512 row lines (referred to as word lines), and to one of 2048 column lines (referred to as bit lines). The input row address is applied to a row decoder which selects one of the 512 rows. The input column address is applied to a column decoder which selects one of the 2048 columns. By this method one of the $1,048,576$ storage cells is singled out.


Figure 3. One Transistor (and One Capacitor) RAM Cell

## Sense Amplifiers

Sense amplifiers are necessary to correctly read the stored value in each cell storage capacitor. Since each cell capacitance has a value in the femtofarad ( $10^{-15}$ farads) range, while the interconnecting lines have capacitance values in the picofarad ( $10^{-12}$ farads) range, it is not difficult to understand why the stored voltage can be corrupted by noise during transfer to the output buffers. This obstacle is overcome by comparing the stored or unstored charge to a known charge in a "dummy cell." Once the comparison is completed the output is amplified by the sense amplifiers resulting in better noise immunity.

## Memory Board Design Rules of Thumb

## Decoupling and Isolation Capacitors

An inherent system-level problem in DRAM designs is transient noise resulting from switching internal currents during refresh cycles. During refresh, DRAMs can require peak currents in the $50-$ to $100-\mathrm{mA}$ range. Most of the instantaneous current demand is supplied by the decoupling capacitor. In addition to supplying instantaneous current, the capacitor must also meet the following requirements:

- Low inductance and low effective series resistance to minimize the voltage drop across the device. (These parameters are a function of the capacitor type.)
- A capacity to absorb the voltage bumps that occur due to fast edge rates during DRAM access.

Ceramic capacitors have been found to best meet the above requirements. Using a $0.22 \mu \mathrm{~F}$ decoupling capacitor for each DRAM in a 1-megabit application yields the following acceptable voltage undershoot for a 250 ns cycle:

$$
V \text { under }=(I * t) / C=(100 m A * 250 n s) / 0.22 \mu F=114 m V
$$

Another necessary capacitor needed on a DRAM memory board is the isolation capacitor for the incoming main power bus. Since wiring from the power supply to the memory card can have significant resistance and inductance, which results in power supply ripple and noise, it is recommended that a 50 - to $100-\mathrm{mF}$ electrolytic capacitor be inserted.

## Power Up Recommendations

DRAMs have historically needed multiple input voltages for substrate bias generation. Currently, all that is needed is 5 V because the substrate bias generator is internal to the chip. The bias generator takes approximately 200 ms to stabilize the substrate voltage hence it is recommended that the CAS and RAS be on high during this time period. There are two reasons for keeping the RAS and CAS high in a dense memory board. The first is that if the RAS and CAS were both low, the DRAMs would draw much larger currents, which could result in a system failure. The second reason is that all the DRAM output levels during power up are unknown, so if the RAS and CAS were low, there could be data contention in the case of wired AND outputs. However, if the RAS and CAS were high then the outputs would not conflict since they are guaranteed to be in the high-impedance state.

Once power up has been established, it is necessary to perform eight dummy cycles to stabilize the internal circuitry. The type of cycle (read, write, CAS-before-RAS, hidden refresh) required depends on
whether the internal refresh counter will be implemented or not. (Check the data sheet of the specific device.)

## Undershoot and Ringing

Undershoot and ringing occur only when line voltages go from high to low or from low to high respectively and not during static state operation. Undershoot and ringing are caused by noise, inherent transistor switching characteristics, and mismatched impedances between the driver output, the signal line, and the load.

Undershoot and ringing due to mismatched impedances can be effectively eliminated by understanding their cause and implementing good design techniques. In present high-frequency applications, line impedance is a function of line capacitance and line inductance is as given by the following equation:

$$
Z=(L C)^{1 / 2}
$$

There is approximately 10 nH of inductance per inch in a 13-mil wide trace. Similarly, there is approximately 4 pF of capacitance per inch in a $13-\mathrm{mil}$ wide trace. So it is easy to see how the impedance of traces can be 50 ohms.

From physics we know that if an initial voltage ( $V o$ ) meets a mismatch between the line impedance ( Zo ) and the load impedance ( Zl ), Vo will break into two separate components: transmitted voltage $(V t)$ and reflected voltage ( $V r$ ). The reflected voltage equation is as follows:

$$
V r=[V o(\mathrm{Zl}-\mathrm{Zo})] /(\mathrm{Zl}+\mathrm{Zo})
$$

When load impedance is equal to line impedance there is no reflected voltage wave. When there is mismatch between load and line impedance, the reflected wave causes oscillations in Vo resulting in ringing and undershoot.

The best way to prevent ringing and undershoot is to put a 20 - to 30 -ohm series damping resistor in all trace circuits to the DRAM. This generally decreases load and line impedance mismatch enough to significantly decrease undershoot and ringing.

## The Difference Between Soft and Hard Errors

A soft error is a bit error that disappears when a system is rebooted. A hard error causes permanent damage to a particular cell, or group of cells, in a memory device. Consequently, random soft errors are much more difficult to trace and fix, whereas hard errors are only remedied by replacing the entire chip.

## Soft Error Causes

There are two major causes of soft errors. The first cause is alpha particles emitted by radioactive impurities in memory component packages. The stray alpha particles cause ionization along their paths, thus changing the charge stored in the memory cell. The second cause of soft errors is internal noise in the die. Internal noise problems can only be eliminated by prudent and proven transistor design techniques such as those used by Fujitsu's Design Engineering Group in Kawasaki, Japan. Fujitsu has taken extensive steps to decrease soft errors due to alpha particles by implementing the following design techniques:

- Using metal bit lines which physically reduce the size of alpha particle-sensitive portions on the die.
- Applying a thin layer of polyamide (which is known to absorb alpha particles) to the die. For example, a 3.5 -mil thick polyamide coating can stop most alpha particles from entering and corrupting cells.

Fujitsu has also designed and manufactured a full line of CMOS DRAMs since CMOS has better noise immunity and it is also inherently less prone to soft errors than NMOS.
The number of failures that can be expected due to soft and hard errors is minute. Table 3 displays the number of expected soft errors per device for a time period of one billion device hours. The industry nomenclature for device failures is failures in time (FITs).

Table 3. Failures Per Billion Device Hours

| Fujitsu Device | Soft Errors |
| :---: | :---: |
| 256 k DRAM | $<500$ FITs |
| 1 Mbit DRAM | $<1000$ FITs |
| 4 Mbit DRAM | $<1000$ (target) FITs |

## Hard Error Causes

## Latchup

One of the disadvantages of CMOS is the inherent problem of latchup. Latchup occurs from parasitic bipolar actions and results in excessive current-sinking logic which destroys the device. Fujitsu reduces the possibility of latchup by using the following preventative measures:

- Incorporating substrate bias generators on the die so that uniform substrate potential of the transistors is maintained. This prevents the parasitic diodes from forward biasing (which would permit excess current to flow) when undershoot occurs.
- Clamping diodes on the inputs which prevents excessive undershoot voltages from occurring.


## Electrostatic Discharge

Since MOS has high input impedance and low breakdown voltage, another inherent CMOS disadvantage is device sensitivity to electrostatic discharge (ESD). Fujitsu offers ESD protection in the thousands of volts range, in addition to undershoot and overshoot protection. The input protection circuitry for 1-megabit DRAMs is shown in Figure 4. Grounding any people or machinery that touch the device will nearly eliminate ESD failures.


Figure 4. 1-megabit CMOS DRAM Input Protection Circuit

## Dual-Port DRAMs

Since memory is inherently parallel and video data is inherently serial, graphics systems have always needed parallel-to-serial shift registers. The extra logic needed to perform graphics tasks increased delay times, used board space, and was not very efficient in high-end graphics applications. These drawbacks have completely vanished with the introduction of Dual-Port DRAMs.

Dual-Port DRAMs are designed to bridge the parallel-to-serial gap by having separate parallel and serial ports. This feature permits image memory to be updated while previous data is being shifted out to the display. The transfer of parallel data to serial data is accomplished by an on-board parallel-to-serial shift register. Conversely, because the serial port has its own clock, it is possible to load the serial port, then shift the data to the parallel access RAM. This type of data manipulation reduces the problem of bus contention especially apparent in display applications. In fact, the Dual-Port DRAM is almost exclusively used for video applications; it is also called a Video RAM.

## Bit Masking

Bit masking is used to inhibit (mask) writing to certain bits of nibbles. It is found only in Dual-Port DRAMs where it is most useful in quickly manipulating and operating on individual pixel data. The advantage of bit masking is that instead of doing a read-compare-modify-write cycle, only a masked write is necessary. The pins used in masking are RAS, CAS, WE mask enable (ME), masked data (MD) $<0 \ldots 3>/$ data out ( DQ ) $<0 . . .3>$, and output enable ( OE ). Figure 5 shows the timing for bit masking.


Figure 5. Bit Masking
Notes: ${ }^{1}$ At the fall of RAS (and if $\overline{O E}=H$ and $M E=H$ ), all MD inputs that are high will be prepared to receive new data. MD inputs that are low at the fall of RAS will not be prepared to be rewritten.
${ }^{2}$ At the fall of ME the new data present on all MD pins that were high at the fall of RAS will be written to the appropriate bit of the memory.

## DRAM Refresh Methods

DRAMs are basically made up of decoders, latches and capacitors. Capacitors store charges applied to them. Due to leakage, capacitors also dissipate that charge. Consequently, in order to retain their data, all DRAMs need to be periodically refreshed with a pulse to each cell. Methods of refreshing vary from device to device. Some of these methods are discussed in the following paragraphs.

## RAS-Only Refresh

RAS-only refresh causes the output buffer to remain in a high-impedance state until certain RAS and CAS timing parameters are met. This type of refresh cycle is ideal for wired-OR outputs. External glue logic
generates row addresses and timing parameters so that all rows are refreshed within the allotted refresh cycle time. Also, whenever a row is accessed for a read or write operation it is refreshed. A two-step process is required to refresh all the cells.

1. Initially the RAS and CAS are high. Then a row address is applied and the RAS is brought low, thereby refreshing all cells in that row.
2. After the RAS is brought high, a new row address is applied and the procedure repeats.

A timing diagram is shown in Figure 6.


Figure 6. Typlcal RAS-Only Refresh Cycle

## CAS Before RAS Refresh

CAS before RAS refresh eliminates the need for external logic to generate refresh addresses. When using the CAS before RAS refresh, a one-time start-up procedure must be undertaken enabling this feature and ensuring proper device operation. This procedure initializes the internal address generator.
One requirement of the procedure is that when power is applied, the CAS and RAS should be high. After power stabilization, the CAS should go low before the RAS goes low. This cycle has certain setup and hold time constraints, depending on the particular chip being used, but generally speaking at least eight CAS before RAS cycles must occur to initialize the internal counter.

Once this procedure is completed the normal CAS before RAS refresh operation is as follows:

1. The CAS is brought low then the RAS is brought low.
2. The refresh address is supplied by an internal address generator.

A timing diagram is shown in Figure 7.


FIgure 7. CAS Before RAS Refresh Cycle

## Hidden CAS Before RAS On-Chip Refresh

Hidden CAS before RAS on-chip refresh is similar to a CAS before RAS refresh except that data remains valid on the data pins as long as the CAS is low. Because the internal address counter is used in this cycle, at least eight dummy CAS-before-RAS refresh cycles should occur immediately after power-up. For this type of refresh, keep the CAS low at the end of a normal read or read-write cycle, and then bring the RAS high, then back to low. Since data remains valid on the output until the CAS goes high, this cycle is an extended read or write cycle in the foreground and a "hidden" refresh cycle in the background. A timing diagram is shown in Figure 8.


Figure 8. Typical Hidden CAS before RAS Refresh Cycle

## DRAM Implementation in an MBL80286 Environment

Figure 9 shows a typical implementation of an MBL80286 microprocessor, an MB1430A DRAM controller, an MBL82288 bus controller and several 1-megabit DRAMs. The memory is organized in two banks; one bank contains the data of odd addresses and the other bank contains the data of even addresses. This type of configuration is known as interleaving memory. The main advantage to such an organization is that while one bank of memory is in tRP (RAS precharge time) the second bank is accessed by the bus. Then, while the second bank is in tRP the first bank is accessed by the bus. This decreases the perceived DRAM cycle time. Interleaving memory is an optimum configuration as long as the same bank of memory cells doesn't need to be accessed sequentially.


Figure 10 shows the RAS0 and RAS1 timing that allows interleaving. If the same bank is accessed sequentially then the microprocessor must generate wait states and endure the tRP. The odd or even bank is selected depending on the value of bus high enable (BHE) and A0. The size of the operation taking place (word or byte) can also be determined by polling BHE and A0. This relationship is shown in Table 4.


Figure 10. RAS Timing of Interleaving Memory

Table 4. Relationship Between BHE, AO, and Size of Operation

| $\overline{B H E}$ | AO | Operation |
| :--- | :--- | :--- |
| 0 | 0 | Word Transfer |
| 0 | 1 | Byte Transfer on Upper Half of Data Bus (D15-D8) |
| 1 | 0 | Byte Transfer on Lower Half of Data Bus (D7-D0) |
| 1 | 1 | Reserved |

The purpose of the octal latches in the Figure 9 schematic (MBL8282) is two-fold: first to demultiplex the address lines and secondly to increase the total drive capability to 32 mA . Once the address lines have been demultiplexed they become inputs to a DRAM controller. The DRAM controller generates the necessary RAS and CAS timing on the RASO, CASO, RAS1, and CAS1 lines. The MB1430A DRAM controller can accommodate various microprocessors including the Motorola 68000. In addition, the MB1430A can drive up to 44 DRAMs without the use of drivers.

The purpose of the bus transceivers in the Figure 9 schematic is two-fold: first to demultiplex the data lines from the multiplexed address-data lines, and secondly to allow microprocessor read-writes. In the case of a write operation, once the data has been demultiplexed it is put through a bidirectional bus driver which allows data to be read and increases the drive capability. The direction of data flow is determined by the data transmit/receive ( $\mathrm{DT} / \overline{\mathrm{R}}$ ) pin. The bus controller in the Figure 9 schematic orchestrates the entire system under the control of the microprocessor, MBL80286. The signals output by the microprocessor determine the operation taking place (see Table 5).

Table 5. MBL80286 Bus Cycle Status Definition

| COD/INTA | M/IO | $\mathbf{S 1}$ | $\mathbf{S O}$ | Bus Cycle Initiated |
| :--- | :--- | :--- | :--- | :--- |
| 0 (low) | 0 | 0 | 0 | Interrupt Acknowledge |
| 0 | 0 | 0 | 1 | Reserved |
| 0 | 0 | 1 | 0 | Reserved |
| 0 | 0 | 1 | 1 | None: Not a Status Cycle |
| 0 | 1 | 0 | 0 | If A1 $=1$ Then Halt; Else Shutdown |
| 0 | 1 | 0 | 1 | Memory Data Read |
| 0 | 1 | 1 | 0 | Memory Data Write |
| 0 | 1 | 1 | 1 | None: Not a Status Cycle |
| 1 (high) | 0 | 0 | 0 | Reserved |
| 1 | 0 | 0 | 1 | I/O Read |
| 1 | 0 | 1 | 0 | I/O Write |
| 1 | 0 | 1 | 1 | None: Not a Status Cycle |
| 1 | 1 | 0 | 0 | Reserved |
| 1 | 1 | 0 | 1 | Memory Instruction Read |
| 1 | 1 | 1 | 0 | Reserved |
| 1 | 1 | 1 | 1 | None: Not a Status Cycle |

## DRAM Modules

DRAM modules are dense memory packages that are a fraction of the size of the same memory structure in a board design. Some of the common module sizes are $1 \mathrm{M} \times 9,256 \mathrm{k} \times 9$, and $16 \mathrm{k} \times 32$.

## Summary

Fujitsu DRAMs offer a selection of features that include: fast page mode, nibble mode, and static column mode. Fujitsu also manufactures dual-port DRAMs and DRAM modules.

## References

Fujitsu Microelectronics, Inc. 8/16-Bit Microprocessors Microcomputers Peripherals, 1987 Data Book. Tokyo, Japan: Fujitsu Limited; San Jose, CA: Fujitsu Microelectronics, Inc., 1986.
__. Memories, 1986-87 Data Book. Tokyo, Japan: Fujitsu Limited; San Jose, CA: Fujitsu Microelectronics, Inc., 1986.

Iqbal, Mohammad S. Effects of Soft Errors on Bipolar and MOS Memories. Application Note. San Jose, CA: Fujitsu Microelectronics, Inc., 1989.

Sedra, Adel S. and Kenneth C. Smith. Microelectronic Circuits. New York: CBS College Publishing, 1982.
Stone, Harold S. Microcomputer Interfacing. Reading, Massachusetts: Addison-Wesley Publishing Company, 1982.

Dynamic RAM Data Book

## Notes

Notes

Dynamic RAM Data Book

## Notes

NMOS DRAMs

## CMOS DRAM Modules

6
Quality and Reliability
7
Ordering Information
8
Sales Information
9
Appendix - Design Information

## FUJITSU LIMITED

Marunouchi Headquarters
6-1, Marunouchi 1-chome
Chiyoda-ku, Tokyo 100, Japan
Tel: (03) 216-3211
Telex: 781-22833
FAX: (03) 213-7174
For further information, please contact:

## Japan

FUJITSU LIMITED
Integrated Circuits and Semiconductor Marketing
Furukawa Sogo Bldg.
6-1. Marunouchi 2-chome
Chiyoda-ku, Tokyo 100, Japan
Tel: (03) 216-3211
Telex: 781-2224361
FAX: (03) 211-3987

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Lyoner Strasse 44-48
Arabella Centre 9. OG
D-6000 Frankfurt 71
Federal Republic of Germany
Tel: (49) (069) 66320
Telex: 441-963
FAX: (069) 663-2122

## Asia

FUJITSU MICROELECTRONICS ASIA PTE. LTD.
06-04/06-07 Plaza By the Park
No. 51 Bras Basah Road
Singapore
Tel: (65) 336-1600
Telex: 55573
FAX: (65) 336-1609

## North and South America

FUJITSU MICROELECTRONICS, INC.
Integrated Circuits Division
3545 North First Street
San Jose, CA 95134-1804 USA
Tel: (408) 922-9000
Telex: 910-338-0190
FAX: (408) 432-9044


[^0]:    Fujitsu Limited
    Tokyo, Japan
    Fujitsu Microelectronics, Inc.
    San Jose, California, U.S.A.
    Fujitsu Mikroelectronik GmbH
    Frankfurt, F.R. Germany
    Fujitsu Microelectronics Asia PTE Limited
    Singapore

[^1]:    This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

[^2]:    *; Invalid Data

[^3]:    *1; This is an example of static mode mixed cycle.
    ${ }^{*}$ 2; If $t_{\text {LWAD }}$ is satisfied its $\min / \max$ value, $\mathrm{t}_{\mathrm{ALW}}=\mathrm{t}_{\mathrm{SC}}(\min )+\mathrm{t}_{\mathrm{AA}}(\max )$

[^4]:    X: Don't Care $H$ : High level L: Low level

[^5]:    This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

[^6]:    Copyright© 1989 by FUJITSU LIMITED

[^7]:    This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

[^8]:    Copyright© 1989 by FUJITSU LIMITED

[^9]:    Copyright © 1989 by FUUITSU LIMITED

[^10]:    * : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

[^11]:    DESCRIPTION
    The fast page mode write cycle is executed in the same manner as the fast page mode read cycle except the states of WE and $\overline{\mathrm{OE}}$ are reversed.
    Data appearing on the DQ pins is latched on the falling edge of $\overline{\mathrm{CAS}}$ and written into memory. During the fast page mode write cycle, including
    the delayed ( $\overline{O E}$ ) write and read-modify-write cycles, ${ }^{t} \mathrm{CWL}$ must be satisfied.

[^12]:    (C) 1988 FUJITSU LIMITED D20011S-1C

[^13]:    © 1988 FUIITSU LIMITED 220002S-4C

[^14]:    Copyright© 1989 by FUJITSU LIMITED

[^15]:    Note: Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

[^16]:    In the $\overline{O E}$ (delayed write) cycle, ${ }^{t}$ WCS is not satisfied; thus, the data on the DQ pins is latched with the falling edge of $\overline{W E}$ and written into

[^17]:    DESCRIPTION
    " H " or " L "

    The read-modify-write cycle is executed by changing $\overline{W E}$ from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, $\overline{O E}$ must be changed from Low to High after the memory access time.

[^18]:    (C) 1988 FUJITSU LIMITED D20011S-IC

[^19]:    COpyright© 1989 by FUJITSU LIMITED

[^20]:    * : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

[^21]:    This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

[^22]:    *; In the case that the previous transfer is write transfer.
    ${ }^{* *}$; If SE is low and the previous cycle is serial write cycle, this should be valid data input.
    ${ }^{* * *}$; These parameters are different from that of MB 81461.

[^23]:    This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

[^24]:    Maximum Ratings are exceeded. Functional operation should be
    restricted to the conditions as detailed in the operational sections of
    Maximum Ratings are exceeded. Functional operation should be
    restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

[^25]:    This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance
    circuit.

[^26]:    MB Identifies an IC designed and manufactured by Fujitsu that uses a Fujitsu-designated device number. MBM Identifies an IC designed and manufactured by Fujitsu that uses a device number designated by the industry to be the industry standard number.
    Note: Please contact your nearest Fujitsu sales office, representative, or distributor for exact part number/order information.

