Dynamic RAM Products

ALL REALES

TT

1990 DATA BOOK

Dynamic RAM Products

Data Book

1990 FUິ່ງເກັsu





FUJITSU

Dynamic RAM Products

1990 Data Book

Fujitsu Limited Tokyo, Japan

Fujitsu Microelectronics, Inc. San Jose, California, U.S.A.

Fujitsu Mikroelectronik GmbH Frankfurt, F.R. Germany

Fujitsu Microelectronics Asia PTE Limited Singapore

Copyright© 1990 Fujitsu Microelectronics, Inc., San Jose, California

All Rights Reserved.

Circuit diagrams using Fujitsu products are included to illustrate typical semiconductor applications. Information sufficient for construction purposes may not be shown.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu Microelectronics, Inc. assumes no responsibility for inaccuracies.

The information conveyed in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu Limited, its subsidiaries, or Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu Microelectronics, Inc.

This document is published by the Publications Department, Fujitsu Microelectronics, Inc., 3545 North First Street, San Jose, California, U.S.A. 95134–1804; U.S.A.

Printed in the U.S.A.

Edition 1.0

Contents and Alphanumeric Product List

DRAM PRODUCTS

Introduction — DRAM Products	
Section 1 – NMOS DRAMs – At a	Glance
MB81256-10/-12/-15 MB81257-10/-12/-15 MB81464-10/-12/-15	262144 x 1 bit DRAM 1-3 262144 x 1 bit DRAM 1-25 65536 x 4 bits DRAM 1-49
Section 2 – CMOS DRAMs – At a	Glance
MB81C258-10/-12/-15 MB81C466-10/-12/-15 MB81C1000-70/-80/-10/-12 MB81C1001-70/-80/-10 MB81C1001-70/-80/-10/-12 MB81C1002-70/-80/-10/-12 MB81C4256-70/-80/-10/-12 MB81C4256A-60/-80/-10 MB81C4257-85/-10/-12 MB81C4258A-60/-80/-10 MB81C4258A-60/-80/-10 MB81C4258A-60/-80/-10 MB814100-80/-10/-12 MB814400-80/-10/-12	$ \begin{array}{llllllllllllllllllllllllllllllllllll$
Section 3 – MOS Application-Spec	cific RAMs — At a Glance
MB81461-12/-15 MB81461B-12/-15 MB81C4251-10/-12/-15 MB81C4253-10/-12/-15 MB81C1501	NMOS 65536 x 4 bits Dual-Port DRAM 3–3 NMOS 65536 x 4 bits Dual-Port DRAM 3–35 CMOS 262144 x 4 bits Dual-Port DRAM 3–67 CMOS 262144 x 4 bits Dual-Port DRAM 3–69 CMOS 2293760 x 4 bits Three-Port DRAM 3–67
Section 4 – MOS RAM Modules –	At a Glance
MB85227-10/-12/-15	MOS 262144 x 9 bits DRAM Module
Section 5 – CMOS DRAM Modules	5 — At a Glance
MB85230-10/-12 MB85231-10/-12 MB85235-10/-12 MB85240-10/-12 MB85254-80/-10/-12 MB85254-80/-10/-12 MB85260-10/-12 MB85265-10/-12	CMOS 1048576 x 8 bits DRAM Module

Contents and Alphanumeric Product List (Continued)

DRAM PRODUCTS

Section 7 – Ordering Information — At a Glance 7–1 IC Product Marking 7–3 IC Ordering Code (Part Number) 7–3 IC Package Codes 7–4 IC Module Ordering Code (Part Number) 7–4 IC Module Ordering Code (Part Number) 7–4 IC Module Package Codes 7–4 Section 8 – Sales Information — At a Glance 8–1 Introduction to Fujitsu 8–3 Integrated Circuits Corporate Headquarters – Worldwide 8–7 FMI Sales Offices for North and South America 8–8 FMI Representatives – USA 8–9 FMI Representatives – Canada 8–11 FMI Representatives – Puerto Rico 8–11 FMI Distributors – Canada 8–12 FMI Distributors – Canada 8–12 FMI Distributors – Canada 8–12 FMG Sales Offices for Europe 8–13 FMG Distributors – Europe 8–14 FMA Solve Offices for Europe 8–18 FMA Distributors – Europe 8–18		Quality Control at Fujitsu
IC Product Marking	Section	7 – Ordering Information — At a Glance
Section 8 – Sales Information — At a Glance 8–1 Introduction to Fujitsu 8–3 Integrated Circuits Corporate Headquarters – Worldwide 8–7 FMI Sales Offices for North and South America 8–8 FMI Representatives – USA 8–9 FMI Representatives – Canada 8–11 FMI Representatives – Puerto Rico 8–11 FMI Representatives – Puerto Rico 8–11 FMI Distributors – USA 8–12 FMI Distributors – Canada 8–16 FMG Sales Offices for Europe 8–17 FMG Distributors – Europe 8–18 EMA Solve Offices for Europe 8–18 EMA Solve Offices for Australia 8–18		IC Product Marking 7–3 IC Ordering Code (Part Number) 7–3 IC Package Codes 7–4 IC Module Ordering Code (Part Number) 7–4 IC Module Package Codes 7–4 IC Module Package Codes 7–4
Introduction to Fujitsu 8–3 Integrated Circuits Corporate Headquarters – Worldwide 8–7 FMI Sales Offices for North and South America 8–8 FMI Representatives – USA 8–9 FMI Representatives – Canada 8–11 FMI Representatives – Mexico 8–11 FMI Representatives – Mexico 8–11 FMI Representatives – Vento Rico 8–11 FMI Distributors – USA 8–12 FMI Distributors – Canada 8–12 FMI Distributors – Canada 8–16 FMG Sales Offices for Europe 8–17 FMG Distributors – Europe 8–18 EMA Sales Offices for Europe 8–18 EMA Sales Offices for and Australia 8–18	Section	8 – Sales Information — At a Glance
FMA Representatives – Asia		Introduction to Fujitsu8–3Integrated Circuits Corporate Headquarters – Worldwide8–7FMI Sales Offices for North and South America8–8FMI Representatives – USA8–9FMI Representatives – Canada8–11FMI Representatives – Nexico8–11FMI Representatives – Puerto Rico8–11FMI Distributors – USA8–12FMI Distributors – Canada8–12FMI Distributors – Canada8–16FMG Sales Offices for Europe8–17FMG Distributors – Europe8–18FMA Sales Offices for Asia and Australia8–20FMA Distributors – Asia8–20FMA Distributors – Asia and Australia8–21
Section 9 – Appendix – Design Information	Section	9 – Appendix – Design Information

Contents and Alphanumeric Product List (Continued)

DRAM PRODUCTS

Alphanumeric List of Fujitsu Part Numbers

MB81256-10/-12/-15	1–3
MB81257-10/-12/-15	1–25
MB81461-12/-15	3–33
MB81461B-12/-15	3–35
MB81464-10/-12/-15	1-49
MB81C258-10/-12/-15	2–3
MB81C466-10/-12/-15	2–25
MB81C1000-70/-80/-10/-12	2-41
MB81C1000A-60/-80/-10	2–61
MB81C1001-70/-80/-10/-12	2-63
MB81C1001A-60/-80/-10	2–83
MB81C1002-70/-80/-10/-12	2–85
MB81C1002A-60/-80/-10 2	2-109
MB81C1501	3–71
MB81C4251-10/-12/-15	369
MB81C4253-10/-12/-15	3–71

MB81C4256-70/-80/-10/-12 2-111
MB81C4256A-60/-80/-10 2-135
MB81C4257-85/-10/-12 2-137
MB81C4258-70/-80/-10/-12 2-161
MB81C4258A-60/-80/-10 2-183
MB814100-80/-10/-12 2-187
MB814400-80/-10/-12 2-207
MB85227-10/-12/-15 4-3
MB85230-10/-12 5-3
MB85231-10/-12 5-21
MB85235-10/-12
MB85237-10/-12 5-55
MB85240-10/-12 5-73
MB85254-80/-10/-12 5-93
MB85260-10/-12 5-89
MB85265-10/-12 5-107

vi

Introduction

Page ix

Fujitsu's Dynamic RAM

Introduction

Fujitsu's Dynamic RAM Products

Introduction

Fujitsu manufactures a wide range of integrated circuits that includes linear products, microprocessors, telecommunications circuits, ASICs, high-speed ECL logic, power components (consisting of both discrete transistors and transistor arrays), and both static and dynamic RAMs.

The Dynamic RAM product line offers devices for use in a wide range of applications. These memories are manufactured to meet the high standard of quality and reliability that is found in all Fujitsu products.

This data book includes product information on the following DRAM products:

NMOS and CMOS DRAMs

Fujitsu manufactures a complete family of leading technology dynamic random access memories for the data processing, telecom, and industrial markets. This family consists of the highest density devices currently available with a broad selection of organizations, access modes, and packages.

Application-Specific DRAMs

Fujitsu offers a family of dual-port dynamic random access memories tailored for video imaging and graphics applications. These devices adhere to JEDEC standards where applicable and are available in the popular packages.

MOS and CMOS DRAM Modules

Fujitsu manufactures a complete family of reliable MOS and CMOS dynamic RAM memory modules for those applications requiring high density and large memory storage capability. Fujitsu's family of memory modules are pin-compatible with JEDEC standards.

Introduction

x

Dynamic RAM Data Book

Section 1

_

NMO	S DRAMs –	- At a Gla	ince			
Page	Device	Maximum Access Time (ns)	Capacity	Packag Options	e 3	
1–3	MB8125610 12 15	100 120 150	262144 bits (262144w x 1b)	16-pin 16-pin 18-pin 18-pad	Plastic Ceramic Plastic Ceramic	DIP, ZIP DIP LCC LCC
1–25	MB8125710 12 15	100 120 150	262144 bits (262144w x 1b)	16-pin 16-pin 18-pin 18-pad	Plastic Ceramic Plastic Ceramic	DIP, ZIP DIP LCC LCC
1–49	MB81464–10 –12 –15	100 120 150	262144 bits (65536w x 4b)	18-pin 18-pin 20-pin	Plastic Ceramic Plastic	DIP, LCC DIP ZIP

1–1



262,144-BIT DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81256 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for highspeed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permits the MB 81256 to be housed in a standard 16 pin DIP/ZIP and 18 pad LCC. Pin-out conform to the JEDEC approved pin out. Additionally, the MB 81256 offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS before RAS" refresh provides an on-chip refresh capability. The MB 81256 also features "page mode" which allows high speed random access to up to 512 bits within a same row.

The MB 81256 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-Layer Polysilicon process, This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply torelance is very wide, All inputs are TTL compatible.

- 262,144 x 1 RAM, 16 pin DIP and ZIP/18 pad LCC
- Silicon-gate, Triple Poly NMOS, single transistor cell
 - Row access time, 100 ns max. (MB 81256-10) 120 ns max. (MB 81256-12)
 - 150 ns max. (MB 81256-15)
- Cycle time, 200 ns min. (MB 81256-10) 220 ns min. (MB 81256-12)
- 260 ns min. (MB 81256-15) Page cycle time,
- 100 ns max. (MB 81256-10) 120 ns max. (MB 81256-12)
- 145 ns max. (MB 81256-15)
- Single +5V Supply, ±10% tolerance
- Low power, 385 mW max. (MB 81256-10)
- 358 mW max. (MB 81256-12) 314 mW max. (MB 81256-15) 25 mW max. (standby)
- 256 refresh cycles every 4ms

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit	
Voltage on any pin relative to V _{SS}		VIN, VOUT	-1 to +7	V	
Voltage on V _{CC} supply	relative to V _{SS}	ive to V _{SS} V _{CC}		V	
Charles to manageture	Ceramic	т	-55 to +150	°c	
Storage temperature	rating tage on any pin relative to V _{SS} tage on V _{CC} supply relative to V _{SS} age temperature Ceramic Plastic ver dissipation rt circuit output current	'STG	-55 to +125		
Power dissipation		P _D 1.0		W	
Short circuit output cur	Short circuit output current		50	mΑ	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- CAS-before-RAS, RAS-only. Hidden refresh capability
- High speed Read-while-Write cycle
- tAR, tWCR, tDHR, tRWD, are eliminated
- Output unlatched at cycle end allows two-dimensional chip select
- Common I/O capability using Early Write operation
- On-chip latches for Addresses and Data-in
- Standard 16-pin Ceramic (Seam Weld) DIP (Suffix: -C) Standard 16-pin Ceramic (Cerdip) DIP (Suffix: -Z) Standard 16-pin Plastic

DIP (Suffix: -P) Standard 18-pad Ceramic LCC (Suffix: -TV) Standard 18-pin plastic LCC (Suffix: -PV) Standard 16-pin Plastic

ZIP (Suffix. -PSZ)





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit

December 1985 Edition 4 1

MB 81256-10 MB 81256-12

MB 81256-15

1 - 3

	MB	81256-10
FUJITSU	MB	81256-12
	MB	81256-15



CAPACITANCE $(T_A = 25^{\circ}C)$

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A_0 to A_8 , D_{1N}	C _{IN1}		7	pF
Input Capacitance RAS, CAS, WE	C _{IN2}		10	pF
Output Capacitance D _{OUT}	C _{OUT}		7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V _{CC} V _{SS}	4.5 0	5.0 0	5,5 0	V V	
Input High Voltage, all inputs	V _{IH}	2.4		6.5	V	0° C to +70 $^{\circ}$ C
Input Low Voltage, all inputs	VIL	-2.0		0.8	V	

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol		Unit		
Falanetei		Symbol	Min	Тур	Max	Oint
OPERATING CURRENT*	MB 81256-10				70	
Average Power Supply Current	MB 81256-12	I _{CC1}			65	mA
(RAS, CAS cycling; t _{RC} = Min.)	MB 81256-15				57	
STANDBY_CURRENT Standby_Power Supply Current (RAS, CAS=V _{1H})		I _{CC2}			4.5	mA
REFRESH CURRENT 1*	MB 81256-10				60	
Average Power Supply Current (RAS cycling, CAS = V _{IH} ; t _{RC} = Min.)	MB 81256-12	I _{CC3}			55	mA
	MB 81256-15				50	
PAGE MODE CUBBENT*	MB 81256-10	I _{CC4}			35	
Average Power Supply Current	MB 81256-12				30	mA
(RAS = V _{IL} , CAS cycling; t _{PC} = Min.)	MB 81256-15				25	
REFRESH CURRENT 2*	MB 81256-10				65	
Average Power Supply Current	MB 81256-12	I _{CC5}			60	mΑ
(CAS-before-RAS; t _{RC} = Min.)	MB 81256-15				55	
INPUT LEAKAGE CURRENT any input (V _{IN} = 0V to 5.5V, V _{CC} = 5.5V, V _{SS} = 0V, all other pins not under test = 0V)		$I_{i(L)}$	-10		10	μΑ
OUTPUT LEAKAGE CURRENT (Data is disabled, $V_{OUT} = 0V$ to 5.5V)		I _{O(L)}	-10		10	μΑ
OUTPUT LEVEL Output Low Voltage (I _{OL} = 4.2 mA)		VOL			0.4	V
OUTPUT LEVEL Output high Voltage (I_{OH} = -5.0) mA)	V _{OH}	2.4			V

NOTE *: I_{CC} is depended on output loading and cycle rates. Specified values are obtained with the output open.

	MB	81256-10
FUJITSU	MB	81256-12
	MB	81256-15

AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.) NOTES 1, 2, 3

Parameter NOTES	Symbol	MB 81256-10		MB 81256-12		MB 81256-15		Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Time between Refresh	t _{REF}		4		4		4	ms
Random Read/Write Cycle Time	t _{RC}	200		220		260		ns
Read-Write Cycle Time	t _{RWC}	200		220		260		ns
Access Time from RAS 4 6	tRAC		100		120		150	ns
Access Time from CAS	t _{CAC}		50		60		75	ns
Output Buffer Turn off Delay	t _{off}	0	25	0	25	0	30	ns
Transition Time	t _T	3	50	3	50	3	50	ns
RAS Precharge Time	t _{RP}	85		90		100		ns
RAS Pulse Width	t _{RAS}	105	100000	120	100000	150	100000	ns
RAS Hold Time	t _{RSH}	55		60		75		ns
CAS Pulse Width	t _{CAS}	55	100000	60	100000	75	100000	ns
CAS Hold Time	tcsH	105		120		150		ns
RAS to CAS Delay Time 78	t _{RCD}	20	50	22	60	25	75	ns
CAS to RAS Set Up Time	t _{CRS}	10		10		10		ns
Row Address Set Up Time	t _{ASR}	0		0		0		ns
Row Address Hold Time	t _{RAH}	10		12		15		ns
Column Address Set Up Time	tASC	0		0		0		ns
Column Address Hold Time	t _{CAH}	15		20		25		ns
Read Command Set Up Time	t _{RCS}	0		0		0		ns
Read Command Hold Time Referenced g	t _{RCH}	0		0		0		ns
Read Command Hold Time Referenced g	t _{RRH}	20		20		20		ns
Write Command Set Up Time 10	twcs	0		0		0		ns
Write Command Pulse Width	t _{WP}	15		20		25		ns
Write Command Hold Time	twch	15		20		25		ns
Write Command to RAS Lead Time	t _{RWL}	35		40		45		ns
Write Command to CAS Lead Time	tcw∟	35		40		45		ns
Data In Set Up Time	t _{DS}	0		0		0		ns
Data In Hold Time	t _{DH}	15		20		25		ns
CAS to WE Delay 10	t _{CWD}	15		20		25		ns
Refresh Set Up Time for CAS Referenced to RAS (CAS before RAS cycle)	t _{FCS}	20		20		20		ns
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCH}	20		25		30		ns

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MB 81256-10		MB 81256-12		MB 81256-15		Unit
ratatileten NOTES	Symbol	Min	Max	Min	Max	Min	Max	Unit
CAS Precharge Time (CAS-before-RAS cycle)	t _{CPR}	20		25		30		ns
RAS Precharge to CAS Active Time (Refresh cycles)	t _{RPC}	20		20		20		ns
Page Mode Read/Write Cycle Time	t _{PC}	100		120		145		ns
Page Mode Read-Write Cycle Time	t _{prwc}	100		120		145		ns
Page Mode CAS Precharge Time	t _{CP}	40		50		60		ns
Refresh Counter Test Cycle Time	t _{rtc}	330		375		430		ns
Refresh Counter Test RAS Pulse Width	t _{TRAS}	230	10000	265	10000	320	10000	ns
Refresh Counter Test CAS Precharge Time 11	t _{cpt}	50		60		70		ns

Notes:

1 An initial pause of 200 μ s is required after power-up. And then several cycle (to which any 8 cycle to perform refresh are adequate) are required before proper device operation is achieved.

If internal refresh counter is to be effective, a minimum of 8 \overline{CAS} before \overline{RAS} refresh cycles are required.

- AC characteristics assume $t_T = 5$ ns.
- 3 V_{1H} (min) and V_{1L} (max) are refrence levels for measuring timing of input signals. Also, transition times are measured between V_{1H} (min) and V_{1L} (max.).
- 4 Assumes that $t_{RCD} \leq t_{RCD}$ (max.) If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5 Assumes that $t_{RCD} \ge t_{RCD}$ (max.).
- $\ensuremath{6}$ Measured with a load equivalent to 2 TTL loads and 100 pF.

- 7 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- \mathbf{B} t_{RCD} (min) = t_{RAH} (min) + 2t_T (t_T = 5ns) + t_{ASC} (min).

9 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

10 t_{WCS} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle.

If $t_{CWD} \ge t_{CWD}$ (min) the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.

11 Test mode cycle only.





	MB	81256-10
FUJITSU	MB	81256-12
	MB	81256-15





1-8

MB	81256-10	
MB	81256-12	FUJITSU
MB	81256-15	





	MB	81256-10
FUJITSU	MB	81256-12
	MB	81256-15





MB	81256-10	
MB	81256-12	FUJITSU
MB	81256-15	





	MB	81256-10
FUJITSU	MB	81256-12
	MB	81256-15





1-12

DESCRIPTION

Simple Timing Requirement

The MB 81256 has improved circuitry that eases timing requirements for high speed access operations. The MB 81256 can operate under the condition of t_{RCD} (max) = t_{CAC} thus providing optimal timing for address multiplexing. In addition, the MB 81256 has the minimal hold time of Address (t_{CAH}), WE (twch) and DIN (tph). The MB 81256 provides higher throughput in inter-leaved memory system applications. Fujitsu has made timing requirements that are referenced to RAS nonrestrictive and deleted them from the data sheet, these include tAB, t_{WCR}, t_{DHR} and t_{RWD}. As a result, the hold times of the Column Address, D_{IN} and WE as well as t_{CWD} (CAS to WE Delay) are not ristricted by tBCD.

Address Inputs:

A total of eighteen binary input address hits are required to decode any 1 of 262.144 cell locations within the MB 81256. Nine row-address bits are established on the input pins (An to A_8) and are latched with the Row Address Strobe (RAS). Nine columnaddress bits are established on the input pins and are latched with the Column Address Strobe (CAS). All row addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-address

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. A high on \overline{WE} selects read mode; low selects write mode. The data input is disable when read mode is selected.

Data input:

Data is written into the MB 81256 during a write or read-write cycle. The later falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (D_{1N}) register. In a write cycle, if \overline{WE} is brought low before

 \overrightarrow{CAS} , D_{1N} is strobed by \overrightarrow{CAS} , and the set-up and hold times are referenced to \overrightarrow{CAS} . In a read-write cycle, \overrightarrow{WE} can be delayed after \overrightarrow{CAS} has been low and \overrightarrow{CAS} to \overrightarrow{WE} Delay Time (t_{CWD}) has been satisfied. Thus D_{1N} is strobed by \overrightarrow{WE} , and set-up and hold times are referenced to \overrightarrow{WE} .

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or read-write cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max) is satisfied, or after t_{CAC} from transition occurs after t_{RCD} (max). Data remain valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Fast Read-While-Write cycle

The MB 81256 has a fast read while write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings described in the previous section. The output buffer is controlled by the state of WE when CAS goes low. When WE is low during CAS transition to low, the MB 81256 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. Whereas, when WE goes low after t_{CWD} following CAS transition to low, the MB 81256 goes into the delayed write mode. The output then contains the data from the cell selected and the data from D_{IN} is written into the cell selected. Therefore, a very fast read write cycle $(t_{RWC} = t_{RC})$ is possible with the MB 81256.

Page Mode:

Page-mode operation permits strobing the row-address into the MB 81256 while maintaining RAS at a low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the falling edge of $\overline{\text{RAS}}$ is saved. Access and cycle times are decreased because the time normally required to strobe a new row address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (A_0 to A_7) at least every 4ms. The MB 81256 offers the following 3 types of refresh.

RAS-only Refresh;

 \overline{RAS} -only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low.

Strobing each of 256 row-addresses $(A_0 \text{ to } A_7)$ with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation. During RAS-only refresh cycle, either V_{IH} or V_{IL} is permitted to A_B.

CAS-before-RAS Refresh;

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refreshing available on the MB 81256 offers an alternate refresh method. If $\overline{\text{CAS}}$ is held "low" for the specified period (t_{FCS}) before $\overline{\text{RAS}}$ goes to "low", on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation.

Hidden Refresh;

A hidden refresh cycle may takes place while maintaining the latest valid data at the output by extending \overline{CAS} active time.

For the MB 81256 a hidden refresh is a \overline{CAS} -before- \overline{RAS} refresh cycle. The internal refresh address counters provide the refresh addresses, as in a normal \overline{CAS} -before- \overline{RAS} refresh cycle.

CAS-before-RAS Refresh Counter Test Cycle:

A special timing sequence using CAS-

	MB	81256-10
FUJITSU	MB	81256-12
	MB	81256-15

before \overline{RAS} counter test cycle provides a convenient method of verifying the functionality of the \overline{CAS} -before \overline{RAS} refresh activated circuitry.

After the \overrightarrow{CAS} -befor- \overrightarrow{RAS} refresh operation, if \overrightarrow{CAS} goes to high and then goes to low again while \overrightarrow{RAS} is held low, the read and write operations are enabled.

This is shown in the CAS-before RAS counter test cycle timing diagram. A memory cell address (consisting of a row address (9 bits) and column address (9 bits) to be accessed can be defined as follows:

*A ROW ADDRESS - Bits Ao to A7

are defined by the refresh counter. The bit A_8 is set high internally.

*A COLUMN ADDRESS – All the bits A_0 to A_8 are defined by latching levels on A_0 to A_8 at the second falling edge of CAS.

Suggested CAS-before-RAS Counter Test Procedure

The timing as shown in the CAS-before-RAS Counter Test cycles is used for the following operations:

- Initialize the internal refresh address counter by using eight CASbefore-RAS refresh cycles.
- (2) Throughout the test, use the same

column address, and keep RA8 high.

- (3) Write "low" to all 256 row address on the same column address by using normal early write cycles.
- (4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test readwrite cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter.
- (5) Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
- (6) Complement the test pattern and repeat step 3), 4) and 5).



MB	81256-10	
MB	81256-12	FUJITSU
MB	81256-15	

100

TYPICAL CHARACTERISTICS CURVES



	MB	81256-10
FUJITSU	MB	81256-12
	MB	81256-15





Fig. 10 - REFRESH CURRENT 1



0

4.0

5.0

V_{CC}, SUPPLY VOLTAGE (V)

6.0

MB	81256-10	
MB	81256-12	FUJITSU
MB	81256-15	



Fig. 17 – ADDRESS AND DATA INPUT VOLTAGE vs AMBIENT TEMPERATURE



Fig. 19 – \overrightarrow{RAS} , \overrightarrow{CAS} AND \overrightarrow{WE} INPUT VOLTAGE vs AMBIENT TEMPERATURE



Fig. 16 – ADDRESS AND DATA INPUT VOLTAGE vs SUPPLY VOLTAGE



Fig. 18 – RAS, CAS AND WE INPUT VOLTAGE vs SUPPLY VOLTAGE



Fig. 20 – ACCESS TIME vs LOAD CAPACITANCE



	MB	81256-10
FUJITSU	MB	81256-12
	MB	81256-15







Fig. 24 - SUBSTRATE VOLTAGE DURING POWER UP



50µs/Division

MB	81256-10	
MB	81256-12	FUJITSU
MB	81256-15	

Standard 16-pin Ceramic DIP (Suffix: -C)





	MB	81256-10
FUJITSU	MB	81256-12
	MB	81256-15

Standard 16-pin Ceramic DIP (Suffix: -C)





MB	81256-10	
MB	81256-12	FUJITSU
MB	81256-15	

Standard 16-pin Ceramic DIP (Suffix: -Z)





Í

	MB	81256-10
FUJITSU	MB	81256-12
	MB	81256-15

Standard 16-pin Plastic DIP (Suffix: -P)



Standard 18-pin Plastic LCC (Suffix: -PV)



MB	81256-10	
MB	81256-12	FUJITSU
MB	81256-15	

Standard 16-pin Plastic ZIP (Suffix: -PSZ)




	MB	81256-10
FUJITSU	MB	81256-12
	MB	81256-15

Standard 18-pad Ceramic LCC (Suffix: -TV)







MOS 262144-BIT DYNAMIC RANDOM ACCESS MEMORY

CAS-before-RAS, RAS-only,

tAR, tWCR, tDHR, tRWD are

Output unlatched at cycle end

Common I/O capability using Early Write operation

High speed Read-white-Write cycle

allows two-dimensional chip select

On-chip latches for Addresses and

Standard 16-pin Ceramic (Cerdip)

Standard 16-pin Ceramic (Seam Weld)

Hidden refresh capability

eliminated

Data-in

DIP (Suffix:-C)

DIP (Suffix: -Z)

DIP (Suffix: -P)

LCC (Suffix: -TV)

LCC (Suffix: -PV)

ZIP (Suffix: -PSZ)

Standard 16-pin Plastic

Standard 18-pad Ceramic

Standard 18-pin Plastic

Standard 16-pin Plastic

262,144-BIT DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81257 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for highspeed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MB 81257 to be housed in a standard 16 pin DIP/ZIP and 18 pad LCC. Pin-outs conform to the JEDEC approved pin out, Additionally, the MB 81257 offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS-before-RAS" refresh provides an on-chip refresh capability that is an upward compatible version of MB 8266A. The MB 81257 also features "Nibble Mode" which allows high speed serial access to up to 4 bits of data.

The MB 81257 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are non-critical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

- 262,144 x 1 RAM, 16 pin DIP and ZIP/18 pad LCC
- Silicon-gate, Triple Poly NMOS, • single transistor cell
- Row access time.
 - 100 ns max. (MB 81257-10) 120 ns max. (MB 81257-12)
 - 150 ns max. (MB 81257-15) Cycle time, 200 ns min. (MB 81257-10)
 - 220 ns min. (MB 81257-12) 260 ns min. (MB 81257-15)
- Nibble cycle time, 45 ns max. (MB 81257-10) 50 ns max. (MB 81257-12)
- 60 ns max. (MB 81257-15) Single +5V Supply, ±10% tolerance
- Low power, 385 mW max. (MB 81257-10)
- 358 mW max. (MB 81257-12) 314 mW max. (MB 81257-15) 25 mW max. (standby)
- 256 refresh cycles every 4ms

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit	
Voltage on any pin relative to V _{SS}		VIN, VOUT	-1 to +7	V	
Voltage on V _{CC} supply relative to V _{SS}		Vcc	-1 to +7	V	
C	Ceramic	+	-55 to +150	°c	
Storage temperature	Plastic	'STG	-55 to +125		
Power dissipation		PD	1.0	W	
Short circuit output current		-	50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



MB 81257-10

MB 81257-12 MB 81257-15

DIP-16C-A03: See Page 19 DIP-16C-A04: See Page 20 DIP-16C-C04: See Page 21 LCC-18C-F04: See Page 24



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

September 1985

	MB	8	1257-10
FUJITSU	MB	8	1257-12
	MB	8	1257-15



CAPACITANCE $(T_A = 25^{\circ}C)$

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A_0 to A_8 , D_{IN}	C _{IN1}		7	pF
Input Capacitance RAS, CAS, WE	C _{IN2}		8	pF
Output Capacitance D _{OUT}	C _{OUT}		7	pF

RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	Vcc	4.5	5.0	5.5	v	
Supply Voltage	V _{SS}	0	0	0	V	
Input High Voltage, all inputs	V _{IH}	2.4		6.5	V	0°C to +70°C
Input Low Voltage, all inputs	VIL	-2.0		0.8	v	

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

D		Courses		11-14			
Parameter		Symbol	Min	Тур	Max	Unit	
OPERATING CURRENT*	MB 81257-10				70		
Average Power Supply Current	MB 81257-12	I _{CC1}			65	mA	
(RAS, CAS cycling; t _{RC} = Min.)	MB 81257-15				57		
STANDBY CURRENT Standby Power Supply Current (RAS, CAS = V _{IH})		I _{CC2}			4.5	mA	
REFRESH CURRENT 1*	MB 81257-10				60		
Average Power Supply Current	MB 81257-12	I _{CC3}			55	mA	
(RAS cycling, CAS = V _{IH} ; t _{RC} = Min.)	MB 81257-15				50		
NIBBLE MODE CURRENT*	MB 81257-10				22		
Average Power Supply Current	MB 81257-12	I _{CC4}			20	mA	
$(RAS = V_{1L}, CAS cycling; t_{NC} = Min.)$	MB 81257-15	1			18		
REFRESH CURRENT 2*	MB 81257-10				65		
Average Power Supply Current	MB 81257-12	I _{CC5}			60	mA	
(CAS-before-RAS; t _{RC} = Min.)	MB 81257-15	1			55		
INPUT LEAKAGE CURRENT any input ($V_{IN} = 0V$ to 5.5V, $V_{CC} = 5.5V$, $V_{SS} = 0V$, all or not under test = 0V)	I _{I(L)}	-10		10	μΑ		
OUTPUT LEAKAGE CURRENT (Data is disabled, $V_{OUT} = 0V$ to 5.5V)	I _{O(L)}	-10		10	μΑ		
OUTPUT LEVEL Output Low Voltage (I _{OL} = 4.2 mA)		V _{ol}			0.4	v	
OUTPUT LEVEL Output high Voltage (I _{OH} = -5.0 mA)		V _{он}	2.4			v	

NOTE *: I_{CC} is depended on output loading and cycle rates. Specified values are obtained with the output open.

	MB	81257-10
FUJITSU	MB	81257-12
	MB	81257-15

AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.) NOTES 1.2.3

		MB 81257-10		MB 81257-12		MB 81257-15		
Parameter Notes	Symbol	Min	Max	Min	Max	Min	Max	Unit
Time between Refresh	t _{REF}		4		4		4	ms
Random Read/Write Cycle time	t _{RC}	200		220		260		ns
Read-Write Cycle Time	t _{RWC}	200		220		260		ns
Access Time from RAS 46	t _{RAC}		100		120		150	ns
Access Time from CAS	t _{CAC}		50		60		75	ns
Output Buffer Turn off Delay	t _{OFF}	0	25	0	25	0	30	ns
Transition Time	t _T	3	50	3	50	3	50	ns
RAS Precharge Time	t _{RP}	85		90		100		ns
RAS Pulse Width	t _{RAS}	105	100000	120	100000	150	100000	ns
RAS Hold Time	t _{RSH}	55		60		75		ns
CAS Pulse width	t _{CAS}	55	100000	60	100000	75	100000	ns
CAS Hold Time	t _{CSH}	105		120		150		ns
RAS to CAS Delay Time 28	t _{RCD}	20	50	22	60	25	75	ns
CAS to RAS Set Up Time	t _{CRS}	10		10		10		ns
Row Address Set Up Time	t _{ASR}	0		0		0		ns
Row Address Hold Time	t _{RAH}	10		12		15		ns
Column Address Set Up Time	t _{ASC}	0		0		0		ns
Column Address Hold Time	t _{CAH}	15		20		25		ns
Read Command Set Up Time	t _{RCS}	0		0		0		ns
Read Command Hold Time Referenced of CAS	t _{RCH}	0		0		0		ns
Read Command Hold Time Referenced g	t _{RRH}	20		20		20		ns
Write Command Set Up Time 10	twcs	0		0		0		ns
Write Command Pulse Width	twp	15		20		25		ns
Write Command Hold Time	t _{wCH}	15		20		25		ns
Write Command to RAS Lead Time	t _{RWL}	35		40		45		ns
Write Command to CAS Lead Time	t _{cwl}	20		30		25		ns
Data In Set Up Time	t _{DS}	0		0		0		ns
Data In Hold Time	t _{DH}	15		20		25		ns
CAS to WE Delay 10	tcwD	15		20		25		ns
Refresh Set Up Time for \overline{CAS} Referenced to \overline{RAS} (\overline{CAS} -before- \overline{RAS} cycle)	t _{FCS}	20		20		20		ns
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCH}	20		25		30		ns

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

	Combat	MB 8125		57-10 MB 81257-12		MB 81257-15		Unit
Parameter NOTES	NOTES Symbol		Max	Min	Max	Min	Max	Omit
CAS Precharge Time (CAS-before-RAS cycle)	t _{CPR}	20		25		30		ns
RAS Precharge to CAS Active Time (Refresh cycles)	t _{RPC}	20		20		20		ns
Nibble Mode Read/Write Cycle Time	t _{NC}	45		50		60		ns
Nibble Mode Read-Write Cycle Time	tNRWC	45		50		60		ns
Nibble Mode Access Time	t _{NCAC}		20		25		30	ns
Nibble Mode CAS Pulse Width	t _{NCAS}	20		25		30		ns
Nibble Mode CAS Precharge Time	t _{NCP}	15		15		20		ns
Nibble Mode Read RAS Hold Time	t _{NRRSH}	20		25		30		ns
Nibble Mode Write RAS Hold Time	t _{NWRSH}	35		40		45		
Nibble Mode CAS Hold Time Referenced to RAS	t _{RNH}	20		20		20		ns
Refresh Counter Test Cycle Time	t _{RTC}	330		375		430		ns
Refresh Counter Test RAS Pulse Width	t _{TRAS}	230	10000	265	10000	320	10000	ns
Refresh Counter Test CAS Precharge	t _{CPT}	50		60		70		ns

Notes:

6

1 An initial pause of 200 μ s is required after power up. And then several cycles (to which any 8 cycles to perform refresh are adequate) are required before proper device operation is achieved.

If internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh cycles are required. **2** AC characteristics assume $t_{T} = 5$ ns.

3 V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{\rm 1H}$ (min) and $V_{\rm 1L}$ (max.).

4 Assumes that $t_{\rm RCD} \leq t_{\rm RCD}$ (max). If $t_{\rm RCD}$ is greater than the maximum recommended value shown in this table, $t_{\rm RAC}$ will increase by the amount that $t_{\rm RCD}$ exceeds the value shown. 5

Assumes that $t_{RCD} \ge t_{RCD}$ (max).

Measured with a load equivalent to 2 TTL loads and 100 pF.

7 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} . **8** t_{RCD} (min) = t_{RAH} (min) + $2t_T$ (t_T =5ns) + t_{ASC} (min)

9 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle. twcs and tcwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle. If $t_{CWD} \ge t_{CWD}$ (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate. 11 Test mode cycle only.



 FUJITSU
 MB 81257-10

 MB 81257-12
 MB 81257-12

 MB 81257-15
 MB 81257-15





1–30

MB	81257-10	
MB	81257-12	FUJITSU
MB	81257-15	





	MB	81257-10
FUJITSU	MB	81257-12
	MB	81257-15



MB	81257-10	
MB	81257-12	FUJITSU
MB	81257-15	





	MB	81257-10
FUJITSU	MB	81257-12
	MB	81257-15





1–34

DESCRIPTION

Simple Timing Requirement

The MB 81257 has improved circuitry that eases timing requirements for high speed access operations. The MB 81257 can operate under the condition of t_{RCD} (max) = t_{CAC} thus providing optimal timing for address multiplexing. In addition, the MB 81257 has the minimal hold times of Address (t_{CAH}), WE (twcH) and DIN (tDH). The MB 81257 provides higher throughput in inter-leaved memory system applications. Fujitsu has made timing requirement that are referenced to RAS non-restrictive and deleted them from the data sheet. These include tAB, twcs, tohs and tewo. As a result, the hold times of the Column Address, DIN and WE as well as town (CAS to WE Delay) are not ristricted by t_{BCD}.

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the MB 81257. Nine row-address bits are established on the input pins (An to A₈) and are latched with the Row Address Strobe (RAS). Nine columnaddress bits are established on the input pins and are latched with the Column Address Strobe (CAS). All row addresses must be stable on or before the falling edge of RAS, CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t RAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. A high on \overline{WE} selects read mode, low selects write mode. The data input is disabled when read mode is selected.

Data Input:

Data is written into the MB 81257 during a write or read-write cycle. The later falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (D_{IN}) register. In a write cycle, if \overline{WE} is brought low

before \overline{CAS} , D_{IN} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} can be delayed after \overline{CAS} has been low and \overline{CAS} to \overline{WE} Delay Time (t_{CWD}) has been satisfied. Thus D_{IN} is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data-in. The output is in a high impedance state until \overline{CAS} is brought low. In a read cycle, or readwrite cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max.) Data remain valid until \overline{CAS} is returned to a high level. In a write cycle, the identical sequence occurs, but data is not valid.

Fast Read-While-Write cycle

The MB 81257 has a fast read while write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings, described in the previous section. The output buffer is controlled by the sate of WE when CAS goes low. When WE is low during CAS transition to low, the MB 81257 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. Whereas, when WE goes low after town following CAS transition to low, the MB 81257 goes into the delayed write mode. The output then contains the data from the cell selected and the data from D_{INI} is written into the cell selected. Therefore, a very fast read write cycle (t_{BWC} = t_{BC}) is possible with the MB 81257.

Nibble Mode:

Nibble mode allows high speed serial read, write or read-modify-write access of 2, 3 or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and the 8 column addresses. The 2 bits of addresses (CA₈, RA₈) are

used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by normal mode, the remaining nibble bits may be accessed by toggling \overline{CAS} high then low while \overline{RAS} remains low. Toggling \overline{CAS} causes RA_8 and CA_8 to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access. (See Table 1).

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on subsequent access, the new data will be written into the selected cell location.

In nibble mode, the three-state control of the $D_{\rm OUT}$ pin is determined by the first normal access cycle.

The data output is controlled only by the $\overline{\text{WE}}$ state referenced at the $\overline{\text{CAS}}$ negative transition of the normal cycle (first nibble bit). That is, when twcs> twcs (min) is met, the data output will remain high impedance state throughout the succeeding nibble cycle regardless of the $\overline{\text{WE}}$ state. Whereas, when t_{CWD} > t_{CWD} (min) is met, the data output will contain data from the cell selected during the succeeding nibble cycle regardless of the WE state. The write operation is done during the period in which the WE and CAS clocks are low. Therefore, the write operation can be performed bit by bit during each nibble operation regardless of timing conditions of $\overline{\text{WE}}$ (t_{\text{WCS}} and t_{\text{CWD}}) during the normal cycle (first nibble bit). See Fig. 2.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses $(A_0 \text{ to } A_7)$ at least every 4 ms.

The MB 81257 offers the following 3 types of refresh.

RAS-only Refresh;

The \overline{RAS} only refresh aboids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each



of 256 row-addresses (A_0 to A_7) with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation. During RAS-only refresh cycle, either V_{1H} or V_{1L} is permitted to A_8 .

CAS-before-RAS Refresh;

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refreshing available on the MB 81257 offers an alternate refresh method. If $\overline{\text{CAS}}$ is held low for the specified period (t_{FCS}) before $\overline{\text{RAS}}$ goes to low, on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation.

Hidden Refresh;

A hidden refresh cycle may takes place while maintaining latest valid data at the output by extending the CAS active time. For the MB 81257, a hidden refresh cycle is CAS-before-RAS refresh. The internal refresh address counters provide the refresh addresses, as in a normal CAS-before-RAS refresh cycle.

CAS-before-RAS Refresh Counter Test Cycle:

A special timing sequence using \overline{CAS} before- \overline{RAS} counter test cycle provides a convenient method of verifying the functionality of \overline{CAS} -before- \overline{RAS} refresh activated circuitry. After the \overline{CAS} -before- \overline{RAS} refresh operation, if \overline{CAS} best to high and goes to low again while \overline{RAS} is held low, the read and write operation are enabled. This is shown in the \overline{CAS} -before- \overline{RAS} counter test cycle timing diagram. A memory cell address, consisting of a row address (9 bits), to be accessed can be defined as follows:

- *A ROW ADDRESS Bits A_0 to A_7 are defined by the refresh counter. The bit A_8 is set high internally.
- *A COLUMN ADDRESS All the bits A₀ to A₈ are defined by latching levels on A₀ to A₈ at the second falling edge of CAS.

Suggested CAS-before-RAS Counter Test Procedure

The timing, as shown in the \overline{CAS} -before-RAS Counter Test Cycle, is used for the following operations:

- 1) Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
- Throughout the test, use the same column address, and keep RA8 high.
- Write "low" to all 256 row address on the same column address by using normal early write cycles.
- 4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test readwrite cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter.
- 5) Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
- 6) Complement the test pattern and repeat step 3), 4) and 5).

Table 1 – NIBBLE MODE ADDRESS SEQUENCE EXAMPLE

SEQUENCE	NIBBLE BIT	RA ₈	ROW ADDRESS	CA ₈	COLUMN ADDRESS	
RAS/CAS (normal mode)	1	0	10101010	0	10101010	input addresses
toggle CAS (nibble mode)	2	1	10101010	0	10101010]	
toggle CAS (nibble mode)	3	0	10101010	1	10101010 >	generated internally
toggle CAS (nibble mode)	4	1	10101010	1	10101010	
toggle CAS (nibble mode)	1	0	10101010	0	10101010)	sequence repeats

MB	81257-10	
MB	81257-12	FUJITSU
MB	81257-15	



	MB	81257-10
FUJITSU	MB	81257-12
	MB	81257-15

RAS	CAS	WE	D _{IN}	D _{OUT}	Read	Write	Refresh	Note
н	н	Don't Care	Don't Care	High-Z	No	No	No	Standby
L	L	н	Don't Care	Valid Data	Yes	No	Yes	Read
L	L	L	Valid Data	High-Z	No	Yes	Yes	Early Write t _{wcs} ≧t _{wcs} (min)
L	L	L	Valid Data	Valid Data	Yes	Yes	Yes	$\begin{array}{l} \mbox{Delayed Write or Read-Write} \\ (t_{WCS} \leq t_{WCS} \ (min) \ or \\ t_{CWD} \geq t_{CWD} \ (min)) \end{array}$
L	н	Don't Care	Don't Care	High-Z	No	No	Yes	RAS-only Refresh
L	L	Don't Care	Don't Care	Valid Data	No	No	Yes	CAS-before-RAS Refresh Valid data selected at previous Read or Read-Write cycle is held.
н	L	Don't Care	Don't Care	High-Z	No	No	No	CAS disturb.

Table-2 FUNCTIONAL TRUTH TABLE



MB	81257-10	
MB	81257-12	FUJITSU
MB	81257-15	

TYPICAL CHARACTERISTICS CURVES









Fig. 7 – OPERATING CURRENT vs SUPPLY VOLTAGE



Fig. 9 – STANDBY CURRENT vs SUPPLY VOLTAGE



FUJITSU MB 81257-10 FUJITSU MB 81257-12 MB 81257-15





Fig. 13 – NIBBLE MODE CURRENT vs CYCLE RATE



Fig. 15 – REFRESH CURRENT 2 vs CYCLE RATE



MB	81257-10	
MB	81257-12	FUJITSU
MB	81257-15	



Fig. 18 – ADDRESS AND DATA INPUT VOLTAGE vs AMBIENT TEMPERATURE







Fig. 17 – ADDRESS AND DATA INPUT VOLTAGE vs SUPPLY VOLTAGE



Fig. 19 – RAS, CAS AND WE INPUT VOLTAGE vs SUPPLY VOLTAGE



Fig. 21 – ACCESS TIME vs LOAD CAPACITANCE



	MB	81257-10
FUJITSU	MB	81257-12
	MB	81257-15







Fig. 25 – SUBSTRATE VOLTAGE DURING POWER UP



50µs/Division

MB	81257-10	
MB	81257-12	FUJITSU
MB	81257-15	

Standard 16-pin Ceramic DIP (Suffix: -C)





FUJITSU	MB MB MB	81257-10 81257-12 81257-15

Standard 16-pin Ceramic DIP (Suffix: -C)





MB	81257-10	
MB	81257-12	FUJITSU
MB	81257-15	

Standard 16-pin Ceramic DIP (Suffix: -Z)





1–45

	MB	81257-10
FUJITSU	MB	81257-12
	MB	81257-15

Standard 16-pin Plastic DIP (Suffix: -P)



Standard 18-pin Plastic LCC (Suffix: -PV)



MB	81257-10	
MB	81257-12	FUJITSU
MB	81257-15	

Standard 16-Pin Plastic ZIP(Suffix: -PSZ)





	MB	81257-10
FUJITSU	MB	81257-12
	MB	81257-15

Standard 18-pin Ceramic LCC (Suffix: -TV)







MOS 262144-BIT DYNAMIC RANDOM ACCESS MEMORY

All inputs/outputs are TTL com-

Early write or OE controlled write

"CAS-before-RAS", RAS-only and

On chip latches for addresses and

Compatible with μ PD41254.

Stanadard 18-pin Ceramic

(Metal Seal) DIP (Suffix: -C)

4 ms/256 refresh cycles

hidden refresh capability

HM50464, and TM4464

Standard 18-pin Plastic

Standard 18 pin PLCC

Standard 20 pin ZIP

DIP: (Suffix: -P)

(Suffix: -PD)

(Suffix: PSZ)

Read write capability

MB 81464-10 MB 81464-12 MB 81464-15

65,536 x 4 DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81464 is fully decoded, dynamic random access memory organized as 65,536 words by 4-bits. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and system memory for microprocessor unit where low power dissipation and compact layout is required.

The multiplex row and column address inputs permit the MB 81464 to be housed in a standard 18 pin DIP, 18 pin PLCC, and 20 pin ZIP. Additionally the MB 81464 offers new functional enhancements that make it more versatile than previous dynamic RAMs. The "CAS-before-RAS" refresh cycle is provided an on chip refresh capability. MB 81464 also features "page mode" which allows high speed random access to up 256 bits within a same row.

The MB 81464 is fabricated using silicon gate NMOS and Fujitsu's advanced "Triple Layer Polysilicon" process technology. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

The clock timing requirements are non critical, and power supply tolerance is very wide. All inputs and outputs are TTL compatible.

•

•

patible

capacity

DQs.

- 65,536 x 4 DRAM, 18 pin DIP, 18 pin PLCC, and 20 pin ZIP.
- Silicon gate, Triple Poly NMOS, single transistor cell.
- Row access time (t_{RAC}),
 - 100 ns max. (MB 81464-10)
 - 120 ns max. (MB 81464-12) 150 ns max. (MB 81464-15)
- Cycle time (t_{RC}),
 - 200 ns min. (MB 81464-10)
 - 220 ns min. (MB 81464-12)
 - 260 ns min. (MB 81464-15)
 - Page cycle time (t_{PC}), 100 ns min. (MB 81464-10)
 - 120 ns min. (MB 81464-10)
 - 145 ns min. (MB 81464-15)
- Single +5V supply, 10% tolerance Low power,
 - 385 mW max. (MB 81464-10) 358 mW max. (MB 81464-12) 314 mW max. (MB 81464-15) 27.5 mW max. (Standby)
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATING (See NOTE)

Rating	Symbol	Value	Unit		
Voltage on any pin relat	VIN, VOUT	-1 to +7	V		
Voltage on V _{CC} supply	V _{cc}	-1 to +7	V		
<u></u>	Ceramic	т	-55 to +150	°c	
Storage temperature	Plastic	'STG	-55 to +125		
Power dissipation		PD	1.0	w	
Short circuit output cur	rent	-	50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

June 1987 Edition 4.0

FUJITSU	MB MB	81464-10 81464-12
	MB	81464-15

í



CAPACITANCE $(T_A = 25^{\circ}C)$

Parameter	Symbol	Val	Unit		
Falanielei	Symbol	Тур	Max	Oint	
Input Capacitance A ₀ to A ₇	C _{IN1}	_	7	pF	
Input Capacitanct \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE}	C _{IN2}	-	10	pF	
Data I/O Capacitance (DQ1 to DQ4)	CDQ	-	7	pF	

мв	81464-10	
MB	81464-12	FUJITSU
MB	81464-15	

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Paramotor	Symbol		Value	11	Operating	
	Symbol	Min	Тур	Max	Onit	Temperature
Supply Voltoga	V _{cc}	4.5	5.0	5.5	v	
Supply Voltage	V _{SS}	0	0	0	v	
Input High Voltage, all inputs	V _{IH}	2.4	-	6.5	v	0°C to 70°C
Input Low Voltage, all inputs except DQ	VIL	- 2.0	-	0.8	v	
Input Low Voltage, DQ	V _{ILD*}	- 1.0	_	0.8	v	

* The device will withstand undershoots to the ~2.0 V level with a maximum pulse width of 20 ns at the ~1.5 V level.

DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Deverator		Cumhal		11-14		
Parameter		Symbol	Min	Тур	Max	Unit
OPERATING CURRENT*	MB 81464-10				70	
Average Power Supply Current (RAS, CAS cycling; t _{RC} = min)	MB 81464-12	I _{CC1}			65	mA
	MB 81464-15				57	
STANDBY CURRENT Power Supply Current ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC2}			5.0	mA
REFRESH CURRENT 1*	MB 81464-10				60	
Average Power SuppJy Current	MB 81464-12	I _{cc3}			55	mA
$(\overline{CAS} = V_{H}, \overline{RAS} \text{ cycling}; t_{RC} = \min)$	MB 81464-15				50	
PAGE MODE CURRENT*	MB 81464-10				40	
Average Power Supply Current ($\overline{RAS} = V_{IL}$, $\overline{CAS} = cycling$; t _{PC} = min)	MB 81464-12	I _{CC4}			35	mA
	MB 81464-15				30	
REFRESH CURRENT 2*	MB 81464-10				65	
Average Power Supply Current	MB 81464-12	I _{CC5}			60	mA
(CAS-before-RAS; t _{RC} = min)	MB 81464-15				55	
INPUT LEAKAGE CURRENT any input $(0V \leq V_{IN} \leq 5.5V, 4.5V \leq V_{CC} \leq 5.5V, V_{SS} = 0V,$ all other pins not under test = 0V)		Ι _{Ι(L)}	- 10		10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0 V \leq V _{OUT} \leq 5.5 V)		IDQ(L)	- 10		10	μA
OUTPUT LEVEL Output High Voltage (I _{OH} = -5 mA)		V _{OH}	2.4			v
OUTPUT LEVEL Output Low Voltage (L _{OL} = 4.2 mA)		VoL			0.4	v

* : I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is dependent on input low voltage level V_{ILD}, V_{ILD} > -0.5 V.



AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) NOTES 1,2,3

	Symbol	MB 81464-10		MB 81464-12		MB 81464-15		
Parameter NOTES	Symbol	Min	Max	Min	Max	Min	Max	Unit
Time between Refresh	t _{REF}		4		4		4	ms
Random Read/Write Cycle Time	t _{RC}	200		220		260		ns
Read-Modify-Write Cycle Time	t _{RWC}	270		305		345		ns
Page Mode Cycle Time	t _{PC}	100		120		145		ns
Page Mode Read-Modify-Write Cycle Time	t _{prwc}	170		195		225		ns
Access Time from RAS 46	t _{RAC}		100		120		150	ns
Access Time from CAS	t _{CAC}		50		60		75	ns
Output Buffer Turn Off Delay	t _{off}	0	25	0	25	0	30	ns
Transition Time	t _T	3	50	3	50	3	50	ns
RAS Precharge Time	t _{RP}	80		90		100		ns
RAS Pulse Width	t _{ras}	100	100000	120	100000	150	100000	ns
RAS Hold Time	t _{RSH}	50		60		75		ns
CAS Precharge Time (Page mode only)	t _{CP}	40		50		60		ns
CAS Precharge Time (All cycles except page mode)	t _{cpn}	30		32		35		ns
CAS Pulse Width	t _{CAS}	50	100000	60	100000	75	100000	ns
CAS Hold Time	t _{сsн}	100		120		150		ns
RAS to CAS Delay Time 78	t _{RCD}	20	50	22	60	25	75	ns
CAS to RAS Set Up Time	t _{crs}	10		10		10		ns
Row Address Set Up Time	t _{ASR}	0		0		0		ns
Row Address Hold Time	t _{rah}	10		12		15		ns
Column Address Set Up Time	t _{ASC}	0		0		0		ns
Column Address Hold Time	t _{cah}	15		20		25		ns
Read Command Set Up Time	t _{RCS}	0		0		0		ns
Read Command Hold Time Referenced to RAS	t _{RRH}	10		15		20		ns
Read Command Hold Time Referenced to CAS	t _{RCH}	0		0		0		ns
Write Command Set Up Time	twcs	-5		-5		-5		ns
Write Command Hold Time	twcн	25		30		35		ns
Write Command Pulse Width	t _{WP}	25		30		35		ns
Write Command to RAS Lead Time 10	t _{RWL}	35		40		45		ns

AC CHARACTERISTICS (cont'd)

(At recommended operating conditions unless otherwise noted.)

	Symbol	MB 81464-10		MB 81464-12		MB 81464-15		
Parameter NOTES		Min	Max	Min	Max	Min	Max	Unit
Write Command to CAS Lead Time	t _{cw∟}	35		40		45		ns
Data In Set Up Time	t _{DS}	0		0		0		ns
Data In Hold Time	t _{DH}	25		30		35		ns
Access Time from OE	t _{oea}		27		30		40	ns
OE to Data In Delay Time	t _{oed}	25		25		30		ns
Output Buffer Turn Off Delay from \overline{OE}	t _{OEZ}	0	25	0	25	0	30	ns
\overline{OE} Hold Time Referenced to \overline{WE}	t _{oeh}	0		0		0		ns
\overline{CAS} Set Up Time Referenced to \overline{RAS} (CAS-before- \overline{RAS} refresh)	t _{FCS}	20		20		20		ns
CAS Hold Time Referenced to RAS (CAS-before-RAS refresh)	t _{FCH}	20		25		30		ns
RAS Precharge to CAS Hold Time (Refresh cycles)	t _{RPC}	10		10		10		ns
CAS Precharge Time (CAS-before-RAS cycles)	t _{cpr}	30		30		30		ns
OE to RAS in active Set Up Time	t _{OES}	0		0		0		ns
D _{IN} to CAS Delay Time	t _{DZC}	0		0		0		ns
D _{IN} to OE Delay Time	t _{DZO}	0		0		0		ns
Refresh Counter Test Cycle Time 12	t _{RTC}	375		430		505		ns
Refresh Counter Test Cycle RAS Pulse Width	t _{tras}	285	10000	330	10000	395	10000	ns
Refresh Counter Test CAS Precharge Time	t _{CPT}	50		60		70		ns

Notes:

An initial pause of 200µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before RAS initialization cycles instead of 8 RAS cycles are required.

2 AC characteristics assume $t_T = 5$ ns.

- **3** V_{1H} (min) and V_{1L} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{1H} (min) and V_{1L} (max).
- 4 Assumes that $t_{RCD} \leq t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increase by the amount that t_{RCD} exceeds the value shown.
- **5** Assumes that $t_{RCD} \ge t_{RCD}$ (max).

- 6 Measured with a load equivalent to 2 TTL loads and 100 pF.
- 7 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 8 t_{RCD} (min) = t_{RAH} (min) + $2t_T$ (t_T = 5 ns) + t_{ASC} (min)
- 9 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 10 t_{WCS} is not restrictive operating parameter. It is included in the data sheet as electrical characteristics only. Even if t_{WCS} ≤ t_{WCS}(min), the write cycle can be excuted by satisfying t_{RWL} or t_{CWL} specification.
- Either t_{DZC} or t_{DRO} must be satisfied for all cycles.
- 12 Refresh Counter Test Cycle only.

FILTITEII	MB	81464-10
roomse	MB MB	81464-12



MB	81464-10	
MB	81464-12	FUJITSU
MB	81464-15	



Note: 1) When \overline{OE} is kept high through a cycle, the DQ pins are kept high-Z state.

FUJITSU	MB MB MB	81464-10 81464-12 81464-15





MB	81464-10	
MB	81464-12	FUJITSU
MB	81464-15	



Note: 1) When \overline{OE} is kept high through a cycle, the DQ pins are kept high-Z state.

1-57

FUJITSU M	B 81464-10 B 81464-12 B 81464-15
-----------	--



MB	81464-10	
MB	81464-12	FUJITSU
MB	81464-15	




	MB	81464-10
FUJITSU	MB	81464-12
	MB	81464-15





DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode parallel 4 bits of 262,144 storage cell locations within the MB 81464.

Eight row-address bits are established on the input pins (A_0 through A_7) and latched with the Row Address Strobe (\overline{RAS}). The eight column-address bits are established on the input pins (A_0 through A_7) and latched with the Column Address Strobe (\overline{CAS}).

The row and column address inputs must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} , respectively. \overline{CAS} is internally inhibited (or "gated") by \overline{RAS} to permit triggering of \overline{CAS} as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the Write Enable (\overline{WE}) input. A high on \overline{WE} selects read mode and low selects write mode. The data inputs are disabled when the read mode is selected. When \overline{WE} goes low prior to \overline{CAS} , dataouts will remain in the high-impedance state allowing a write cycle.

Data Pins:

Data Inputs;

Data are written during a write or readmodify-write cycle. The later falling edge of \overrightarrow{CAS} or \overrightarrow{WE} strobes data into the on-chip data latches. In an early-write cycle, \overrightarrow{WE} is brought low prior to \overrightarrow{CAS} and the data is strobed by \overrightarrow{CAS} with setup and hold times referenced to \overrightarrow{CAS} . In a read-modify-write cycle, thus the data will be strobed by \overrightarrow{WE} with set-up and hold times referenced to \overrightarrow{WE} .

In a read-modify-write cycle, OE must

be low after t_{DZO} to change the data pins from input mode to output mode and then \overline{OE} must be changed to low before t_{OED} to return the data pins to input mode. In an early write cycle, data pins are in input mode regardless of the status of \overline{OE} .

Data Outputs;

The three-state output buffers provide direct TTL compatibility with a fan out of two standard TTL loads. Data-out are the same polarity as data-in. The outputs are in the high-impedance state until \overline{CAS} is brought low. In a read cycle, the outputs go active after the access time interval t_{RAC} and t_{OEA} are satisfied. The outputs become valid after the access time has elapsed and remain valid while \overline{CAS} and \overline{OE} are low. In a read operation, either \overline{OE} or \overline{CAS} returning high brings the outputs into the high impedance state.

MB	81464-10	
MB	81464-12	FUJITSU
MB	81464-15	

Output Enable:

The \overline{OE} controls the impedance of the output buffers. In the high state on \overline{OE} , the output buffers are high impedance state. In the low state on \overline{OE} , the output buffers are low impedance state. But in early write cycle, the output buffers are in high impedance state even if \overline{OE} is low. In the page mode read cycle, \overline{OE} can be allowed low through the cycle. In the page mode early write cycle, \overline{OE} can be allowed high throughout the cycle. In the page mode read-modify-write or delayed write cycle, \overline{OE} must be changed from low to high with toep.

Page Mode:

Page Mode operation permits strobing the row-address into the MB 81464 while maintaining \overline{RAS} at a low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the falling edge of \overline{RAS} is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh;

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses $(A_0 \text{ through } A_7)$ at least every four milliseconds.

The MB 81464 offeres the following three types of refresh.

RAS-Only Refresh:

 \overrightarrow{RAS} -only refresh avoids any output during refresh because the output buffuers are in the high impedance state unless \overrightarrow{CAS} is brought low. Strobing each of 256 row-addresses with \overline{RAS} will cause all bits in each row to be refreshed.

Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.

CAS-before-RAS Refresh;

 \overline{CAS} -before \overline{RAS} refreshing available on the MB 81464 offers an alternate refresh method. If \overline{CAS} is held low for the specified period (t_{FCS}) before \overline{RAS} goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and a internal refresh operation takes place.

After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next \overline{CAS} -before- \overline{RAS} refresh operation.

Hidden Refresh:

Hidden refresh cycle may take place while maintaining latest valid data at the output by extending \overline{CAS} active time.

In MB 81464, hidden refresh means \overline{CAS} -before- \overline{RAS} refresh and the internal refresh addresses from the counter are used to refresh addresses i.e., it doesn't need to apply refresh addresses, because \overline{CAS} is always low when \overline{RAS} goes to low in the cycle.

CAS-before-RAS Refresh Counter Test Cycle:

A special timing sequence using CASbefore-RAS counter test cycle provides a convenient method of verifying the functionality of CAS-before-RAS refresh activated circuitry. After the CAS-before-RAS refresh operation, if \overline{CAS} goes to high and goes to low again while \overline{RAS} is held low, the read and write operation are enabled. This is shown in the \overline{CAS} -before- \overline{RAS} counter test cycle timing diagram. A memory cell address, consisting of a row address (9 bits) and a column address (9 bits), to be accessed can be defined as follows:

- *A ROW ADDRESS All bits are defined by the refresh counter.
- *A COLUMN ADDRESS All the bits A₀ to A₇ are defined by latching levels on A₀ to A₇ at the second falling edge of CAS.

Suggested CAS-before-RAS Counter Test Procedure

The timing, as shown in the CAS-before-RAS Counter Test Cycle, is used for the following operations:

- 1) Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
- 2) Throughout the test, use the same column address.
- Write "low" to all 256 row address on the same column address by using normal early write cycles.
- 4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter.
- Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
- 6) Complement the test pattern and repeat step 3), 4) and 5).

	МВ	81464-10
FUJITSU	MB	81464-12
	MB	81464-15



MB	81464-10	
MB	81464-12	FUJITSU
MB	81464-15	

TYPICAL CHARACTERISTICS CURVES









Fig. 4 - NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE 1.3 trac, NORMALIZED ACCESS TIME $V_{CC} = 5.0V$ 1.2 1.1 1.0 0.9 0.8 -20 Ô 20 40 60 80 100 TA, AMBIENT TEMPERATURE (°C)

Fig. 6 – OPERATING CURRENT vs. SUPPLY VOLTAGE



Fig. 8 – STANDBY CURRENT vs. SUPPLY VOLTAGE



	мв	81464-10
FUJITSU	MB	81464-12
	MB	81464-15





Fig. 12 -- PAGE MODE CURRENT vs. CYCLE RATE



Fig. 14 – REFRESH CURRENT 2 vs. CYCLE RATE



MB	81464-10	
MB	81464-12	FUJITSU
MB	81464-15	



Fig. 17 – ADDRESS AND DATA INPUT VOLTAGE vs. AMBIENT TEMPERATURE



Fig. 19 – \overline{RAS} , \overline{CAS} , \overline{WE} AND \overline{OE} INPUT VOLTAGE vs. AMBIENT TEMPERATURE



Fig. 16 – ADDRESS AND DATA INPUT VOLTAGE vs. SUPPLY VOLTAGE



Fig. 18 – RAS, CAS, WE AND OE INPUT VOLTAGE vs. SUPPLY VOLTAGE



Fig. 20 – ACCESS TIME vs. LOAD CAPACITANCE



	MB	81464-10
FUJITSU	MB	81464-12
	MB	81464-15

-2-3

-4 0 50 100 150 200 250 300





Fig. 24 - CURRENT WAVEFORM DURING POWER UP V_{CC}, SUPPLY VOLTAGE (V) C 20 Icc, SUPPLY CURRENT (mA) 0 01 51 T_A = 25°C $\overline{RAS} = \overline{CAS} = V_{SS}$ 5 $\overline{RAS} = \overline{CAS} = V_{CC} \text{ or } V_{1H}$ 0 õ 50 100 150 200 250 300

MЪ	81464-10	
MB	81464-12	FUJITSU
MB	81464-15	



	MB	81464-10
FUJITSU	MB	81464-12
	MB	81464-15



ΜВ	81464-10	
MB	81464-12	FUJITSU
MB	81464-15	

(Suffix: -PSZ)





	MB	81464-10
FUJITSU	MB	81464-12
	MB	81464-15

PACKAGE DIMENSIONS (Suffix: -C)





_____ Section 2

CMOS DRAMs — At a Glance

Page	Device	Maximum Access Time (ns)	Capacity	Package Options
2–3	MB81C258-10 -12 -15	100 120 150	262144 bits (262144w x 1b)	16-pin Plastic DIP 18-pin Plastic LCC
2-25	MB81C46610 12 15	100 120 150	262144 bits (65536w x 4b)	18-pin Plastic DIP 18-pin Ceramic DIP 20-pin Plastic ZIP
2-41	MB81C100070 80 10 12	70 80 100 120	1048576 bits (1048576w x 1b)	18-pin Plastic DIP 18-pin Ceramic DIP 20-pin Plastic ZIP 26-pin Plastic LCC
2-61	MB81C1000A-60 -80 -10	60 80 100	1048576 bits (1048576w x 1b)	18-pin Plastic DIP 18-pin Ceramic DIP 20-pin Plastic ZIP 26-pin Plastic LCC
2-63	MB81C100170 80 10 12	70 80 100 120	1048576 bits (1048576w x 1b)	18-pin Plastic DIP 18-pin Ceramic DIP 20-pin Plastic ZIP 26-pin Plastic LCC
2-83	MB81C1001A-60 80 10	60 80 100	1048576 bits (1048576w x 1b)	18-pin Plastic DIP 18-pin Ceramic DIP 20-pin Plastic ZIP 26-pin Plastic LCC
2-85	MB81C100270 80 10 12	70 80 100 120	1048576 bits (1048576w x 1b)	18-pin Plastic DIP 18-pin Ceramic DIP 20-pin Plastic ZIP 26-pin Plastic LCC
2-109	MB81C1002A-60 -80 -10	60 80 100	1048576 bits (1048576w x 1b)	18-pin Plastic DIP 18-pin Ceramic DIP 20-pin Plastic ZIP 26-pin Plastic LCC
2-111	MB81C425670 80 10 12	60 80 100 120	1048576 bits (262144w x 4b)	20-pin Plastic DIP 20-pin Ceramic DIP, ZIP 26-pin Plastic LCC
2-135	MB81C4256A-60 -80 -10	60 80 100	1048576 bits (262144w x 4b)	20-pin Plastic DIP, ZIP 20-pin Ceramic DIP 26-pin Plastic LCC
2–137	MB81C4257-85 -10 -12	85 100 120	1048576 bits (262144w x 4b)	20-pin Plastic DIP,ZIP 20-pin Ceramic DIP 26-pin Plastic LCC
2-161	MB81C425870 80 10 12	70 80 100 120	1048576 bits (262144w x 4b)	20-pin Plastic DIP, ZIP 20-pin Ceramic DIP 26-pin Plastic LCC
2-185	MB81C4258A-60 -80 -10	60 80 100	1048576 bits (262144w x 4b)	20-pin Plastic DIP, ZIP 20-pin Ceramic DIP 26-pin Plastic LCC
2-187	MB81410080 10 12	80 100 120	4194304 bits (4194304w x 1b)	18-pin Plastic DIP 20-pin Plastic ZIP 26-pin Plastic LCC
2-207	MB814400–80 –10 –12	80 100 120	4194304 bits (1048576 x 4b)	20-pin Plastic DIP, ZIP 26-pin Plastic LCC



262144 BIT CMOS STATIC COLUMN DYNAMIC RAM

MB81C258-10 MB81C258-12 MB81C258-15

262,144 x 1 BIT CMOS STATIC COLUMN DYNAMIC RAM

The Fujitsu MB 81C258 is CMOS static column dynamic random access memory, SC-DRAM, which is organized as 262144 word by 1 bit. This SC-DRAM is designed for high speed, high performance applications such as main frame memory, buffer memory, and video memory, and for applications to battery backed-up systems where very low power dissipation and compact layout is required.

The advantage of SC-DRAM is achieving the static mode operation such as read, write and read-modify-write cycles in spite of dynamic RAM and the fast read and write operation can be performed by this mode.

The MB 81C258 is fabricated using silicon gate CMOS process. Since the CMOS circuit dissipates very small power, it can be easily used in battery backed-up application system such as hand held computer. The MB 81C258 is pin compatible with HM 51258.

All inputs and outputs are TTL compatible.

- 262144 x 1 SC-DRAM, 16-pin DIP/18-pin PLCC
- Silicon-gate, CMOS, single transistor cell
- Row Access Time (t_{RAC}), 100 ns max. (MB 81C258-10) 120 ns max. (MB 81C258-12) 150 ns max. (MB 81C258-15)
- Random Cycle Time (t_{RC}), 200 ns min. (MB 81C258-10)
 230 ns min. (MB 81C258-12)
 260 ns min. (MB 81C258-15)
- Address Access Time (t_{AA}), 45 ns max. (MB 81C258-10) 55 ns max. (MB 81C258-12) 70 ns max. (MB 81C258-15)
- Static Mode Cycle Time (t_{SC}), 50 ns min. (MB 81C258-10) 60 ns min. (MB 81C258-12) 75 ns min. (MB 81C258-15)

- Low Power Dissipation 330 mW max. (MB 81C258-10) 275 mW max. (MB 81C258-12) 248 mW max. (MB 81C258-15) 11 mW max. (TTL level input)
- 1.65 mW max. (CMOS level input)
- Single 5V supply, ±10% tolerance
- 32 ms/256 refresh cycles
- RAS-Only, CAS-before-RAS, and Hidden refresh capability
- Standard 16-pin Plastic DIP (Suffix: -P)
- Standard 18-pin Plastic LCC (Suffix: -PD)

ABSOLUTE MAXIMUM RATINGS			
Rating	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V _{IN} , V _{OUT}	-1 to +7	V
Voltage on V_{CC} relative to V_{SS}	V _{cc}	-1 to +7	V
Storage Temperature	T _{STG}	-55 to +125	°C
Power Dissipation	PD	1.0	w
Short Circuit output current		50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

	MB81C258-10
FUJITSU	MB81C258-12
	MB81C258-15



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A_0 to A_8 and $D_{\rm IN}$	C _{IN1}	-	7	pF
Input Capacitance, RAS, CAS, WE	C _{1N2}		10	pF
Output Capacitance, D _{OUT}	Cout	-	7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature	
Supply Voltage	V _{CC} V _{SS}	4.5 0	5.0 0	5.5 0	V		
Input High Voltage, all inputs	VIH	2.4	-	6.5	v	0°C to +70°C	
Input Low Voltage, all inputs	VIL	-1.0	-	0.8	V		

DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted)

Parameter		Canditiana	Cumbel	Va	Linit	
Parame	ter	Conditions	Зутьої	Min	Max	Unit
0	MB81C258-10	$\overline{CAS} = V_{\rm ex}$ or $V_{\rm ex}$		-	- 60	
(Average power	MB81C258-12	RAS cycling;	I _{cc1}	_	50	mA
supply current)	MB81C258-15	t _{RC} = min		_	45	
Standby Current	TTL level	RAS = CAS = V _{IH}		-	2.0	0
current)	CMOS level	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2V$	CC2	-	0.3	mA
	MB81C258-10			-	40	
Static Mode Current*	MB81C258-12	RAS = CAS = V _{IL} , RAS cycling; t _{SC} = min.	I _{CC3}	-	35	mA
	MB81C258-15			-	30	
CAS-before-RAS	MB81C258-10	BAS cycling	I _{CC4}	_	55	
Refresh Current [*] (Average power	MB81C258-12	CAS-before-RAS;		-	45	mA
current)	MB81C258-15	t _{RC} ≈ min		-	40	1
Input Leakage Current		$\begin{array}{l} 0 V \leqq V_{\rm IN} \leqq 5.5 V, \\ V_{\rm CC} = 5.5 V, \\ V_{\rm SS} = 0 V; \mbox{ pins not} \\ \mbox{ under test} = 0 V \end{array}$	I _{I(L)}	-10	10	μΑ
Output Leakage Current		$0V \leq V_{OUT} \leq 5.5V;$ Data out disabled	I _{O(L)}	-10	10	
Output High Voltage		I _{ОН} = –5mA	V _{OH}	2.4	-	V
Output Low Voltage		I _{OL} = 4.2mA	Vol	-	0.4	v

NOTE: *; ICC depends on the output load operating speed. The specified values are with the output pin open.

	MB81C258-10
FUJITSU	MB81C258-12
	MB81C258-15

AC CHARACTERISTICS (At Recommended operating conditions unless otherwise noted) Notes 1, 2

	Symbol	MB 81C258-10		MB 81C258-12		MB 81C258-15		
Parameter NOTES	Symbol	Min	Max	Min	Max	Min	Max	Unit
Time Between Refresh	t _{ref}	-	32	-	32	—	32	ms
Random Read/Write Cycle Time	t _{RC}	200	-	230		260		ns
Read-Modify-Write Cycle Time	t _{RWC}	245	-	285	-	325	-	ns
Access Time from RAS	tRAC	_	100		120		150	ns
Access Time from CAS	t _{cac}	_	25	_	30	_	35	ns
Output Buffer Turn off Delay Time	toff	0	25	0	25	0	30	ns
Transition Time	t _T	3	50	3	50	3	50	ns
Column Address Access Time 4 5	t _{AA}		45	-	55	-	70	ns
Output Hold Time from Column Address Change	t _{AOH}	5	-	5		5	_	ns
Access Time from WE Precharge	twpa	-	25	-	30	-	35	ns
Access Time Relative to last Write	t _{alw}	_	90		110	_	140	ns
Write Latched Data Hold Time	twoн	0	-	0	-	0	-	ns
RAS Precharge Time	t _{RP}	90		100		100	-	ns
RAS Pulse Width	t _{RAS}	65	100000	75	100000	95	100000	ns
RAS Hold Time	t _{RSH}	25	-	30		35		ns
CAS Pulse Width (Read)	t _{CAS}	25	100000	30	100000	35	100000	ns
CAS Pulse Width (Write)	t _{CAS}	15	100000	20	100000	25	100000	ns
CAS Hold Time (Read)	t _{сsн}	100	-	120	-	150	-	ns
CAS Hold Time (Write)	t _{CSH}	80	-	95		115	-	ns
RAS to CAS Delay Time	t _{RCD}	25	75	25	90	30	115	ns
CAS to RAS Set Up Time	t _{CRS}	20	-	25	-	30	—	ns
Row Address Set Up Time	t _{ASR}	0	-	0	-	0	-	ns
Row Address Hold Time	t _{RAH}	15	-	15	-	20	_	ns
Column Address Set Up Time	t _{ASC}	0	-	0	-	0	-	ns
Column Address Hold Time	t _{CAH}	20	-	25	-	30	-	ns
RAS to Column Address Delay Time	t _{RAD}	20	55	20	65	25	80	ns
Column Address Hold Time Reference to RAS	t _{AR}	100	-	120	-	150	-	ns
Write Address Hold Time Referenced to RAS	t _{awr}	80	-	90		110	_	ns
Read Address to RAS Lead Time	t _{RAL}	45	-	55		70	-	ns
Column Address Hold Time Referenced to RAS Rising Time	t _{AHR}	15	_	15	-	20	-	ns

MB81C258-10 MB81C258-12 MB81C258-15

AC CHARACTERISTICS (Cont'd)

(At Recommended operating conditions unless otherwise noted) Notes 1, 2

Deveration No.220	Cumbral	MB 81	C258-10	MB 810	C258-12	MB 810	258-15	11.3
Parameter NOTES	Symbol	Min	Max	Min	Max	Min	Max	
Last Write to Column Address 11 12 Delay Time	tLWAD	20	45	20	55	25	70	ns
Column Address Hold Time Referenced to Last Write	t _{ahlw}	90	_	110	_	140	-	ns
Read Command Set Up Time Referenced to CAS	t _{RCS}	0	_	0	-	0	_	ns
Read Command Hold Time Referenced to RAS	t _{RRH}	10	_	10	_	10	-	ns
Read Command Hold Time Referenced to CAS 13	t _{RCH}	0		0	_	0	-	ns
WE Pulse Width	twp	15	-	20	-	25	-	ns
WE Inactive Time	t _{wi}	15	-	20	-	25	-	ns
Write Command Hold Time	twcн	15		20		25	_	ns
Write Command to RAS Lead	t _{RWL}	25	-	30	_	35		ns
Write Command to CAS Lead Time	t _{CWL}	25	-	30	-	35		ns
RAS to WE Delay Time 14	t _{RWD}	100	_	120	-	150	-	ns
CAS to WE Delay Time	tcwd	25		30		35	-	ns
Column Address to WE Delay Time	t _{AWD}	45	-	55	-	70	-	ns
RAS to Second Write Delay Time	t _{rswd}	105	_	125	-	155	-	ns
Write Command Hold Time Referenced to RAS	twcr	80	_	95	_	115	_	ns
RAS Precharge Time from Last Write	t _{rplw}	135	-	155	-	165	-	ns
Write Set Up Time for Output 14	t _{ws}	0	-	0	_	0	-	ns
Write Hold Time for Output 14	t _{wH}	0		0	-	0	_	ns
D _{1N} Set Up Time	t _{DS}	0	-	0		0	-	ns
D _{IN} Hold Time	t _{DH}	20	-	25	-	30	-	ns
D _{IN} Hold Time Reference to RAS	t _{DHR}	80		90	_	110	_	ns
Refresh Set Up Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCS}	20	-	25	-	30	-	ns

AC CHARACTERISTICS (Cont'd)

(At Recommended operating conditions unless otherwise noted) Notes 1, 2

		Cump hal	MB 81C258-10		MB 81C258-12		MB 81C258-15		11
Parameter	NOTES	Jymbol	Min	Max	Min	Max	Min	Max	Unit
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)		t _{FCH}	20	-	25	_	30	-	ns
CAS Precharge Time (CAS-before-RAS cycle)		tcpr	20	-	25	-	30	—	ns
RAS Precharge Time to CAS Active Time (Refresh cycles)		t _{RPC}	20		20	_	20		ns
Static Mode Read/Write Cycle Time		t _{sc}	50	_	60	_	75		ns
Static Mode Read-Modify- Write Cycle Time		tsrwc	95	-	115	_	145	_	ns
Static Mode CAS Precharge Time		t _{CP}	15	-	20	_	25	_	ns
Refresh Counter Test Cycle Time	15	t _{rtc}	440	-	520	-	610	_	ns
Refresh Counter Test RAS Pulse Width	15	t _{TRAS}	340	10000	410	10000	500	10000	ns
Refresh Counter Test CAS Precharge Time	15	t _{CPT}	50	-	60	-	70	_	ns
Refresh Counter Test CAS to Col. Address Delay Time	15	^t cadt	-	100	-	120	_	150	ns
Refresh Counter Test Access Time from CAS	15	tcact	_	135		165		205	ns
Refresh Counter Test CAS to WE Delay Time	15	tcwdt	135		165	_	205	-	ns

NOTES:

- An Initial pause ($\overline{RAS} = \overline{CAS} = V_{IH}$) of 200 µs is required after power-up followed by any 8 \overline{RAS} -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2 AC characteristics assume $t_T = 5 \text{ ns}$, $V_{IN} = 0V$ to 3V, $V_{IH} = 2.4V$, $V_{IL} = 0.8V, V_{OH} = 2.4V, and V_{OL} = 0.4V.$ 3 Assumes that $t_{RAD} \le t_{RAD}$ (max). If t_{RAD} is greater than the
- maximum recommended value shown in this table, tBAC will be increased by the amount that tRAD exceeds the value shown.

- Assumes that $t_{RAD} \ge t_{RAD}$ (max). Measured with a load equivalent to 2 TTL loads and 100 pF. S Assumes that $t_{LWAD} \le t_{LWAD}$ (max). If t_{LWAD} is greater than the maximum recommended value shown in this table, tALW will be increased by the amount that tLWAD exceeds the value shown. 7 Write Cycle Only.
- B Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only;

if $t_{\mbox{\scriptsize RAD}}$ is greater than the specified $t_{\mbox{\scriptsize RAD}}$ (max) limit, then

- **1** T_{RAD} (min) = t_{RAH} (min) + t_T (t_T = 5ns) **1** t_{AHR} is specified to latch column address by the rising edge of ______RS.
- 11 Operation within the t_{LWAD} (max) limit insures that t_{ALW} (max) can be met. t_{LWAD} (max) is specified as a reference point only; if t_{LWAD} is greater than the specified t_{LWAD} (max) limit, then access time is controlled by tAA.
- 12 t_{LWAD} (min) = t_{CAH} (min) + t_{T} (t_{T} = 5ns).
- 13 14 Either tRRH or tRCH must be satisfied for a read cycle.
- t_{WS} , t_{WH} , and t_{RWD} are specified as a reference point only. If tws \geq tws (min) and tw_H \geq tw_H (min), the data output pin will remain High-Z state throughout entire cycle. It t_{BWD} \geq tRWD (min), The data output will contain data read from the selected cell
- 15 CAS-before-RAS refresh counter test cycle only.

MB81C258-10	
MB81C258-12	FUJITSU
MB81C258-15	







*; Write Cycle only.

2–9





*1; If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), D_{OUT} is high-Z. *2; Write Cycle only.





MB81C258-10	
MB81C258-12	FUJITSU
MB81C258-15	













*1; This is an example of static mode mixed cycle.

*2; If t_{LWAD} is satisfied its min/max value, $t_{ALW} = t_{SC}$ (min) + t_{AA} (max)

MB81C258-10 MB81C258-12 MB81C258-15 FUJITSU





	MB81C258-10
FUJITSU	MB81C258-12
	MB81C258-15







DESCRIPTION

Address Inputs:

A total of eighteen binary input address bits are required to decode any one of the 262,144 storage cells within the MB 81C258. Nine row address bits are established on the address input pins $(A_0 \text{ to } A_B)$ and latched with the Row Address Strobe (RAS). The nine column address bits are established on the address input pins (Ao to AB) after the Row Address Hold Time has been satisfied. In read cycle, the column address are not latched by the Column Address Strobe (CAS), so the column address must be stable until the output becomes valid. In write cycle, the column addresses are latched by the later falling edge of CAS or WE.

Write Enable:

Read or Write cycle is selected with the \overline{WE} inputs. A high on \overline{WE} selects read cycle and low selects write cycle. The write operation is asserted on the later falling edge of \overline{CAS} or \overline{WE} (Both \overline{CAS} and \overline{WE} are low). The time period of the write operation is determined by internal circuit, thus next write operation will be inhibited during the write operation.

Data Input:

Data is written into the MB 81C258 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of \overline{CAS} or \overline{WE} .

Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output is in high impedance state until \overline{CAS} is brought low. In a read cycle, the access time is determined by the following conditions: 1. t_{RAC} from the falling edge of \overline{RAS} .

- 2. t_{AA} from the column address inputs.
- 3. t_{CAC} from the falling edge of \overline{CAS} . When both t_{BCD} and t_{BAD} satisfy their

maximum limits, $t_{RAC} = t_{RCD} + t_{CAC}$ or $t_{RAC} = t_{RAD} + t_{AA}$.

Data output remains valid while the column address inputs are kept constant. However, when \overrightarrow{CAS} goes high, the output returns to high impedance state. In the static mode, the output

data is internally latched by the later falling edge of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$ and remains valid internally until either returns to high.

Static Mode:

The static mode operation allows continuous read, write, or read-modifywrite cycle within a row by applying new column address. In the static mode, \overline{CAS} can be kept low throughout static mode operation. The following four cycles are allowed in the static mode.

1. Static mode read cycle;

In a static mode read cycle, the access time is t_{RAC} from the falling edge of \overline{RAS} or t_{AA} from the column address input. The data remains valid for a time t_{AOH} after the column address is changed.

2. Static mode write cycle,

In a static mode write cycle, the data is written into the cell triggered by the later falling edge of \overline{CAS} or \overline{WE} . If both t_{WS} and t_{WH} are greater than their minimum limits, the data output pin is kept high impedance state through the static mode write cycle.

- 3. Static mode read-modify-write cycle; In the static mode read-modify-write cycle, \overline{WE} goes low after t_{AWD} from the column address inputs and t_{CWD} from the falling edge of \overline{CAS} . The data and column address inputs are strobed and latched by the falling edge a of \overline{WE} .
- Static mode mixed cycle, In the static mode, read, write, and read-modify-write cycles can be mixed in any order.

In the next read cycle of static mode write cycle or read-modify-write cycle, the access time is determined by the following conditions.

- t_{ALW} from the falling edge of WE at previous write cycle.
- 2. t_{AA} from the column address inputs.
- t_{WPA} from the rising edge of WE at the read cycle.
- 4. t_{CAC} from the falling edge of \overline{CAS} .

Refresh:

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row addresses $(A_0 \text{ to } A_7)$ at least every 4ms. The MB 81C258 offers the following three types of refresh.

1. RAS only refresh;

The \overline{RAS} -only refresh avoids any output during refresh because the output buffer is high impedance state due to \overline{CAS} high. Strobing of each 256 row address (A_0 to A_7) with \overline{RAS} will cause all bits in each row to be refreshed. During \overline{RAS} -only refresh cycle, (either V_{1H} or V_{1L}) is permitted to A_8 .

2. CAS-before-RAS refresh;

CAS-before-RAS refreshing available on the MB 81C258 offers an alternate refresh method. If \overline{CAS} is held low for the specified period (t_{FCS}) before \overline{RAS} goes low, on chip refresh control clock generator and the internal refresh address counter are enabled, and an internal refresh operation is executed. After the refresh operation, the refresh address counter is automatically incremented in preparation for the next \overline{CAS} before- \overline{RAS} refresh.

3. Hidden refresh;

A hidden refresh cycle will be executed while maintaining latest valid data at the output pin by extending the \overline{CAS} low time. For the MB 81C258, a hidden refresh cycle is \overline{CAS} -before- \overline{RAS} refresh. The internal refresh address counter provides the refresh address, as in a normal \overline{CAS} -before- \overline{RAS} refresh cycle.

CAS-before-RAS refresh counter Test:

A special timing sequence using \overline{CAS} before- \overline{RAS} refresh counter test cycle provides a convenient method of verifying the function of \overline{CAS} -before- \overline{RAS} refresh activated circuitry. After the \overline{CAS} -before - \overline{RAS} refresh cycle, if \overline{CAS} goes to high and goes to low again while \overline{RAS} is held low, the read and readmodify-write cycles are enabled according to the state of \overline{WE} . This is shown in the \overline{CAS} -before- \overline{RAS} counter test cycle timing diagram. A memory cell address, consisting of a row address (9 bits) and a column address (9 bits), to be accessed is shown below.

ROW ADDRESS - Bits A_0 to A_7 are provided by the refresh counter. The

	MB81C258-10
FUJITSU	MB81C258-12
	MB81C258-15

bits A_8 is set high internally. COLUMN ADDRESS – All the bits A_0

to A_8 are provided by externally after t_{CADT} .

The recommended procedure of \overline{CAS} before \overline{RAS} refresh counter test cycle is shown below. The timing of \overline{CAS} before \overline{RAS} refresh counter test cycle should be used.

1) Initialize the internal refresh address

counter by using eight \overline{CAS} -before- \overline{RAS} refresh cycles.

- 2) Throughout the test, use the same column address.
- Using a write cycle, write Os to all 256 row addresses.
- Using CAS-before-RAS refresh counter test cycle in read-modifywrite mode, read the 0 written in step 3), and simultaneously write a 1

to the same cell. This step is repeated 256 row address generated by internal refresh address counter.

- 5) Using a normal read cycle, read back the 1s written in step 4), from all 256 locations.
- 6) Complement the test pattern and repeat step 3), 4), and 5).



2–16

MB81C258-10	
MB81C258-12	FUJITSU
MB 81C258-15	

TYPICAL CHARACTERISTICS CURVES



Fig. 5 – NORMALIZED ACCESS TIME (t_{AA}) vs SUPPLY VOLTAGE



Fig. 7 – OPERATING CURRENT vs CYCLE RATE



Fig. 4 – NORMALIZED ACCESS TIME (t_{RAC}) vs AMBIENT TEMPERATURE



Fig. 6 – NORMALIZED ACCESS TIME (t_{AA}) vs AMBIENT TEMPERATURE



Fig. 8 – OPERATING CURRENT vs SUPPLY VOLTAGE



	MB81C258-10
FUJITSU	MB81C258-12
	MB 81C 258-15





Fig. 12 – STANDBY CURRENT vs AMBIENT TEMPERATURE



Fig. 14 -- REFRESH CURRENT 1 vs CYCLE RATE



MB81C258-10	
MB81C258-12	FUJITSU
MB 81C258-15	



0

4.0

5.0

V_{CC} SUPPLY VOLTAGE (V)

6.0

Fig. 16 - STATIC COLUMN MODE CURRENT vs SUPPLY VOLTAGE I_{CC4}, PAGE MODE CURRENT (mA) 0 0 0 0 0 0 0 0 t_{SC} = 50ns T_A = 25°C 0 4.0 5.0 6.0

V_{CC} SUPPLY VOLTAGE (V)

Fig. 18 - REFRESH CURRENT 2 vs SUPPLY VOLTAGE



Fig. 20 - ADDRESS AND DATA INPUT VOLTAGE vs AMBIENT TEMPERATURE



	MB81C258-10
FUJITSU	MB81C258-12
	MB 81C 258-15

vs SUPPLY VOLTAGE 3.0 V_{IH} AND V_{IL}, RAS, CAS AND WE T_A = 25°C INPUT VOLTAGE (V) V_{IH} (Min.) VIL (Max.) 0 4.0 5.0 6.0 V_{CC} SUPPLY VOLTAGE (V)

Fig. 21 - RAS, CAS AND WE INPUT VOLTAGE

Fig. 23 - ACCESS TIME (t_{RAC}) vs LOAD CAPACITANCE







vs AMBIENT TEMPERATURE 3.0 V_{CC} = 5.0V V_{1H} AND V_{1L}, RAS, CAS AND WE INPUT VOLTAGE (V) 1.0 0.2 VIH (Min.) VIL (Max.) 0 -20

Fig. 22 - RAS, CAS AND WE INPUT VOLTAGE

Fig. 24 – ACCESS TIME (t_{AA}) vs LOAD CAPACITANCE

40 60 80 100

TA, AMBIENT TEMPERATURE (°C)

b 20



Fig. 26 - OUTPUT CURRENT vs OUTPUT VOLTAGE



MB81C258-10	
MB81C258-12	FUJITSU
MB 81C 258-15	



Fig. 28 - CURRENT WAVEFORM DURING POWER UP (2)



FUNCTIONAL '	TRUTH	TABLE
--------------	-------	-------

Operation Made	Clock Input		Address Input		Data		
Operation Mode	RAS	CAS	WE	Row	Column	Input	Output
Standby	н	н	х	x	x	x	High-Z
Read Cycle	L	L	н	Valid	Valid	х	Valid
Write Cycle	L	L	L	Valid	Valid	Valid	High-Z ^{*1}
Static Mode Read Cycle	L	L	н	Valid* ²	Valid	х	Valid
Static Mode Write Cycle	L	L	L	Valid* ²	Valid	Valid	High-Z* ¹
Static Mode Mixed Cycle	L	L	L/H	Valid *2	Valid	Valid	High-Z or Valid
RAS-only Refresh Cycle	L	н	х	Valid	х	х	High-Z

X: Don't Care H: High level L: Low level

	MB81C258-10
FUJITSU	MB81C258-12
	MB 81C 258-15

(Suffix: -P)



MB81C258-10	
MB 81C 258-12	FUJITSU
MB 81C258-15	

(Suffix: -PD)





262144 BIT CMOS STATIC COLUMN DYNAMIC RAM

MB 81C466-10 MB 81C466-12 MB 81C466-15

March 1987

65,536 × 4 BIT CMOS STATIC COLUMN DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81C466 is static column dynamic random access memory, SC-DRAM, which is organized as 65536 word by 4 bits. This SC-DRAM is designed for high speed, high performance applications such as main frame memory, buffer memory, and video memory, and for applications to battery backed-up systems where very low power dissipation and compact layout is required.

The advantage of SC-DRAM is achieving the static mode operation such as read, write and read-modify-write cycles in spite of dynamic RAM and the fast read and write operation can be performed by this mode.

The MB 81C466 is fabricated using silicon gate CMOS process. Since the CMOS circuit dissipates very small power, it can be easily used in battery backed-up application system such as hand held computer.

The MB 81C466 is pin compatible with Intel's 51C259.

All inputs and outputs are TTL compatible.

- 65536 x 4 SC-DRAM, 18-pin DIP/ 20-pin ZIP
- Silicon-gate, CMOS, single transistor cell
- Row Access Time (t_{RAC}), 100 ns max. (MB 81C466-10) 120 ns max. (MB 81C466-12) 150 ns max. (MB 81C466-15)
- Random Cycle Time (t_{RC}), 200 ns min. (MB 81C466-10) 230 ns min. (MB 81C466-12) 260 ns min. (MB 81C466-15)
- Address Access Time (t_{AA}), 45 ns max. (MB 81C466-10) 55 ns max. (MB 81C466-12) 70 ns max. (MB 81C466-15)
- Static Mode Cycle Time (t_{SC}), 50 ns min. (MB 81C466-10) 60 ns min. (MB 81C466-12) 75 ns min. (MB 81C466-15)

- Low Power Dissipation 385 mW max. (MB 81C466-10) 330 mW max. (MB 81C466-12) 275 mW max. (MB 81C466-15)
 - 11 mW max, at standby with TTL level input 1.65 mW max, at standby with
 - CMOS level input
- Single 5V supply ±10% tolerance
- Internal write period control
 On white latebase for address
- On chip latches for address and data inputs
- 32ms/256 refresh cycle
- RAS-Only, CAS-before-RAS, and Hidden refresh capability
- Standard 18-pin ceramic (Metal seal) DIP (Suffix: -C)
- Standard 18-pin Plastic DIP (Suffix: -P)
- Standard 20-Pin Plastic ZIP (Suffix: -PSZ)

ABSOLUTE MAXIMUM RATINGS

Rating		Symbol	Value	Unit	
Voltage on any pin relative to V _{SS}		V _{IN} , V _{OUT}	-1 to +7	V	
Voltage on V _{CC} relative to V _{SS}		V _{cc}	-1 to +7	V	
Storage	Ceramic	Ŧ	-55 to +150	°C	
Temperature	Plastic	STG	-55 to +125		
Power Dissipation		PD	1.0	w	
Short Circuit output current			50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.
	MB	81C466-10
FUJITSU	MB	81C466-12
	MB	81C466-15



CAPACITANCE ($T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 10\%$, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A ₀ to A ₇	C _{IN1}		7	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}		10	pF
Input/Output Capacitance, DQ_1 to DQ_4	C _{IO}		7	pF

2

MB	81C466-10	
MB	81C466-12	FUJITSU
MB	81C466-15	

RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature	
Supply Voltage	V _{CC} V _{SS}	4.5 0	5.0 0	5.5 0	v		
Input High Voltage, all inputs	ViH	2.4		6.5	v	0°C to +70°C	
Input Low Voltage, all inputs	V _{JN} .	-1.0		0.8	v		

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Su mala al				
		Symbol	Min	Тур	Max	Unit
OPERATING/REFRESH CURRENT*	MB 81C466-10				70	
Average Power Supply Current	MB 81C466-12	I _{CC1}			60	mA
(RAS, CAS cycling; t _{RC} = min)	MB 81C466-15				50	
STANDBY CURRENT Standby Power Supply Current	TTL Level				2	mΔ
$(RAS, CAS = V_{IH})$	CMOS Level	'CC2			0.3	
STATIC MODE OPERATING CURRENT*	MB 81C466-10				50	
Average Power Supply Current $(\overline{RAS} = V_{11}, \overline{CAS}, \overline{WE} \text{ or Address} = cycling;$	MB 81C466-12	I _{CC3}			40	mA
$t_{SC} = min)$	MB 81C466-15				35	
CAS-BEFORE-RAS REFRESH CURRENT*	MB 81C466-10				65	mA
Average Power Supply Current	MB 81C466-12	Icc4			55	
(CAS-before-RAS; t _{RC} = min)	MB 81C466-15				45	
INPUT LEAKAGE CURRENT, ALL INPUTS ($V_{IN} = 0V$ to 5.5V, $V_{CC} = 5V$, $V_{SS} = 0V$, all or inputs not under test = 0V)	l _{1(L)}	-10		10	μA	
INPUT/OUTPUT LEAKAGE CURRENT (Data is disabled, $V_{OUT} = 0V$ to 5.5V)	I _{DQ(L)}	-10		10	μA	
OUTPUT LEVEL, OUTPUT LOW VOLTAGI (I _{OL} = 4.2mA)	Vol			0.4	V	
OUTPUT LEVEL, OUTPUT HIGH VOLTAG (I _{OH} = -5.0 mA)	iΕ	V _{oH}	2.4			V

NOTE *; I_{CC} is depended on the output loading and cycle rate. The specified values are obtained with the output open.

	MB	81C466-10
FUJITSU	MB	81C466-12
	MB	81C466-15

AC CHARACTERISTICS (At Recommended operating conditions unless otherwise noted) NOTE 1.2

Peremeter NOTE	Symbol	MB 810	C466-10	MB 810	2466-12	MB 810	2466-15	Unit
	Symbol	Min	Max	Min	Max	Min	Max	Unit
Time Between Refresh	t _{ref}		32		32		32	ms
Random Read/Write Cycle Time	t _{RC}	200		230		260		ns
Read-Modify-Write Cycle Time	t _{RWC}	270		315		360		ns
Access Time from RAS 3 5	t _{RAC}		100		120		150	ns
Access Time from CAS 5	t _{CAC}		25		30		35	ns
Output Buffer Turn off Delay Time	toff	0	25	0	25	0	30	ns
Transition Time	t _T	3	50	3	50	3	50	ns
Column Address Access Time 5	t _{AA}		45		55		70	ns
Output Hold Time from Column Address Change	t _{aoh}	5		5		5		ns
Access Time from WE Precharge	twpa		25		30		35	ns
Access Time Relative to Last Write 6	t _{ALW}		90		110		140	ns
RAS Precharge Time	t _{RP}	90		100		100		ns
RAS Pulse Width	t _{RAS}	65	100000	75	100000	95	100000	ns
RAS Hold Time	t _{RSH}	25		30		35		ns
CAS Pulse Width (Read)	t _{CAS}	25	100000	30	100000	35	100000	ns
CAS Pulse Width (Write)	t _{CAS}	15	100000	20	100000	25	100000	ns
CAS Hold Time (Read)	t _{сsн}	100		120		150		ns
CAS Hold Time (Write)	t _{CSH}	80		95		115		ns
RAS to CAS Delay Time	t _{RCD}	25	75	25	90	30	115	ns
CAS to RAS Set Up Time	t _{CRS}	20		25		30		ns
Row Address Set Up Time	t _{ASR}	0		0		0		ns
Row Address Hold Time	t _{RAH}	15		15		20		ns
Column Address Set Up Time 7	t _{ASC}	0		0		0		ns
Column Address Hold Time 7	t _{CAH}	20		25		30		ns
RAS to Column Address Delay Time	t _{RAD}	20	55	20	65	25	80	ns
Column Address Hold Time Referenced to RAS	t _{AR}	100		120		150		ns
Write Address Hold Time Referenced to RAS	t _{AWR}	80		90		110		ns
Read Address to RAS Lead Time	tRAL	45		55		70		ns
Column Address Hold Time Reference to RAS Rising Time	t _{AHR}	15		15		20		ns
Last Write to Column Address Delay Time	t _{lwad}	20	45	20	55	25	70	ns
Column Address Hold Time Reference to Last Write	t _{ahlw}	90		110		140		ns

MB	81C466-10	
MB	81C466-12	FUJITSU
MB	81C466-15	

AC CHARACTERISTICS (Cont'd) (At Recommended operating conditions unless otherwise noted) NOTE 1,2

		MB 81C466-10		MB 81C466-12		MB 81C466-15		11-14
Parameter NOTE	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Command Set Up Time Referenced to CAS	t _{RCS}	0		0		0		ns
Read Command Hold Time Referenced to RAS 13	t _{RRH}	10		10		10		ns
Read Command Hold Time Referenced to CAS	t _{RCH}	0		0		0		ns
WE Pulse Width	t _{WP}	15		20		25		ns
WE Inactive Time	twi	15		20		25		ns
Write Command Hold Time	twcн	15		20		25		ns
Write Command to RAS Lead Time	t _{RWL}	25		30		35		ns
Write Command to CAS Lead Time	t _{CWL}	25		30		35		ns
RAS to WE Delay Time 14	t _{RWD}	125		150		185		ns
CAS to WE Delay Time	tcwD	50		60		70		ns
Column Address to WE Delay Time	t _{AWD}	70		85		100		ns
RAS to Second Write Delay Time	t _{RSWD}	105		125		155		ns
Write Command Hold Time Referenced to RAS	twcr	80		95		115		ns
RAS Precharge Time from Last Write	t _{RPLW}	135		155		165		ns
Write Set Up Time for Output 14 Disable	t _{ws}	0		0		0		ns
Write Hold Time for Output Disable 14	t _{WH}	0		0		0		ns
D _{IN} Set Up Time	t _{DS}	0		0		0		ns
D _{IN} Hold Time	t _{DH}	20		25		30		ns
D _{IN} Hold Time Referenced to RAS	t _{DHR}	80		90		110		ns
Access Time from OE	t _{OEA}		25		30		35	ns
OE to Data In Delay Time	toed	20		25		30		ns
Output Buffer Turn off Delay Time from OE	t _{oez}	0	20	0	25	0	30	ns
OE Hold Time Referenced to RAS 15	t _{oehr}	20		20		20		ns
OE Hold Time Referenced to CAS 15	t _{oehc}	20		20		20		ns
Refresh Set Up Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCS}	20		25		30		ns
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCH}	20		25		30		ns
CAS Precharge Time (CAS-before-RAS cycle)	t _{cpr}	20		25		30		ns
RAS Precharge Time to CAS Active Time (Refresh cycles)	t _{rpc}	20		20		20		ns

AC CHARACTERISTICS (Cont'd)

(At Recommended operating conditions unless otherwise noted) NOTE 1,2

	Cumbral	MB 81C466-10		MB 81C466-12		MB 81C466-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Static Mode Read/Write Cycle Time	t _{sc}	50		60		75		ns
Static Mode Read-Modify-Write Cycle Time	t _{srwc}	120		145		180		ns
Static Mode CAS Precharge Time	t _{CP}	15		20		25		ns
OE to RAS Inactive Set Up Time	t _{OES}	25		30		35		ns
D _{IN} to CAS Delay Time 16	t _{DZC}	0		0		0		ns
D _{IN} to OE Delay Time 16	t _{DZO}	0		0		0		ns
Refresh Counter Test Cycle Time 17	t _{RTC}	465		550		645		ns
Refresh Counter Test RAS Pulse	t _{tras}	365	10000	440	10000	535	10000	ns
Refresh Counter Test CAS Precharge Time	t _{срт}	50		60		70		ns
Refresh Counter Test CAS to Column Address Delay Time	^t cadt		100		120		150	ns
Refresh Counter Test Access Time from CAS	t _{cact}		135		165		205	ns
Refresh Counter Test CAS to WE Delay Time	t _{cwdt}	135		165		205		ns

NOTES:

- An Initial pause (RAS=CAS=V_{IH}) of 200µs is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CASbefore-RAS initialization cycles instead of 8 RAS cycles are required.
- 2 AC characteristics assume $t_T = 5ns$, $V_{1N} = 0V$ to 3V, $V_{1H} = 2.4V$, $V_{1L} = 0.8$, $V_{OH} = 2.4V$, and $V_{OL} = 0.4V$.
- **B** Assumes that $t_{RAD} \leq t_{RAD}$ (max). If t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RAD} exceeds the value shown.
- 4 Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- S Measured with a load equivalent to 2 TTL loads and 100pF.
- **6** Assumes that $t_{LWAD} \leq t_{LWAD}$ (max). If t_{LWAD} is greater than the maximum recommended value shown in this table, t_{ALW} will be increased by the amount that t_{LWAD} exceeds the value shown.
- Write Cycle only.
- $\label{eq:constraint} \begin{array}{|c|c|c|c|c|c|c|c|} \hline \textbf{B} & \text{Operation within the } t_{\mathsf{RAD}} & (\mathsf{max}) \text{ limit insures that} \\ t_{\mathsf{RAC}} & (\mathsf{max}) \text{ can be met. } t_{\mathsf{RAD}} & (\mathsf{max}) \text{ is specified as a} \\ \text{reference point only; if } t_{\mathsf{RAD}} \text{ is greater than the specified} \\ \text{field } t_{\mathsf{RAD}} & (\mathsf{max}) \text{ limit, then access time is controlled} \\ \text{by } t_{\mathsf{AA}}. \end{array}$

- $\mathbf{9}$ t_{BAD} (min) = t_{BAH} (min) + t_T (t_T = 5ns)
- 10 t_{AHR} is specified to latch column address by the rising edge of RAS.
- Operation within the t_{LWAD} (max) limit insures that t_{ALW} (max) can be met. t_{LWAD} (max) is specified as a reference point only; if t_{LWAD} is greater than the specified t_{LWAD} (max) limit, then access time is controlled by t_{AA}.
- 12 t_{LWAD} (min) = t_{CAH} (min) + t_{T} (t_{T} = 5ns).
- **13** Either t_{RRH} or t_{RCH} must be satisfied for a read cycle. **14** t_{WS} , t_{WH} , and t_{RWD} are specified as a reference point
- only. If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), the data output pin will remain High-Z state throughout entire cycle. It $t_{RWD} \ge t_{RWD}$ (min). The data output will contain data read from the selected cell.
- 15 Either t_{OEHR} or t_{OEHC} is satisfied, output is disabled.
- **16** Either t_{DZC} or t_{DZO} must be satisfied.
- 17 CAS-before-RAS refresh counter test cycle only.

MB	81C466-10	
MB	81C466-12	FUJITSU
MB	81C466-15	



^{*;} If $t_{RAD} \ge t_{RAD}$ (max), access time is t_{AA} .



	MB	81C466-10
FUJITSU	MB	81C466-12
	MB	81C466-15



*; If \overline{OE} is kept high through a cycle or $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min) are met, DQ pins are kept high impedance state.



MB	81C466-10	
MB	81C466-12	FUJITSU
MB	81C466-15	





	MB	81C466-10
FUJITSU	MB	81C466-12
	MB	81C466-15





MB	81C466-10	
MB	81C466-12	FUJITSU
MB	81C466-15	





	MB	81C466-10
FUJITSU	MB	81C466-12
	MB	81C466-15



MB	81C466-10	
MB	81C466-12	FUJITSU
MB	81C466-15	



DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode parallel 4 bits of the 262,144 storage cells within the MB 81C466. Eight row address bits are established on the address input pins (A_0 to A_7) and latched with the Row Address Strobe (RAS). The eight column address bits are established on the address input pins $(A_0 \text{ to } A_7)$ after the Row Address Hold Time has been satisfied. In read cycle, the column addresses are not latched by the Column Address Strobe (CAS), so the column address must be stable until the output becomes valid. In write cycle, the column addresses are latched by the later falling edge of CAS or WE.

Write Enable:

Read or Write cycle is selected with the \overline{WE} inputs. A high on \overline{WE} selects read cycle and low selects write cycle. The write operation is asserted on the later falling edge of \overline{CAS} or \overline{WE} (Both \overline{CAS} and \overline{WE} are low). The time period of the write operation is determined by internal circuit, thus the next write operation will be inhibited during the write operation.

Data Pins:

Data Inputs;

Data are written into the MB 81C466 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of \overline{CAS} or \overline{WE} .

Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output is in high impedance state until \overline{CAS} is brought low. In a read cycle, the access time is determined by the following conditions:

- 1. t_{RAC} from the falling edge of \overline{RAS} .
- 2. t_{AA} from the column address inputs.
- 3. t_{CAC} from the falling edge of \overline{CAS} .
- 4. t_{OEA} from the falling edge of \overline{OE} .

When both t_{RCD} and t_{RAD} satisfy their maximum limits, $t_{RAC} = t_{RCD} + t_{CAC}$ or $t_{RAC} = t_{RAD} + t_{AA}$.

Data output remains valid while the column address inputs are kept con-

stant. However, when either \overline{CAS} or \overline{OE} goes high, the output returns to a high impedance state. In the static write cycle (\overline{CAS} controlled), if both $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min) are met, data pins are input mode regardless of the state of \overline{OE} .

Output Enable:

The \overline{OE} controls the impedance of the output buffers. In the high state on \overline{OE} , the output buffers are high impedance state. In the low state on \overline{OE} , the output buffers are low impedance state. In the write cycle (WE controlled), the \overline{OE} must be high before the data applied to DQ pins. When \overline{WE} controlled write cycles is not used, \overline{OE} can be low throughout the operation.

Static Mode:

The static mode operation allows continuous read, write, or read-modifywrite cycle within a row by applying new column address. In the static mode, CAS can be kept low throughout static mode operation. The following four cycles are allowed in the static mode. 1. Static mode read cycle,

In a static mode read cycle; the access time is t_{RAC} from the falling edge of \overrightarrow{RAS} or t_{AA} from the column address input or t_{OEA} from the falling edge of \overrightarrow{OE} . The data remains valid for a time t_{AOH} after the column address is changed. 2. Static mode write cycle;

- In a static mode write cycle, In a static mode write cycle, the data is written into the cell triggered by the later falling edge of \overline{CAS} or \overline{WE} . If both t_{WS} and t_{WH} are greater than their minimum limits, the data output pin is kept high impedance state through the static mode write cycle. The \overline{OE} must be high before the data are applied to DQ pins.
- 3. Static mode read-modify-write cycle; In the static mode read-modify-write cycle, WE goes low after t_{AWD} from the column address inputs and t_{CWD} from the falling edge of CAS. The data and column address inputs are strobed and latched by the falling edge of WE. The OE must be high before the data are applied to DQ pins.

- 4. Static mode mixed cycle;
- In the static mode, read, write, and read-modify-write cycles can be mixed in any order.

In the next read cycle of static mode write cycle or read-modify-write cycle, the access time is determined by the following conditions.

- t_{ALW} from the falling edge of WE at previous write cycle.
- 2. t_{AA} from the column address inputs.
- 3. t_{WPA} from the rising edge of WE at the read cycle.
- 4. t_{CAC} from the falling edge of \overline{CAS} .
- 5. t_{OEA} from the falling edge of \overline{OE} .

Refresh:

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row addresses $(A_0 \text{ to } A_7)$ at least every 4ms.

The MB 81C466 offers the following three types of refresh.

1. RAS only refresh;

The \overline{RAS} -only refresh avoids any outputs during refresh because the outputs buffers are high impedance state due to \overline{CAS} -high. Strobing of each 256 row address (A₀ to A₇) with \overline{RAS} will cause all bits in each row to be refreshed.

2. CAS-before-RAS refresh;

 $\label{eq:cases} \begin{array}{l} \hline CAS\mbox{-before-} \overline{RAS}\mbox{ refreshing available}\\ \text{on the MB 81C466 offers an alter-}\\ \text{nate refresh method. If } \overline{CAS}\mbox{ is}\\ \text{held low for the specified period}\\ (t_{FCS})\mbox{ before } \overline{RAS}\mbox{ goes low, on chip}\\ \text{refresh control clock generator and}\\ \text{the internal refresh address counter}\\ \text{are enabled, and an internal refresh}\\ \text{operation is executed. After the}\\ \text{refresh operation, the refresh address}\\ \text{counter is automatically incremented}\\ \text{in preparation for the next } \overline{CAS}\mbox{-before-} \overline{RAS}\mbox{ refresh}. \end{array}$

Hidden refresh;

A hidden refresh cycle will be executed while maintaining latest valid data at the output pin by extending the \overline{CAS} low time. For the MB 81C466, a hidden refresh cycle is \overline{CAS} -before- \overline{RAS} refresh. The internal refresh address counter provides the refresh address, as in a normal \overline{CAS} -before- \overline{RAS} refresh cycle.



CAS-before-RAS refresh counter Test:

A special timing sequence using CASbefore-RAS refresh counter test cycle provides a convenient method of verifying the function of \overline{CAS} -before- \overline{RAS} refresh activated circuitry. After the CAS-before-RAS refresh cycle, if CAS goes to high and goes to low again while RAS is held low, the read and read-modify-write cycles are enabled according to the state of WE. This is shown in the CAS-before-RAS counter test cycle timing diagram, A memory cell address, consisting of a row address (8 bits) and a column address (8 bits), 2) Throughout the test, use the same

to be accessed is shown below.

ROW ADDRESS - All bits An to A7 are provided by the refresh counter.

COLUMN ADDRESS - All the bits A_0 to A_7 are provided by externally after t_{CADT}.

The recommended procedure of CASbefore-RAS refresh counter test is shown below. The timing of CASbefore-RAS refresh counter test cycle should be used.

- 1) Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.

column address.

- 3) Using a write cycle, write Os to all 256 row addresses.
- 4) Using CAS-before-RAS refresh counter test cycle in read-modifywrite mode, read the 0 written in step 3), and simultaneously write a 1 to the same cell. This step is repeated 256 row address generated by internal refresh address counter.
- 5) Using a normal read cycle, read back the 1s written in step 4), from all 256 locations.
- 6) Complement the test pattern and repeat step 3), 4), and 5).

PACKAGE DIMENSIONS

(Suffix: -C)



	MB	81C466-10
FUJITSU	MB	81C466-12
	MB	81C466-15

(Suffix: -P) (Suffix: -PSZ)



: DATA SHEET

MB81C1000-70/-80/-10/-12 CMOS 1048576 BIT FAST PAGE DYNAMIC RAM

RAS-only, CAS-before-RAS, or

Fast Page Mode, Read-Modify-

On chip substrate bias generator

Hidden Refresh

Write capability

for high performance

CMOS 1,048,576 x 1 BIT FAST PAGE MODE DYNAMIC RAM

The Fujitsu MB81C1000 is CMOS fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1000 has been designed for mainframe memories, buffer memories, and video image memories requiring highspeed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very lower power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1000 high α -ray soft error immunity and long refresh time.

Since the CMOS circuits are used for peripheral circuits, low power dissipation and high speed operation are realized.

This specification is applied to "BC" version revised with intent to realize faster access time. So faster speed version (70ns and 80ns) are available on this chip.

PRODUCT LINE

Parameter	MB81C1000 -70	MB81C1000 -80	MB81C1000 -10	MB81C1000 -12		
RAS Access Time	70ns max.	80ns max.	100ns max.	120ns max.		
Random Cycle Time	140ns min.	155ns min.	180ns min.	210ns min.		
Address Access Time	43ns max.	45ns max.	50ns max.	60ns max.		
CAS Access Time	25ns max.	25ns max.	25ns max.	35ns max.		
Fast Page Mode Cycle Time	53ns min.	55ns min.	60ns min.	70ns min.		
Low Power Dissipation Operating current 	413mW max.	385mW max.	330mW max.	275mW max.		
 Standby current 	11mW max (TTL level)/5.5mW max (CMOS level)					

FEATURES

- 1,048,576 word x 1bit organization
- Silicon Gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2ms
- Common I/O capability by using early write

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit
Voltage on Any Pin Rela	tive to V _{SS}	VIN, VOUT	-1 to +7	V
Voltage on V _{CC} Relative	e to V _{SS}	V _{cc}	-1 to +7	V
Stange Temperature	Ceramic	T	-55 to +150	°c
Storage Temperature	Plastic	'STG	-55 to +125	Ĭ
Power Dissipation		PD	1.0	w
Short Circuit Output Cu	rrent		50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE

Boromotor	Symbol	Va	Unit	
r al allietei	Symbol	Тур	Max	
Input Capacitance, A ₀ to A ₉ , D _{IN}	C _{IN1}		5	pF
Input Capacitance, RAS CAS, WE	C _{IN2}		5	pF
Output Capacitance, D _{OUT}	C _{OUT}		5	pF

RECOMMENDED OPERATING CONDITIONS

Devemator	NOTED	Symbol	Value			Unit	Ambient	
Parameter	NOTES		Min	Тур	Max	Unit	Temperature	
Supply Voltage	1	V _{CC} V _{SS}	4.5 0	5.0 0	5.5 0	V		
Input High Voltage, Al	l inputs 1	V _{IH}	2.4		6.5	v	0°C to +70°C	
Input Low Voltage, All	V _{IL}	-2.0		0.8	v			

$(T_A = 25^{\circ}C)$

DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted) Notes 3

Parame	ter NOTES	Conditions	Symbol	Val	ues	Unit	
				Min	Max		
Operating Current (Average power Supply current) 2	MB81C1000-70				75		
(Average power	MB81C1000-80	t _{BC} = min	I _{CC1}		70	mA	
Supply current) 2	MB81C1000-10	ne			60		
	MB81C1000-12				50		
Standby Current	TTL level	$\overline{RAS} = \overline{CAS} = V_{IH}$			2.0	m 4	
(Power supply current)	CMOS level	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2V$	CC2		1.0	mΑ	
Definesh Comment 1	MB81C1000-70				70		
(Average power supply current 2	MB81C1000-80	$\overline{CAS} = V_{IH}, \overline{RAS}$	I _{CC3}		65	mA	
	MB81C1000-10	cycling; t _{RC} = min			55		
	MB81C1000-12				45		
Fast Page Mode Current 2 -	MB81C1000-70				47		
	MB81C1000-80	$\overline{RAS} = V_{1L}, \overline{CAS}$	I _{CC4}		45	mA	
	MB81C1000-10	Cycinig, ipc – min			40		
	MB81C1000-12				33		
	MB81C1000-70		Icc5		70		
(Average power	MB81C1000-80	RAS cycling,			65	mA	
current) 2	MB81C1000-10	CAS-before-RAS;			55		
	MB81C1000-12	RC mm			45		
Input Leakage Current		$\begin{array}{l} 0V \leq V_{IN} \leq 5.5V, \\ 4.5V \leq V_{CC} \leq 5.5V, \\ V_{SS} = 0V; pins not \\ under test = 0V \end{array}$	I _{1(L)}	-10	10	μΑ	
Output Leakage Current		$0V \leq V_{OUT} \leq 5.5V;$ Data out disabled	I _{O(L)}	-10	10		
Output High Voltage		I _{он} = ~5mA	V _{он}	2.4		V	
Output Low Voltage		I _{OL} = 4.2mA	Vol		0.4		

AC CHARACTERISTICS (At recommended operating conditions unless otherwise noted.) Notes 3,4,5

				· · · · · · · · · · · · · · · · · · ·							
	NOTE:	Sumbol	MB810	1000-70	MB81C	1000-80	MB81C	1000-10	MB81C	1000-12	Unit
INO.	Parameter NOTES	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	
1	Time Between Refresh	tref		8.2		8.2		8.2		8.2	ms
2	Random Read/Write Cycle Time	t _{RC}	140		155		180		210		ns
3	Read-Modify-Write Cycle Time	^t RWC	167		182		210		245		ns
4	Access Time from RAS 69	^t rac		70		80		100		120	ns
5	Access Time from CAS 79	^t CAC		25		25		25		35	ns
6	Access Time from 89	^t AA		43		45		50		60	ns
7	Output Data Hold Time	^t óн	7		7		7		7		ns
8	Output Buffer Turn on Delay Time	ton	5		5		5		5		ns
9	Output Buffer Turn Off [10] Delay Time	toff		25		25		25		25	ns
10	Transition Time	tT	3	50	3	50	3	50	3	50	ns
11	RAS Precharge Time	t _{RP}	60		65		70		80		ns
12	RAS Pulse Width	^t RAS	70	100000	80	100000	100	100000	120	100000	ns
13	RAS Hold Time	^t RSH	25		25		30		35		ns
14	CAS to RAS Precharge Time	^t CRP	0		0		0		0		ns
15	RAS to CAS Delay Time	^t rcd	20	45	22	55	25	70	25	85	ns
16	CAS Pulse Width	^t CAS	25		25		30		35		ns
17	CAS Hold Time	^t CSH	70		80		100		120		ns
18	CASPrecharge Time(C-B-RCycle)	^t CPN	15		15		15		15		ns
19	Row Address Set Up Time	^t ASR	0		0		0		0		ns
20	Row Address Hold Time	^t RAH	10		12		15		15		ns
21	Column Address Set Up Time	^t ASC	0		0		0		0		ns
22 ·	Column Address Hold Time	^t CAH	15		15		15		20		ns
23	RAS to Column Address [13] Delay Time	^t RAD	15	27	17	35	20	50	20	60	ns
24	Column Address to RAS Lead Time	^t RAL	43		45		50		60		ns
25	Read Command Set Up Time	^t RCS	0		0		0		0		ns

AC CHARACTERISTICS (Cont'd) (At recommended operating conditions unless otherwise noted.). Notes 3,4,5

	NOTES	0	MB81C1000-70		MB81C1000-80		MB81C1000-10		MB81C1000-12		
NO.	Parameter <u>NOTES</u>	Sympol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
26	Read Command Hold Time [14] Referenced to RAS	^t RRH	0		0		0		0		ns
27	Read Command Hold Time Referenced to CAS	^t RCH	0		0		0		0		ns
28	Write Command Set Up [15] Time	twcs	0		0		0		0		ns
29	Write Command Hold Time	^t WCH	15		15		15		20		ns
30	WE Pulse Width	twp	15		15		15		20		ns
31	Write Command to RAS Lead Time	^t RWL	22		22		25		30		ns
32	Write Commnd to CAS Lead Time	^t CWL	17		17		20		25		ns
33	D _{IN} Set Up Time	t _{DS}	0		0		0		0		ns
34	D _{IN} Hold time	^t DH	15		15		15		20		ns
35	RAS to WE Delay Time 15	^t RWD	70		80		100		120		ns
36	CAS to WE Delay Time 15	^t CWD	25		25		30		35		ns
37	Column Address to WE [15] Delay Time	tawd	43		45		50		60		ns
38	RAS Precharge Time to CAS Active Time (Refresh Cycles)	^t RPC	0		0		0		0		ns
39	CAS Set Up Time for CAS-before-RAS Refresh	^t csr	0		0		0		0		ns
40	CAS Hold Time for CAS-before-RAS Refresh	^t chr	15		15		15		20		ns
41	Access Time from CAS (Counter Test Cycle)	^t cat		43		45		50		60	ns
50	Fast Page Mode Read/Write Cycle Time	^t PC	53		55		60		70		ns
51	Fast Page Mode Read-Modify- Write Cycle Time	^t PRWC	75		77		85		100		ns
52	Access Time from CAS Precharge	^t CPA		53		55		60		70	ns
53	Fast Page Mode CAS Precharge Time	^t CP	15		15		15		15		ns

NOTES:

1 Referenced to V_{SS}.

 $\frac{2}{1 \text{ CC}} \quad \text{I}_{\text{CC}} \quad \text{depends on the output load conditions and cycle} \\ \text{rate. The specified values are obtained with the output open.}$

 I_{CC} depends on the number of address changes as \overline{RAS} = V_{IL} and \overline{CAS} = V_{IH} .

 I_{CC1} , I_{CC3} and I_{CC5} are specified at three time of address change during $\overline{RAS} = V_{1L}$ and $\overline{CAS} = V_{1H}$. I_{CC4} is specified at one time of address change during $\overline{RAS} = V_{1L}$ and $\overline{CAS} = V_{1H}$.

- 3 An initial pause $(\overline{RAS} = \overline{CAS} = V_{IH})$ of 200 μ s is required after power-up followed by any 8 \overline{RAS} -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before- \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
- 4 AC characteristics assume $t_T = 5$ ns.
- **5** V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 6 Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max), If t_{RCD}(or t_{RAD}) is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} (or t_{RAD}) exceeds the value shown. Refer to Fig. 2 and 3.
- $\label{eq:transform} \begin{array}{|c|c|c|c|c|} \hline \textbf{7} & \mbox{If} \ t_{\mathsf{RCD}} \geq t_{\mathsf{RCD}} \ (\mbox{max}), \ t_{\mathsf{RAD}} \geq t_{\mathsf{RAD}} \ (\mbox{max}), \ \mbox{and} \\ t_{\mathsf{ASC}} \geq t_{\mathsf{AA}} \cdot t_{\mathsf{CAC}} \cdot t_{\mathsf{T}}, \ \mbox{access time is } t_{\mathsf{CAC}}. \end{array}$
- 8 If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} \le t_{AA} \cdot t_{CAC} \cdot t_T$, access time is t_{AA} .
- 9 Measured with a load equivalent to two TTL loads and 100 pF.

- 10 t_{OFF} is specified that output buffer changes to high impedance state.
- $\label{eq:transformation} \fbox{11} Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.$
- 12 t_{BCD} (min) = t_{BAH} (min) + $2t_T$ + t_{ASC} (min).
- 13 Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- 14 Either t_{BBH} or t_{BCH} must be satisfied for a read cycle.
- **15** twcs, t_{CWD}, t_{RWD} and t_{AWD} are not a restructive operating parameter. They are included in the data sheet as the electrical characteristics only. If twcs \geq twcs (min), the cycle is an early write cycle and D_{OUT} pin will maintain high impedance state throughout the entire cycle. If t_{CWD} \geq t_{CWD} (min), t_{RWD} \geq t_{RWD} (min), and t_{AWD} \geq t_{AWD} (min), the cycle is a readmodify-write cycle and data from the selected cell will appear at the D_{OUT} pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear at the

a delayed write cycle and invalid data will appear at the $D_{OUT}\,$ pin, and write operation can be executed by satisfing $t_{RWL},\,t_{CWL},\,$ and $\,t_{RAL}$ specifications.

- 17 Assumes that CAS-before-RAS refresh and CAS-before-RAS refresh counter test cycle only

MB81C1000-80 MB81C1000-10 MB81C1000-12

MB81C1000-70



FUNCTIONAL TRUTH TABLE

Operation	Clock Input			Address Input		Data		Defeat	Nete	
Mode	RAS	CAS	WE	Row	Column	Input	Output	Retresh	NOTE	
Standby	Н	н	х	-	-	_	High-Z	-		
Read Cycle	L	L	н	Valid	Valid	-	Valid	0*	$t_{RCS} \ge t_{RCS}$ (min)	
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	0*	$t_{WCS} \ge t_{WCS}$ (min)	
Read-Modify- Write Cycle	L	L	H→L	Valid	Valid	X→ Valid	Valid	0*	$t_{CWD} \ge t_{CWD}$ (min)	
RAS-only Refresh Cycle	L	н	х	Valid	-	_	High-Z	0		
CAS-before- RAS Refresh	L	L	x	-		_	High-Z	0	$t_{CSR} \ge t_{CSR}$ (min)	
Hidden Refresh Cycle	H→L	L	x	-	_	-	Valid	0	Previous data is kept.	

X; "H" or "L" *; It is impossible in fast page mode.





2-49

















2

DESCRIPTION

Address Inputs:

A total of twenty binary input address bits are required to decode any one of the 1,048,576 storage cells whthin the MB 81C1000. Ten row address bits are established on the address input pins (An to An) and latched with the Row Address Strobe (RAS). The ten column address bits are established on the address input pins $(A_0 \text{ to } A_9)$ and latched with the Column Address Strobe (CAS). All row and column address must be stable on or before the falling edge of RAS and CAS, respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after t_{BAH} (min) + t_T.

Therefore, to get valid data within t_{RAC} , it is necessary to apply column address within t_{RAD} (max).

If $t_{RAD} \ge t_{RAD}$ (max), access time is t_{CAC} or t_{AA} whichever occur later.

Write Enable:

Read or Write cycle is selected with the \overline{WE} inputs. A high on \overline{WE} selects read cycle and low selects write cycle. Data input is ignored during read cycle. Data output is high impedance state during write cycle.

Data Input:

Data is written into the MB 81C1000 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of \overline{CAS} or \overline{WE} . In an early write cycle, data input is strobed by \overline{CAS} , and set up and hold times are referenced to \overline{CAS} . In a delayed write or read-modify-write cycle, \overline{WE} is set low after \overline{CAS} . Thus, data input is strobed by \overline{WE} , and set up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output

is high impedance state until \overline{CAS} is brought low. In a read or read-modifywrite cycle, the output becomes valid after t_{RAC} from the falling edge of \overline{CAS} when t_{RCD} (max) is satisfied or after t_{CAC} when t_{RCD} is longer than t_{RCD} (max). The data output remains valid until \overline{CAS} returns to high with t_{OH} and becomes high impedance state after t_{OFF} . In an early write cycle, the output buffer is high impedance state during the entire cycle. In a delayed write cycle, if t_{RWD} or t_{CWD} is less than t_{RWD} (min) or t_{CWD} (min), the output is invalid.

Read Cycle:

The read cycle is executed by keeping both RAS and CAS "L" and keeping WE "H" throughout the cycle. The row and column addresses are latched with RAS and CAS, respectively. The data output is remain valid with CAS "L" i.e., if CAS goes "H", the data becomes invalid with t_{OH}. During read cycle, the D_{IN} pin is "H" or "L". The access time is determined by \overline{RAS} (t_{BAC}), CAS (t_{CAC}), or Column address input (t_{AA}) . If t_{BCD} (RAS to CAS delay time) is greater than the specification, the access time is t_{CAC} . If t_{BAD} is greater than the specification, the access time is t_{AA}.

Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of \overline{WE} and D_{1N} pin. The data on D_{1N} pin is latched with the latter falling edge of \overline{CAS} or \overline{WE} and written into memory. In addition, during write cycle, t_{RWL} , t_{CWL} and t_{RAL} must be satisfied the specifications.

Read-Modify-Write Cycle:

The read-modify-write cycle is executed by changing \overline{WE} from "H" to "L" after the data appears on the D_{OUT} pin. After the current data is read out, modified data can be re-written into the same address quickly.

Fast Page Mode Read Cycle:

The fast page mode read cycle is executed after normal cycle with holding \overline{RAS} "L", applying column address and \overline{CAS} , and keeping \overline{WE} "H". Once an address is selected normally using the \overline{RAS} and \overline{CAS} , other addresses in the same row can be selected by only changing the column address and applying the \overline{CAS} . So power consumption and cycle time are reduced. During fast page mode, the access time is t_{CAC} , t_{AA} , or t_{CPA} , whichever occurs later. Any of the 1024 bits belonging to each row can be accessed.

Fast Page Mode Write Cycle:

The fast page mode write cycle is executed by the same manner as fast page mode read cycle except for the state of $\overline{\text{WE}}$. The data on D_{IN} pin is latched with the falling edge of $\overline{\text{CAS}}$ and written into the memory. During fast page mode write cycle, t_{CWL} must be satisfied. Any of the 1024 bits belonging to each row can be accessed.

Fast Page Mode Read-Modify-Write Cycle:

During fast page mode, the read-modifywrite cycle can be executed by changing \overline{WE} high to low after the data appears at the D_{OUT} pin as well as normal cycle. Any of the 1024 bits belonging to each row can be accessed.

Refresh:

The refresh of DRAM is executed by normal read, write or read-modigy-write cycle, i.e., the cells on the one row line are refreshed by executing one of three cycles. 512 row address must be refreshed every 8.2 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-written to the cell. The MB81C1000 also has thdee types of refresh modes, RAS-Only refresh, CASbefore- RAS refresh, and Hidden refresh.



1. RAS-Only Refresh;

The RAS-only refresh is executed by keeping RAS "L" and keeping CAS "H" through the cycle. The row address to be refreshed is latched with the falling edge of RAS. During RAS-only refresh, the D_{OUT} pin is kept high impedance state.

2. CAS-before-RAS Refresh;

The CAS-before \overline{RAS} refresh is executed by bringing \overline{CAS} "L" before \overline{RAS} . By this timing combination, the MB 81C1000 executes \overline{CAS} -before \overline{RAS} refresh. The row address input is not necessary because it is generated internally.

3. Hidden Refresh;

The Hidden refresh is executed by keeping \overline{CAS} "L" to next cycle, i.e., the output data at previous cycle is kept during next refresh cycle. Since the \overline{CAS} is kept low continuosly from previous cycle, followed refresh cycle should be \overline{CAS} -before-RAS refresh.

(Suffix: -P)





(Suffix: -PJ)

PIN ASSIGNMENT						
DIN C WE C RAS C TE* C NC. C		Ο V _{SS} D _{OUT} D CAS D NC. D A9				
	TOP VIEW					
A ₀ A ₁ A ₂ A ₃ V _{CC} CC		□ A8 □ A7 □ A6 □ A5 □ A4				



2

(Suffix: -PSZ)

 PIN ASSIGNMENT

 (TOP VIEW)

 CAS VSS WE TE' NC A1 A3 A4 A6 A6

 21 41 61 81 101 121 141 161 161 101 2011

 21 41 61 81 101 121 141 161 161 101 2011

 11 31 51 71 91 111 131 151 171 191

 A9 DOUT DIN RAS NC A0 A2 Vcc A5 A7



2



(Suffix :-C)





CMOS DRAMs

Dynamic RAM Data Book

DATA SHEET =

MB81C1000A-60/-80/-10 CMOS 1.048,576 BIT FAST PAGE MODE DYNAMIC RAM

CMOS 1.048.576 X 1 BIT Fast Page Mode Dynamic RAM

The Fujitsu MB81C1000A is CMOS fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1000A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1000A

High α-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

PRODUCT LINE & FEATURES

Parameter	MB81C1000A60	MB81C1000A80	MB81C1000A10			
RAS Access Time	60ns max.	80ns max.	100ns max.			
Randam Cycle Time	130ns min.	155ns min.	180ns min.			
Address Access Time	30ns max.	40ns max.	50ns max.			
CAS Access Time	15ns max.	20ns max.	25ns max.			
Fast Page Mode CycleTime	45ns min.	55ns min.	65ns min.			
Low Power Dissipation	330mW max.	275mW max.	248mW max.			
 Standby current 	11mW max, (TTL level) / 5.5mW max, (CMOS level)					

- 1,048,576 words x 1 bit organization
- Silicon gate, CMOS, 3D–Stacked Capacitor Cell .
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- · Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter		Symbol	Value	Unit
Voltage at any pin relative	V _{IN} , V _{OUT}	-1 to +7	v	
Voltage of V _{CC} supply rel	Vcc	-1 to +7	v	
Power Dissipation	PD	1.0	w	
Short Circuit Output Curre		50	mA	
Storage Temporature	Ceramic	Тата	-55 to +150	۹۲.
Sidiage reinperature	Plastic	'SIG	-55 to +125	

Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. NOTE:



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

SU

Copyright[©] 1989 by FUJITSU LIMITED
FUĴITSU

MB81C1001-70/-80/-10/-12 CMOS 1048576 BIT NIBBLE DYNAMIC RAM

RAS-only, CAS-before-RAS, or

Nibble Mode, Read-Modify-Write

On chip substrate bias generator

Hidden Refresh

for high performance.

capability

DATA SHEET:

CMOS 1,048,576 x 1 BIT NIBBLE MODE DYNAMIC RAM

The Fujitsu MB81C1001 is CMOS fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1001 has been designed for mainframe memories, buffer memories, and video image memories requiring highspeed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very lower power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1001 high α -ray soft error immunity and long refresh time.

Since the CMOS circuits are used for peripheral circuits, low power dissipation and high speed operation are realized.

This specification is applied to "BC" version revised with intent to realize faster access time. So faster speed version (70ns and 80ns) are available on this chip.

PR	OD	UCT	LIN	IE .
-				

Parameter	MB81C1001 -70	MB81C1001 -80	MB81C1001 -10	MB81C1001 -12				
RAS Access Time	70ns max.	80ns max.	100ns max.	120ns max.				
Random Cycle Time	140ns min.	155ns min.	180ns min.	210ns min.				
Address Access Time	43ns max.	45ns max.	50ns max.	60ns max.				
CAS Access Time	25ns max.	25ns max.	25ns max.	35ns max.				
Nibble Mode Cycle Time	50ns min.	50ns min.	55ns min.	60ns min.				
Low Power Dissipation Operating current 	413mW max.	385mW max.	330mW max.	275mW max.				
 Standby current 	11mW max. (TTL level)/5.5mW max. (CMOS level)							

FEATURES

- 1,048,576 word x 1bit organization
- Silicon Gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2ms
- Common I/O capability by using early write

ABSOLUTE MAXIMUM RATINGS(See NOTE)

Rating		Symbol	Value	Unit	
Voltage on Any Pin Rela	ative to V _{SS}	VIN, VOUT	-1 to +7	V	
Voltage on V _{CC} Relative	e to V _{SS}	V _{CC}	-1 to +7	V	
	Ceramic	-	-55 to +150	°C	
Storage Temperature	Plastic	'STG	-55 to +125		
Power Dissipation		PD	1.0	w	
Short Circuit Output Cu	rrent		50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



For ZIP: See Page 18

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE							
Parameter	Sumbol	Va	Unit				
Parameter	Symbol	Тур	Max				
Input Capacitance, A ₀ to A ₉ , D _{1N}	C _{IN1}		5	pF			
Input Capacitance, RAS CAS, WE	C _{IN2}		5	pF			
Output Capacitance, D _{OUT}	Cout		5	pF			

RECOMMENDED OPERATING CONDITIONS

Parameter	[uarra]	Symbol		Value	Unit	Operating	
	NOTES		Min	Тур	Max	Unit	Temperature
Supply Voltage	1	V _{CC} V _{SS}	4.5 0	5.0 0	5.5 0	v	
Input High Voltage, All inputs 1		V _{IH}	2.4	-	6.5	v	0°C to +70°C
Input Low Voltage, Al	l inputs 1	V _{IL}	-2.0	-	0.8	V	

2

DC CHARACTERISTICS (At recommended operating conditions unless otherwise noted) Notes 3

Paramete	NOTES	Conditions	Symbol	Values		Unit	
		Conditions	Jymbol	Min	Max	Unit	
	MB81C1001-70				75		
Operating Current	MB81C1001-80	RAS & CAS cycling;	1		70	m۵	
supply current) 2	MB81C1001-10	t _{RC} = min	'CC1		60		
	MB81C1001-12				50		
Standby Current	TTL level	$\overline{RAS} = \overline{CAS} = V_{IH}$	1		2.0		
current)	CMOS level	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2V$	¹ CC2		1.0	mA	
	MB81C1001-70				70		
Refresh Current 1	MB81C1001-80	$\overline{CAS} = V_{1H}, \overline{RAS}$	I _{CC3}		65		
supply current) 2	MB81C1001-10	cycling; t _{RC} = min			55	mA	
	MB81C1001-12				45		
Nibble Mode Current 2	MB81C1001-70				45		
	MB81C1001-80	$\overline{RAS} = V_{1L}, \overline{CAS}$ cycling;	1		45	mA	
	MB81C1001-10	t _{NC} = min	'CC4		35		
	MB81C1001-12				25		
	MB81C1001-70				70		
Refresh Current 2	MB81C1001-80	RAS cycling,			65		
current) 2	MB81C1001-10	t _{BC} = min	CC5		55		
	MB81C1001-12				45		
Input Leakage Current		$\begin{array}{l} 0V \leq V_{1N} \leq 5.5V, \\ 4.5V \leq V_{CC} \leq 5.5V, \\ V_{SS} = 0V; \mbox{ pins not} \\ \mbox{ under test} = 0V \end{array}$	I _{1(L)}	-10	10	μΑ	
Output Leakage Current		$0V \leq V_{OUT} \leq 5.5V;$ Data out disabled	I _{O(L)}	-10	10		
Output High Voltage		I _{он} = –5mA	V _{он}	2.4			
Output Low Voltage		I _{OL} = 4.2mA	V _{OL}		0.4	v	

AC CHARACTERISTICS (At recommended operating conditions unless otherwise noted.) Notes 3,4,5

10.00	recommended operating condition	ons anness	0	o notoan, c							
No	Baramatar NOTES	Symbol	MB810	001-70	MB81C	1001-80	MB81C	1001-10	MB81C	1001-12	Unit
NO.	Parameter (NOTES)	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	
1	Time Between Refresh	t _{ref}		8.2		8.2		8.2		8.2	ms
2	Random Read/Write Cycle Time	tRC	140		155		180		210		ns
3	Read-Modify-Write Cycle Time	^t RWC	167		182		210		245		ns
4	Access Time from RAS 69	t _{RAC}		70		80		100		120	ns
5	Access Time from CAS 79	^t CAC		25		25		25		35	ns
6	Access Time from 89 Column Address	t _{AA}		43		45		50		60	ns
7	Output Data Hold Time	^t он	7		7		7		7		ns
8	Output Buffer Turn on Delay Time	ton	5		5		5		5		ns
9	Output Buffer Turn Off Delay Time	toff		25		25		25		25	ns
10	Transition Time	t _T	3	50	3	50	3	50	3	50	ns
11	RAS Precharge Time	t _{RP}	60		65		70		80		ns
12	RAS Pulse Width	tRAS	70	100000	80	100000	100	100000	120	100000	ns
13	RAS Hold Time	trsh	25		25		30		35		ns
14	CAS to RAS Precharge Time	^t CRP	0		0		0		0		ns
15	RAS to CASDelay Time	^t rcd	20	45	22	55	25	70	25	85	ns
16	CAS Pulse Width	^t CAS	25		25		30		35		ns
17	CAS Hold Time	^t CSH	70		80		100		120		ns
18	CAS Precharge Time (C-B-R Cycle)	^t CPN	15		15		15		15		ns
19	Row Address Set Up Time	tASR	0		0		0		0		ns
20	Row Address Hold Time	^t RAH	10		12		15		15		ns
21	Column Address Set Up Time	tASC	0		0		0		0		ns
22	Column Address Hold Time	^t CAH	15		15		15		20		ns
23	RAS to Column Address Delay Time	^t RAD	15	27	17	35	20	50	20	60	ns
24	Column Address to RAS Lead Time	tRAL	43		45		50		60		ns
25	Read Command Set Up Time	tRCS	0		0		0		0		ns

AC CHARACTERISTICS (Cont'd) (At recommended operating conditions unless otherwise noted.) Notes 3,4,5

	D	Currai di	MB810	001-70	MB81C	1001-80	MB81C	1001-10	MB81C1001-12		Unit
No.	Parameter NOTES	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
26	Read Command Hold Time Referenced to RAS	^t RRH	0		0		0		0		ns
27	Read Command Hold Time 14 Referenced to CAS	^t RCH	0		0		0		0		ns
28	Write Command Set Up 15	twcs	0		0		0		0		'ns
29	Write Command Hold Time	^t wcн	15		15		15		20		ns
30	WE Pulse Width	twp	15		15		15		20		ns
31	Write Command to RAS Lead Time	^t RWL	22		22		25		30		ns
32	Write Commnd to CAS Lead Time	^t CWL	17		17		20		25		ns
33	D _{IN} Set Up Time	^t DS	0		0		0		0		ns
34	D _{IN} Hold time	^t DH	15		15		15		20		ns
35	RAS to WE Delay Time [15]	trwd	70		80		100		120		ns
36	CAS to WE Delay Time 15	^t cwd	25		25		30		35		ns
37	Column Address to WE [15] Delay Time	tawd	43		45		50		60		ns
38	RAS Precharge Time to CAS Active Time (Refresh Cycles)	^t RPC	0		0		0		0		ns
39	CAS Set Up Time for CAS-before-RAS Refresh	^t csr	0		0		. 0		0		ns
40	CAS Hold Time for CAS-before-RAS Refresh	^t CHR	15		15		15		20		ns
41	Access Time from CAS (Counter Test Cycle)	^t cat		43		45		50		60	ns
50	Nibble Mode Read/Write Cycle Time	^t NC	50		50		55		60		ns
51	Nibble Mode Read-Modify- Write Cycle Time	^t NRWC	67		67		75		85		ns
52	Access Time from CAS Precharge	t _{NPA}		45		45		50		55	ns
53	Nibble Mode CAS Precharge Time	^t NCP	15		15		15		15		ns

NOTES:

1 Referenced to V_{SS}.

I_{CC} depends on the output load conditions and cycle rate. The specified values are obtained with the output open.

 I_{CC} depends on the number of address changes as \overrightarrow{RAS} = V_{1L} and \overrightarrow{CAS} = V_{1H} .

 $I_{CC1},\ I_{CC3}$ and I_{CC5} are specified at three time of address change during \overline{RAS} = V_{IL} and \overline{CAS} = $V_{IH},\ I_{CC4}$ is specified at one time of address change during \overline{RAS} = V_{IL} and \overline{CAS} = $V_{IH},$

- 3 An initial pause $(\overline{RAS} = \overline{CAS} = V_{IH})$ of 200 μ s is required after power-up followed by any 8 \overline{RAS} -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before- \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
- 4 AC characteristics assume $t_T = 5$ ns.
- **5** V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 6 Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} (or t_{RAD}) is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} (or t_{RAD}) exceeds the value shown. Refer to Fig. 2 and 3.
- $\label{eq:transformation} \begin{array}{|c|c|c|c|c|}\hline \hline 7 & \mbox{If} t_{RCD} \geq t_{RCD} (\mbox{max}), t_{RAD} \geq t_{RAD} (\mbox{max}), \mbox{ and} \\ t_{ASC} \geq t_{AA} \cdot t_{CAC} \cdot t_{T}, \mbox{ access time is } t_{CAC} \cdot \end{array}$
- 8 If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} \le t_{AA} \cdot t_{CAC} \cdot t_T$, access time is t_{AA} .
- 9 Measured with a load equivalent to two TTL loads and 100 pF.

- 10 t_{OFF} is specified that output buffer changes to high impedance state.
- 11 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- 12 t_{BCD} (min) = t_{BAH} (min) + 2 t_T + t_{ASC} (min).
- 13 Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- 14 Either t_{BBH} or t_{BCH} must be satisfied for a read cycle.
- **15** twcs, t_{CWD}, t_{RWD} and t_{AWD} are not a restructive operating parameter. They are included in the data sheet as the electrical characteristics only. If twcs \geq twcs (min), the cycle is an early write cycle and D_{OUT} pin will maintain high impedance state throughout the entire cycle. If t_{CWD} \geq t_{CWD} (min), t_{RWD} \geq t_{RWD} (min), and t_{AWD} \geq t_{AWD} (min), the cycle is a readmodify-write cycle and data from the selected cell will appear at the D_{OUT} pin. If neither of the above conditions is satisfied, the cycle is a

a delayed write cycle and invalid data will appear at the $D_{OUT}\,$ pin, and write operation can be executed by satisfing $t_{RWL},\,t_{CWL},\,and\,\,t_{RAL}$ specifications.

- **16** t_{CPA} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than t_{CPA} (max).
- 17 Assumes that \overline{CAS} -before- \overline{RAS} refresh and \overline{CAS} -before- \overline{RAS} refresh counter test cycle only

2



FUNCTIONAL TRUTH TABLE

Operation Mode	c	Clock Input		Addres	Address Input		ita	D.C.I	Net	
Mode	RAS	CAS	WE	Row	Column	Input	Output	Refresh	Note	
Standby	н	н	х	_	-	_	High-Z	_		
Read Cycle	L	L	н	Valid	Valid	_	Valid	0.	$t_{RCS} \ge t_{RCS}$ (min)	
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	0.	$t_{WCS} \ge t_{WCS}$ (min)	
Read-Modify- Write Cycle	L	L	H→L	Valid	Valid	X→ Valid	Valid	0.	$t_{CWD} \ge t_{CWD}$ (min)	
RAS-only Refresh Cycle	L	н	x	Valid	-		High-Z	0		
CAS-before- RAS Refresh	L	L	x	-	-	-	High-Z	0	$t_{CSR} \ge t_{CSR}$ (min)	
Hidden Refresh Cycle	H→L	L	x	-	_	-	Valid	0	Previous data is kept.	

X; "H" or "L"

*; It is impossible in nibble mode.



















2





DESCRIPTION

Address Inputs:

A total of twenty binary input address bits are required to decode any one of the 1,048,576 storage cells within the MB 81C1001. Ten row address bits are established on the address input pins $(A_0 \text{ to } A_0)$ and latched with the Row Address Strobe (RAS). The ten column address bits are established on the address input pin $(A_0 \text{ to } A_9)$ and latched with the Column Address Strobe (CAS). All row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after t_{BAH} (min) + t_{T.}

Therefore, to get valid data within t_{RAC} , it is necessary to apply column address within t_{RAD} (max).

If $t_{\rm RAD} \geq t_{\rm RAD}$ (max), access time is $t_{\rm CAC}$ or $t_{\rm AA}$ whichever occure later.

Write Enable:

Read or Write cycle is selected with the \overline{WE} inputs. A high on \overline{WE} selects read cycle and low selects write cycle. Data input is ignored during read cycle. Data output is high impedance state during write cycle.

Data Input:

Data is written into the MB 81C1001 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of \overline{CAS} or \overline{WE} . In an early write cycle, data input is strobed by \overline{CAS} , and set up and hold times are referenced to \overline{CAS} . In a delayed write or read-modify-write cycle, \overline{WE} is set low after \overline{CAS} . Thus, data input is strobed by \overline{WE} , and set up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output

is high impedance state until \overline{CAS} is brought low. In a read or read-modify-write cycle, the output becomes valid after t_{RAC} from the falling edge of \overline{CAS} when t_{RCD} (max) is satisfied or after t_{CAC} when t_{RCD} (max) is longer than t_{RCD} (max). The data output remains valid until \overline{CAS} returns to high with t_{OH} and becomes high impedance state after t_{OFF} . In an early write cycle, the output buffer is high impedance state during the entire cycle. In a delayed write cycle, if t_{RWD} or t_{CWD} is less than t_{RWD} (min) or t_{CWD} (min), the output is invalid.

Read Cycle:

The read cycle is executed by keeping both RAS and CAS "L" and keeping WE "H" through-out the cycle. The row and column addresses are latched with RAS and CAS, respectively. The data output is remain valid with CAS "L", i.e., if CAS goes "H", the data becomes invalid with toH. During read cycle, the D_{IN} pin is "Don't Care". The access time is determined by RAS (t_{BAC}), CAS (t_{CAC}), or Column address input (t_{AA}) . If t_{BCD} (RAS to CAS delay time) is greater than the specification, the access time is $t_{\mathsf{CAC}}.$ If t_{RAD} is greater than the specification, the access time is tAA.

Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of \overline{WE} and D_{IN} pin. The data on D_{IN} pin is latched with the latter falling edge of \overline{CAS} or \overline{WE} and written into memory. In addition, during write cycle, t_{RWL} , t_{CWL} and t_{RAL} must be satisfied the specifications.

Read-Modify-Write Cycle:

The read-modify-write cycle is executed by changing WE from "H" to "L" after the data appears at the D_{OUT} pin. After the current data is read out, modified data can be re-written into the same address quickly.

Nibble Mode Read/Write/Read-Modify-Write Cycle:

Nibble mode allows high speed serial read, write, or read-modify-write access of 2, 3, or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 9 row and 9 column address bits (RA0 to RA8 and CA0 to CA8). The 2 bits of addresses (RA9 and CA9) are used to select 1 of 4 nibble bits for initial access. After the first bit is accessed by the normal mode, the remaining nibble bits may be accessed by toggling CAS "H" then "L" while RAS remains "L". Toggling CAS causes RA9 and CA9 to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access. Refer to the table 1 for nibble mode address sequence.

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat.

Refresh:

The refresh of DRAM is executed by normal read, write or read-modify-write cycle, i.e., the cells on the one row line are refreshed by executing one of three cycles. 512 row address must be refreshed every 8.2 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-written to the cell. The MB81C1001 also has three types of refresh modes, RAS-only refresh, CASbefore. RAS refresh, and Hidden refresh.

2 - 76

1. RAS-Only Refresh;

The RAS-Only refresh is executed by keeping RAS "L" and keeping CAS "H" through the cycle. The row address to be refreshed is latched with the falling edge of RAS. During RAS-Only refresh, the DOUT pin is kept high impedance state.

Т

2. CAS-before-RAS Refresh;

The CAS-before-RAS refresh is executed by bringing CAS "L" before RAS. By this timing combination, the MB 81C1001 executes CASbefore-RAS refresh. The row address input is not necessary because it is generated internally.

T

3. Hidden Refresh:

The Hidden refresh is executed by keeping CAS "L" to next cycle, i.e., the output data at previous cycle is kept during next refresh cycle. Since the CAS is kept low continuosly from previous cycle, followed refresh cycle should be CAS-before-RAS refresh.

т

Sequence	Mode	Nibble bit	RA ₉	Row address $(A_8 \sim A_0)$	CA9	Column address $(A_8 \sim A_0)$	
RAS/CAS	Normal	1	0	101010100	0	101010100	Input address
Toggle CAS	Nibble	2	1	101010100	0	101010100	
Toggle CAS	Nibble	3	0	101010100	1	101010100	Generated Internally
Toggle CAS	Nibble	4	1	101010100	1	101010100	
Toggle CAS	Nibble	1	0	101010100	0	101010100	Sequence repeats

Table 1 – NIBBLE MODE ADDRESS SEQUENCE T

-1

(Suffix: -P)



(Suffix: -PJ)





2

(Suffix:-PSZ)







(Suffix: -C)





FUĬĪTSU

DATA SHEET

MB81C1001A-60/-80/-10 CMOS 1.048.576 BIT NIBBLE MODE DYNAMIC RAM

1 bit. The MB81C1001A is CMOS fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1001A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation courts"

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1001A High Q-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

PRODUCT LINE & FEATURES

Parameter	MB81C1001A60	M881C1001A-80	MB81C1001A-10		
RAS Access Time	60ns max.	80ns max.	100ns max.		
Randam Cycle Time	130ns min.	155ns min.	180ns min.		
Address Access Time	30ns max.	Ons max. 40ns max.			
CAS Access Time	15ns max.	20ns max.	25ns max.		
Nibble Mode Cycle Time	35ns min.	42 ns min.	50ns min.		
Low Power Dissipation	330mW max. 275mW max. 248mW max.				
 Standby current 	11mW max.	(TTL level) / 5.5mW	max. (CMOS level)		

- 1,048,576 words x 1 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- · All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden Refresh
- Nibble Mode, Read-Modify--Write
- capability
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter		Symbol	Value	Unit	
Voltage at any pin relative	e to VSS	V _{IN} , V _{OUT}	-1 to +7	v	
Voltage of V _{CC} supply rel	Vcc	-1 to +7	v		
Power Dissipation	PD	D 1.0			
Short Circuit Output Curre	ent		50	mA	
Storage Temperature	Ceramic	Тата	-55 to +150	\$	
	Plastic	'SIG	-55 to +125		

Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. NOTE:



This device contains circultry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright C 1989 by FUJITSU LIMITED

DATA SHEET

MB81C1002-70/-80/-10/-12 CMOS 1,048,576 BIT STATIC COLUMN MODE DYNAMIC RAM

CMOS 1,048,576 X 1 BIT Static Column Mode Dynamic RAM

The Fujitsu MB81C1002 is CMOS fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1002 has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1002 High α-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

The specification is applied to "BC" version revised with intent to realized faster access time. So faster speed version (70ns and 80ns) are available on this chip.

PRODUCT LINE & FEATURES

Parameter	MB81C1002 -70	MB81C1002 80	MB81C1002 -10	MB81C1002 -12					
RAS Access Time	70ns max.	80ns max.	100ns max.	120ns max.					
Random Cycle Time	140ns min.	155ns min.	180ns min.	210ns min.					
Address Access Time	43ns max.	45ns max.	50ns max.	60ns max.					
CAS Access Time	25ns max.	25ns max.	25ns max.	35ns max.					
Static Column Mode Cycle Time	48ns min.	50ns min.	55ns min.	65ns min.					
Low Power Dissipation	413mW max.	385mW max.	330mW max.	275mW max.					
 Standby current 	11mW max. (TTL level) / 5.5mW max. (CMOS level)								

- 1.048,576 words x 1 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Common I/O capability by using early write RAS only, CAS-before-RAS, or Hidden Refresh
- Static column Mode, Read-Modify-Write
- capacity
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter		Symbol	Value	Unit
Voltage at any pin relative	e to VSS	V _{IN} , V _{OUT}	1 to +7	v
Voltage of V _{CC} supply rel	ative to VSS	Vcc	-1 to +7	v
Power Dissipation		PD	1.0	w
Short Circuit Output Curre	ent	-	50	mA
Storage Temperature	Ceramic	Tara	-55 to +150	ŶC
	Plastic	'SIG	-55 to +125	ľ

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to void application of any voltage higher than maximum rated voltages to this high impedance circuit.



ISU



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A9, D _{IN}	C _{IN1}		5	pF
Input Capacitance, RAS, CAS, WE	C _{IN2}	_	5	pF
Output Capacitance, D OUT	C _{OUT}	_	5	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Мах	Unit	Ambient Operating Temp	
Cupaku Valtara		V _{cc}	4.5	5.0	5.5	N N		
Supply Voltage	Ľ	V _{SS}	0	0	0	v	0 °C to +70 °C	
Input High Voltage, all inputs	1	VIH	2.4	_	6.5	v		
Input Low Voltage, all inputs	1	VIL	-2.0	_	0.8	v	1	

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any one of 1,048,576 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, nine row address bits are input on pins A0-through-A9 and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (RAS) before the falling edge of CAS and RAS, respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min)+ t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Data is written into the MB81C1002 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of CAS or WE. In an early write cycle, data input is strobed by CAS, and set up and hold times are referenced to CAS. In a delayed write or read-modify-write cycle, WE is set low after CAS. Thus, data input is strobed by WE, and set up and hold times are referenced to WE.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- tRAC: from the falling edge of RAS when tRCD (max) is satisfied.
- tCAC : from the falling edge of CAS when t_{RCD} is greater than t_{RCD}, t_{RAD} (max).
- tAA : from column address input when tRAD is greater then tRAD (max).

STATIC COLUMN MODE OF OPERATION

The static column mode operation allows continuous read, write, or read-modify-write cycle within a rowby applying new column address. In the static column mode, RAS can be kept low throughout static column mode operation.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

Recenter Name		0	O					
Parame	ter Notes	Зутьо	Conditions	Min	Тур	Max	Unit	
Output high voltage		V _{он}	IOH =5 mA	2.4		—	v	
Output low voltage		V _{OL}	IOL = 4.2 mA		_	0.4		
Input leakage current	(any input)	i _{ι(L)}	0V ≤ VIN ≤ 5.5V; 4.5V ≤ VCC ≤ 5.5V; VSS=0V;All other pins not under test =0V	-10		10	μA	
Output leakage current	t	I _{O(L)}	$0V \leq VOUT \leq 5.5V;$ Data out disabled	-10	—	10		
	MB81C1002-70					75		
Operating current	MB81C1002-80		RAS & CAS cycling;		-	70	mA	
supply current) 2	MB81C1002-10	1001	t _{RC} = min			60		
	MB81C1002-12					50		
Standby current	TTL level		RAS=CAS=VIH			2.0	mA	
(Power supply current)	CMOS level	1002	RAS=CAS ≥ VCC-0.2V	_	_	1.0		
	MB81C1002-70			_		70		
Refresh current	MB81C1002-80		CAS=VIH, RAS			65		
supply current)	MB81C1002-10	1003	cycling; t _{RC} = min			55	mA	
	MB81C100212					45		
	MB81C1002-70					37		
Static column mode	MB81C1002-80	100	RAS = CAS =VIL			35		
current 2	MB81C100210		cycling; t _{SC} = min			30	mA	
	MB81C1002-12					23]	
	MB81C100270					70		
#2 (Average power	MB81C1002-80	100-	CAS_before_BAS			65		
supply current) 2	MB81C1002-10		t _{RC} = min	_	_	55		
	MB81C1002-12		-			45		

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

	D	0	MB81C1002-70		MB81C1002-80		MB81C1002-10		MB81C1002-12		
NO.	Parameter Notes	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh	t _{REF}	—	8.2		8.2	-	8.2		8.2	ms
2	Random Read/Write Cycle Time	t _{RC}	140	-	155	_	180		210		ns
3	Read-Modify-Write Cycle Time	t _{RWC}	167	—	182		210		245		ns
• 4	Access Time from RAS 6,9	t _{RAC}	-	70	_	80		100		120	ns
5	Access Time from CAS 9	t _{CAC}		25		25		25		35	ns
6	Column Address Access Time 8,9	t _{AA}	-	43		45	—	50	—	60	ns
7	Output Hold Time	t _{он}	7	-	7		7	—	7	—	ns
8	Output Buffer Turn on Delay Time	t _{on}	5		5		5		5		ns
9	Output Buffer Turn off Delay Time 10	toff		25	_	25	-	25		25	ns
10	Transition Time	t _T	3	50	3	50	3	50	3	50	ns
11	RAS Precharge Time	t _{RP}	60	-	65	-	70	-	80	—	ns
12	RAS Pulse Width	t _{RAS}	70	100000	80	100000	100	100000	120	100000	ns
13	RAS Hold Time	t _{RSH}	25	-	25	1	30		35	-	ns
14	CAS to RAS Precharge Time	t _{CRP}	0	-	0	—	0	—	0		ns
15	RAS to CAS Delay Time 11,12	t _{RCD}	20	45	22	55	25	70	25	85	ns
16	CAS Pulse Width	t _{cas}	25		25	_	30	—	35		ns
17	CAS Hold Time	t _{CSH}	70	_	80		100	—	120	—	ns
18	CAS Precharge Time (C-B-R cycle) 21	t _{CPN}	15		15	-	15	-	15		ns
19	Row Address Set Up Time	t _{ASR}	0		0		0		0	-	ns
20	Row Address Hold Time	t _{RAH}	10		12	—	15	—	15		ns
21	Column Address Set Up Time 7	t _{ASC}	0	-	0		0	-	0		ns
22	Column Address Hold Time	t _{cah}	20		20		20		25		ns
23	RAS to Column Address Delay Time 13	t _{RAD}	15	27	17	35	20	50	20	60	ns
24	Column Address to RAS Lead Time	t _{RAL}	43		45	—	50		60		ns
25	Read Command Set Up Time	t _{RCS}	0		0		0	-	0	-	ns
26	Read Command Hold Time 14 Referenced to RAS	t _{RRH}	0	_	0	_	0	-	0	-	ns
27	Read Command Hold Time Referenced to CAS	t _{RCH}	0		o	-	0	-	0	-	ns
28	Write Command Hold Time	t _{wch}	20		20	_	20	—	25	—	ns
29	WE Pulse Width	t _{wP}	15		15		15		20		ns
30	Write Command to RAS Lead Time	t _{RWL}	22		22		25		30		ns
31	Write Command to CAS Lead Time	t _{cwL}	17		17		20		25		ns
32	DIN Set Up Time	t _{DS}	0		0		0		0		ns
33	DIN Hold Time	t _{DH}	20	_	20		20		25		ns

AC CHARACTERISTICS (Continued) (At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

			MB81C1002-70 MB81C1002-80		1002-80	MB81C	1002-10	MB81C1002-12				
No.	Parameter	Notes	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
34	RAS to WE Delay Time	15,20	t _{RWD}	70	—	80	—	100		120	-	ns
35	CAS to WE Delay Time	15	t _{CWD}	25	_	25	_	30	—	35	_	ns
36	Column Address to WE Delay Time	15	t _{AWD}	43	_	45	_	50		60	_	ns
37	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	0	_	0	_	0	-	0		ns
38	CAS Set Up Time for CAS-before -RAS Refresh		t csr	0	_	0		0	-	0	-	ns
39	CAS Hold Time for CAS-before - RAS Refresh		t сня	15	-	15	-	15	-	20	1	ns
40	Access Time from CAS (Counter Test Cycle)		t cat	-	43	_	45	_	50	-	60	ns
50	Static Column Mode Read/Write Cycle Time		t sc	48	-	50	_	55		65	_	ns
51	Static Column Mode Read-Modify- Write Cycle Time		t srwc	96	-	100	_	110	-	130	—	ns
52	Access Time Relative to Last Write	16	t alw	-	91	-	95	—	105	_	125	ns
53	Access Time from WE Precharge		t wpa	-	25	-	25	-	30	_	35	ns
54	Output Hold Time for Column Addres Change	5 S	t _{AOH}	10	_	10	—	10	-	10	_	ns
55	Write Latched Data Hold Time		t _{WOH}	0	—	0		0	-	0	-	ns
56	Column Address Hold Time Referenced to RAS Rising Time	17	t _{AHR}	15		15	-	15	_	15	-	ns
57	Last Write to Column Address Delay Time	18,19	t _{LWAD}	25	48	25	50	25	55	30	65	ns
58	Column Address Hold Time Referenced to Last Write		t _{AHLW}	91	-	95	-	105	-	125	-	ns
59	RAS to Second Write Delay Time		t _{RSWD}	70	-	80	_	100	-	120	_	ns
60	WE Inactive Time		t _{wi}	13	_	15		15	1	20	_	ns
61	Write Set Up Time for Output Disable	20	t _{ws}	0	-	0	_	0	-	0	-	ns
62	Write Hold Time for Output Disable	20	t _{wH}	0	—	0		0		0	_	ns
63	Static Column Mode CAS Precharge Time		t cp	15	_	15		15		15		ns
64	Write Command Hold Time Referenced to RAS		t _{WHR}	5	-	5		5	-	5		ns

Notes:

- 1. Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the number of address change as RAS = VIL and

CAS = VIH. Icc1, Icc3 and Icc5 are specified at three time of address change

during $\overrightarrow{RAS} = V_{IL}$ and $\overrightarrow{CAS} = V_{IH}$.

Icc4 is specified at one time of address change during $\overrightarrow{RAS} = V_{IL}$ and $\overrightarrow{CAS} = V_{IH}$.

- An Initial pause (RAS =CAS =VIH) of 200µs is required after power-up followed by any 8 RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_T = 5ns$
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 6. Assumes that $t_{RCD} \leq t_{RCD}$ (max), and $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} (or t_{RAD}) is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} (or t_{RAD}) exceeds the value shown. Refer to Fig. 2 and 3.
- 7. Assumes that write cycle only.
- 8. If t_{RAD} ≥ t_{RAD} (max), access time is t_{AA}.
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toFF is specified that output buffer change to high impedance state.
- 11. Operation within the t_{RCD} (max) limit insures that t_{RC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .

- 12. t_{RCD} (min) = t_{RAH} (min)+ $2t_T$ + t_{ASC} (min).
- 13. Operation within the tRAD (max) limit insures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or t AA.
- 16. Assumes that tLWAD ≦ tLWAD (max). If tLWAD is greater than the maximum recommended value shown in this table, tAwL will be increased by the amount that tLWAD exceeds the value shown.
- 17. $t_{\text{AHR}}\,$ is specified to latch column address by the rising edge of \$RAS\$.
- 18. Operation within the LWAD (max) limit insures that LWAL (max) can be met. LWAD(max) is specified as a reference point only; if LWAD is greater than the specified LWAD (max) limit, then access time is controlled by LAA.
- 19. t_{LWAD} (min) = t_{CAH} (min) + t_{T} ($t_{T}=5ns$).
- 20. tws, twn and tawo are specified as a reference point only. If tws ≥ tws(min) and twn ≥ twn(min), the data output pin will remain High–Z state through entire cycle. If It tawo ≥ tawo(min), the data output will contain data read from the selected cell.
- 21. Assumes that CAS -before-RAS refresh, CAS -before-RAS refresh counter test cycle only



FUNCTIONAL TRUTH TABLE

	Clock Input			Address Input		Data			
Operation Mode	RAS	CAS	WE	Row	Column	Input	Output	Hetresh	Note
Standby	н	н	x		-	_	High-Z		
Read Cycle	L	L	н	Valid	Valid		Valid	0	$t_{RCS} \ge t_{RCS}$ (min) $t_{RCH} \ge t_{RCH}$ (min)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	*1 High-Z	0	t _{ws} ≥t _{ws} (min)
Read–Modify–Write Cycle	L	L	$H \rightarrow L$	Valid	Valid	X → Valid	Valid	о	t _{cwD} ≥t _{cwD} (min)
Static Column Mode Read Cycle	L	L	н	*2 Valid	Valid		Valid	x	$t_{RCS} \ge t_{RCS} (min)$ $t_{RCH} \ge t_{RCH} (min)$
Static Column Mode Write Cycle	L	L	L	*2 Valid	Valid	Valid	*1 High-Z	x	
Static Column Mode Read-Modify-Write Cycle	L	L	H→L	*2 Valid	Valid	X → Valid	Valid	х	t _{cwD} ≥t _{cwD} (min)
Static Column Mode Mixed Cycle	L	L	L/H	*2 Valid	Valid	Valid	High-Z or Valid	x	
RAS-only Refresh Cycle	L	н	x	Valid	_	_	High-Z	0	
CAS-before-RAS Refresh Cycle	L	L	х		—	—	High-Z	0	
Hidden Refresh Cycle	H→L	L	x	_	—		Valid	о	Previous data is kept

Notes:

X: "H" or "L"
*1: If tws < tws (min) and twH < twH (min), the data output become invalid.
*2: After first cycle, row address is not necessary.

TIMING DIAGRAMS





2






MB81C1002-70 MB81C1002-80 MB81C1002-10 MB81C1002-12





4. tcac from the falling edge of CAS.

MB81C1002-70 MB81C1002-80 MB81C1002-10 MB81C1002-12



Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycleat each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, Dout pin is kept in a high-impedance state.



DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsn) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.



MB81C1002-70 MB81C1002-80 MB81C1002-10 MB81C1002-12



A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A9 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A9 are defined by latching levels on A0-A9 at the second falling edge of CAS.

The CAS-before-RAS Counter Test Cycle is designed for use with the following procedures:

- 1) Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write zeroes (0s) to all 512 row addresses at the same column address by using normal early write cycles.
- 4) Read zeroes written in procedure 3 and check; simultaneously write ones (1s) to the same addresses by using internal refresh counter test read-write cycles. Repeat this procedure 512 times with addresses generated by the internal refresh address counter.

5) Read and check data written in procedure 4 by using normal read cycle for all 512 memory locations.

6) Complement test pattern and repeat procedures 3, 4, and 5.

PACKAGE DIMENSIONS





MB81C1002-70 MB81C1002-80 MB81C1002-10 MB81C1002-12



PACKAGE DIMENSIONS (Continued)

(Suffix: -PJ)



MB81C1002-70 MB81C1002-80 MB81C1002-10 MB81C1002-12

PACKAGE DIMENSIONS (Continued) (Suffix: -PSZ)



DATA SHEET

MB81C1002A-60/-80/-10 CMOS 1.048.576 BIT STATIC COLUMN MODE DYNAMIC RAM

CMOS 1,048,576 X 1 BIT Static Column Mode Dynamic RAM

The Fujitsu MB81C1002A is CMOS fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1002A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1002A High α-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

PRODUCT LINE & FEATURES

Parameter	MB81C1002A60	MB81C1002A80	MB81C1002A-10			
RAS Access Time	60ns max.	80ns max.	100ns max.			
Randam Cycle Time	130ns min.	155ns min.	180ns min.			
Address Access Time	30ns max.	40ns max.	50ns max.			
CAS Access Time	15ns max.	20ns max.	25ns max.			
Static Column Mode Cycle	35ns min.	45ns min.	55ns max.			
Low Power Dissipation Operating current 	330mW max. 275mW max. 248mW max					
 Standby current 	11mW max. (TTL level) / 5.5mW max. (CMOS level)					

- 1,048,576 words x 1 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- · Common I/O capability by using early write RAS only, CAS-before-RAS, or Hidden
- Refresh
- Static column Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	•	Symbol	Value	Unit
Voltage at any pin relative	e to VSS	V _{IN} , V _{OUT}	-1 to +7	v
Voltage of V _{CC} supply rel	ative to VSS	Vcc	-1 to +7	v
Power Dissipation		PD	1.0	w
Short Circuit Output Curre	ent		50	mA
Storago Tomporaturo	Ceramic	Terre	-55 to +150	90
Storage remperature	Plastic	'SIG	-55 to +125	Ŭ

Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions NOTE: for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

SU

Copyright C 1989 by FUJITSU LIMITED

DATA SHEET =

MB81C4256-70/-80/-10/-12 CMOS 1,048,576 BIT FAST PAGE MODE DYNAMIC RAM

CMOS 262,144 x 4 BIT Fast Page Mode DYNAMIC RAM

The Fujitsu MB81C4256 is CMOS fully decoded dynamic RAM organized as 262,144 words x 4 bits. The MB81C4256 has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C4256 High α-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

The specification is applied to "BC" version revised with intent to realized faster access time. So faster speed version (70ns and 80ns) are available on this chip.

PRODUCT LINE & FEATURES

Parameter	MB81C4256 70	MB81C4256 80	MB81C4256 -10	MB81C4256 -12					
RAS Access Time	70ns max.	80ns max.	100ns max.	120ns max.					
Randam Cycle Time	140ns min.	155ns min.	180ns min.	210ns min.					
Address Access Time	43ns max.	45ns max.	50ns max.	60ns max.					
CAS Access Time	25ns max.	25ns max.	25ns max.	35ns max.					
Fast Page Mode Cycle Time	53ns min.	55ns min.	60ns min.	70ns min.					
Low Power Dissipation Operating current 	413mW max. 385mW max. 330mW max. 275mW max								
 Standby current 	11mW max. (TTL level) / 5.5mW max. (CMOS level)								

- · 262,144 words x 4 bits organization
- Silicon gate, CMOS, 3D-Stacked
- Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write or OE controlled write capability
 RAS only, CAS-before-RAS, or Hidden
- Refresh
- Fast page Mode, Read-Modify-Write capacity
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter		Symbol	Value	Unit	
Voltage at any pin relative	e to VSS	V _{IN} , V _{OUT}	1 to +7	v	
Voltage of V _{CC} supply re	lative to VSS	V _{CC}	-1 to +7	v	
Power Dissipation		PD	1.0	w	
Short Circuit Output Curre	ent		50	mA	
Storogo Tomporaturo	Ceramic	Тата	-55 to +150	°c	
Storage remperature	Plastic	'SIG	-55 to +125	7 ĭ	

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Copyright C 1989 by FUJITSU LIMITED



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

ΓSU

FU



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A8	C IN1	—	5	pF
Input Capacitance, RAS, CAS, WE, OE	C IN2	_	5	pF
Input/Output Capacitance, DQ1 to DQ4	C _{DQ}	_	6	pF

2

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Ambient Operating Temp
Supply Valtage		V _{cc}	4.5	5.0	5.5	V	
Supply voltage		V _{SS}	0	0	0	v	
Input High Voltage, all inputs	1	VIH	2.4	_	6.5	v	0 °C to +70 °C
Input Low Voltage, all inputs	1	VIL	2.0	_	0.8	V	
Input Low Voltage, DQ(*)	1	VILD	-1.0		0.8	v	

*: Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any four of 1,048,576 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by CAS and TAS as shown in Figure 1. First, nine row address bits are input on pins A0-through-A8 and latched with the row address strobe (TAS) then, nine column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of CAS and TAS, respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min)+ t₁ is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read–modify–write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data–latch strobe. In an early write cycle, the input data (DQ1–DQ4) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read–modify–write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write–enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- tRAC: from the falling edge of RAS when t_{RCD} (max) is satisfied.
- tCAC : from the falling edge of CAS when t_{RCD} is greater than t_{RCD}, t_{RAD} (max).
- tAA : from column address input when tRAD is greater than tRAD (max).
- tOEA : from the falling edge of OE when OE is brought Low after tRAC, tCAC, or tAA

The data remains valid until either CAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, TAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 512–bits can be accessed and, when multiple MB 81C4256s are used, TAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

Paramter Notes		Symbol	Candiliana		Unit			
Farann	iei Notes	Symbol	Conditions	Min	Тур	Max	Uiii	
Output high voltage		V _{OH}	I _{OH} = -5 mA	2.4		_	V	
Output low voltage		VOL	l _{OL} = 4.2 mA			0.4	·	
Input leakage current	(any input)	۱ I(L)	$\begin{array}{l} 0 V \leq V_{IN} \leq 5.5V;\\ 4.5 V \leq V_{CC} \leq 5.5V;\\ V_{SS} = 0V; \mbox{ All other pins}\\ \mbox{ under test} = 0V \end{array}$	-10	—	10	μА	
Output leakage currer	nt	l _{O(L)}	0V≤V _{OUT} ≤ 5.5V; Data out disabled	-10	-	10		
	MB81C4256-70					75		
Operating current	MB81C4256-80		RAS & CAS cycling;			70	mA	
(Average Power supply Current)	MB81C4256-10	CC1	tRC = min		_	60		
2	MB81C4256-12					50		
Standby current	rrent TTL level		RAS = CAS = V _{IH}			2.0		
(Power supply current)	CMOS level	1002	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2V$			1.0		
	MB81C425670					70	mA	
Refresh current #1	MB81C425680		CAS = V⊮, RAS cycling;	-	-	65		
(Average power supply current) 2	MB81C4256-10	'CC3	tRC = min			55		
	MB81C4256-12					45		
	MB81C4256-70					47		
Fast Page Mode	MB81C4256-80		RAS =VIL, CAS cycling;			45		
current 2	MB81C4256-10	CC4	tPC = min			40	ma	
	MB81C4256-12					33		
	MB81C4256-70					70		
Refresh current #2 (Average power supply current)	MB81C4256-80		RAS cycling;			65	mA	
	MB81C4256-10	I _{CC5}	CAS-before-RAS;		_	55		
	MB81C4256-12					45		

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

NIA	Bassander	NI	0	MB81C4	4256-70	MB81C4	256-80	MB81C4	1256-10	MB81C4	256-12	
NO.	Parameter	Notes	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh		t _{REF}	·	8.2		8.2		8.2	_	8.2	ms
2	Random Read/Write Cycle Time	t _{RC}	140		155		180		210		ns	
3	Read-Modify-Write Cycle Time		t _{RWC}	197		212		240		275		ns
4	Access Time from RAS	6,9	t _{RAC}		70		80	—	100		120	ns
5	Access Time from CAS	7,9	t _{CAC}		25	_	25		25		35	ns
6	Column Address Access Time	8,9	t _{AA}		43		45	_	50		60	ns
7	Output Hold Time		t _{OH}	7	_	7		7		7		ns
8	Output Buffer Turn On Delay Time		t _{ON}	5		5		5		5		ns
9	Output Buffer Turn off Delay Time	10	t _{OFF}		25		25		25	_	25	ns
10	Transition Time		t _T	3	50	3	50	3	50	3	50	ns
11	RAS Precharge Time		t _{RP}	60	—	65		70		80	—	ns
12	RAS Pulse Width		t _{RAS}	70	100000	80	100000	100	100000	120	100000	ns
13	RAS Hold Time		t _{RSH}	25	—	25	-	30	—	35		ns
14	CAS to RAS Precharge Time		t _{CRP}	0	—	0	-	0	-	0		ns
15	RAS to CAS Delay Time	11,12	t _{RCD}	20	45	22	55	25	70	25	85	ns
16	CAS Pulse Width	t _{CAS}	25		25	-	30	1	35	—	ns	
17	CAS Hold Time	t _{CSH}	70	—	80		100		120		ns	
18	CAS Precharge Time (C-B-R cycle) 19			15	_	15	—	15		15		ns
19	Row Address Set Up Time		t _{ASR}	0		0	-	0	-	0		ns
20	Row Address Hold Time		t _{RAH}	10		12		15		15		ns
21	Column Address Set Up Time		t _{ASC}	0	-	0	-	0	_	0	-	ns
22	Column Address Hold Time		t _{CAH}	15		15		15		20		ns
23	RAS to Column Address Delay Time	13	t _{RAD}	15	27	17	35	20	50	20	60	ns
24	Column Address to RAS Lead Time		t _{RAL}	43		45		50		60		ns
25	Read Command Set Up Time		t _{RCS}	0		0		0		0		ns
26	Read Command Hold Time Referenced to RAS	14	t _{RRH}	0	_	0	—	• 0	—	0	—	ns
27	Read Command Hold Time Referenced to CAS	14	t _{RCH}	0	-	0	—	0	_	0	-	ns
28	Write Command Set Up Time	15	t _{wcs}	0		0	-	0	-	0	-	ns
29	Write Command Hold Time		t _{WCH}	15		15	-	15		20		ns
30	WE Pulse Width		t _{WP}	15	-	15	-	15		20		ns
31	1 Write Command to RAS Lead Time			22	-	22	-	25	-	30	_	ns
32	Write Command to CAS Lead Time		t _{CWL}	17		17	-	20	_	25	-	ns
33	DIN set Up Time		t _{DS}	0	-	0		0		0	—	ns
34	DIN Hold Time		t _{DH}	15		15		15		20		ns

.

AC CHARACTERISTICS (Continued) (At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

N -			MB81C	4256-70	MB81C	425680	MB81C	425610	MB81C4	1256-12	
NO.	Parameter Note	s Symbol	Min	Max	Min	Max	Mîn	Max	Min	Max	Unit
35	RAS Precharge time to CAS Active Time (Refresh cycles)	t _{RPC}	0	_	0		0	—	0	_	ns
36	CAS Set Up Time for CAS-before- RAS Refresh	t _{CSR}	0	—	0	-	0	-	0	-	ns
37	CAS Hold Time for CAS-before- RAS Refresh	t _{CHR}	15	-	15	-	15	—	20	-	ns
38	Access Time from OE	t _{OEA}		22	—	22		25		30	ns
39	Outp <u>ut B</u> uffer Turn Off Delay 10 from OE	t _{OEZ}		25	_	25	_	25	_	25	ns
40	OE to RAS Lead Time for Valid Data	t _{OEL}	10	—	10	—	10	_	10		ns
41	OE Hold Time Referenced to WE 16	t _{OEH}	0	-	0	-	0	-	0		ns
42	OE to Data In Delay Time	t _{OED}	25	-	25		25	-	25	_	ns
43	DIN to CAS Delay Time 17	t _{DZC}	0	-	0	-	0	-	0	-	ns
44	DIN to OE Delay Time 17	t _{DZO}	0	-	0	_	0	—	0	-	ns
45	Access Time from CAS (Counter Test Cycle)	t _{CAT}		43	-	45	_	50	-	60	ns
50	Fast Page Mode Read/Write Cycle Time	t _{PC}	53	—	55	-	60	-	70	-	ns
51	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	105	—	107	-	115	-	130		ns
52	Access Time from CAS Precharge 9,10	t _{CPA}	—	53		55		60		70	ns
53	Fast Page Mode CAS Precharge Time	t _{CP}	15		15	_	15	-	15	-	ns

Notes:

- 1. Referenced to Vss
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the number of address change as RAS = VIL and CAS = VIH. Icc1, Icc3 and Icc3 are specified at three time of address change

during RAS = VIL and CAS = VIH. lcc4 is specified at one time of address change during RAS =

 V_{IL} and $CAS \approx V_{IH}$.

- An Initial pause (HAS = CAS =VIH) of 200µs is required after power-up followed by any eight HAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-HAS initialization cycles instead of 8 HAS cycles are required.
- 4. AC characteristics assume $t_T = 5ns$
- 5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
- 7. Assumes that $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max). If $t_{ASC} \ge t_{AA} t_{CAC} t_{T}$, access time is t_{CAC} .
- 8. If trad \geq trad (max) and tasc \leq trad $-t_{CAC}-t_{T}$, access time is trad .

- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toFF and toEz is specified that output buffer change to high impedance state.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
- 12. t_{RCD} (min) = t_{RAH} (min)+ 2 t_T + t_{ASC} (min)
- 13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or t AA.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twcs < twcs (min)
- 17. Either tDZC or tDZO must be satisfied.
- tCPA is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcP is shortened, tcPA is longer than tcPA (max).
- 19. Assumes that CAS -before-RAS refresh, CAS -before-RAS refresh counter test cycle only.



FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input			Address		Input Data		Defeash	Nata	
	RAS	CAS	WE	OE	Row	Column	Input	Output	nellesii	NULE
Standby	н	н	х	х		-		High–Z		
Read Cycle	L	L	н	L	Valid	Valid		Valid	0 *	trcs≥trcs (min)
Write Cycle (Early Write)	L	L	L	x	Valid	Valid	Valid	High–Z	0 *	twcs≥twcs (min)
Read–Modify– Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	0 *	
RAS-only Refresh Cycle	L	н	x	x	Valid			High–Z	0	
CAS-before- RAS Refresh Cycle	L	L	x	x				HighZ	0	tcsя≥twcsя (min)
Hidden Refresh	H→L	L	х	L				Valid	0	Previous data is kept.

X; "H" or "L" *; It is impossible in Fast Page Mode

TIMING DIAGRAMS







2





2





2



2









PACKAGE DIMENSIONS

(Suffix : -P)



PACKAGE DIMENSIONS (Continued)

(Suffix : -C)



PACKAGE DIMENSIONS (Continued)

(Suffix : -PJ)



PACKAGE DIMENSIONS (Continued)

(Suffix : -PSZ)


2-134

DATA SHEET

MB81C4256A-60/-80/-10 CMOS 1,048,576 BIT FAST PAGE MODE DYNAMIC RAM

CMOS 262,144 x 4 BIT Fast Page Mode Dynamic RAM

The Fujitsu MB81C4256A is CMOS fully decoded dynamic RAM organized as 262,144 words x 4 bits. The MB81C4256A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C4256A High Q-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

PRODUCT LINE & FEATURES

Parameter	MB81C4256A60	MB81C4256A80	MB81C4256A10		
RAS Access Time	60ns max.	80ns max.	100ns max.		
Randam Cycle Time	130ns min.	155ns min.	180ns min.		
Address Access Time	30ns max.	40ns max.	50ns max.		
CAS Access Time	15ns max.	20ns max.	25ns max.		
Fast Page Mode Cycle Time	45ns min.	55ns min.	65ns min.		
Low Power Dissipation Operating current 	330mW max.	275mW max.	248mW max.		
 Standby current 	11mW max. (TTL level) / 5.5mW max. (CMOS level)				

- 262.144 words x 4 bits organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- · All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Value	Unit	
Voltage at any pin relative to VSS		V _{IN} , V _{OUT}	-1 to +7	v
Voltage of V _{CC} supply relative to VSS		V _{cc}	-1 to +7	v
Power Dissipation		PD	1.0	w
Short Circuit Output Current			50	mA
Storago Tomporaturo	Ceramic	-55 to +150		°c
Storage remperature	Plastic	' STG	-55 to +125	Ĭ

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circultry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





CMOS 1,048,576 BIT NIBBLE MODE DYNAMIC RAM

MB81C4257-85 MB81C4257-10 MB81C4257-12

February 1989 Edition 1.0

CMOS 262,144 x 4 BIT Nibble Mode Dynamic RAM

The Fujitsu MB81C4257 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 1.048.576 memory cells accessible in 4-bit increments. The MB81C4257 features a "Nibble" mode of operation whereby high-speed random access of up to 512-bits of data within the same row can be selected. The MB81C4257 DRAM is ideally suited for mainframes, buffers, hand-held computers, video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81C4257 is only about one-fifth that of a conventional NMOS DRAM, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81C4257 is fabricated using silicon gate CMOS and Fujitsu's advanced triple-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81C4257 are not critical and all inputs are TTL compatible.

PRODUCT LINE & FEATURES

Parameter	MB81C4257-85	MB81C4257-10	MB81C4257-12	
Row Access Time	85ns max.	100ns max.	120ns max.	
Random Cycle Time	160ns min.	180ns min.	210ns min.	
Column Address Time	50ns max.	50ns max.	60ns max.	
Column Access Time	25ns max.	30ns max.	35ns max.	
Nibble Mode Cycle Time	60ns min.	60ns min.	70ns min.	
Low Power Dissipation				
 Operating current 	358mW max.	330mW max.	275mW max.	
 Standby current 	11mW max. (TTL level) /5.5mW max. (CMOS level)			

262,144 words x 4 bit organization

Silicon gate, CMOS, 3D-Stacked Capacitor Cell ٠

All input and output are TTL compatible

- 512 refresh cycles every 8.2 ms
- · Early write or OE controlled write capacity . RAS only, CAS-before-RAS, or Hidden
- Refresh
- Nibble Mode, Read-Modify-Write . capacity
 - On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Paramete	Symbol	Value	Unit	
Voltage at any pin rela	V _{IN} , V _{OUT}	-1 to +7	v	
Voltage of V _{CC} supply r	Vcc	-1 to +7	v	
Power Dissipation		PD	1.0	w
Short Circuit Output Current			50	mA
Storage Topporature	Ceramic	Tama	-55 to +150	°C
Storage Temperature	Plastic	'STG	-55 to +125	Ŭ

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DIP-20P-M03 DIP-20C-A03 LCC-26P-M04 ZIP-20P-M02

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit circuit.

2 - 137

Copyright © 1989 by FUJITSU LIMITED.

	MB81C4257_85
FUJITSU	MB81C4257-10 MB81C4257-12



CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Мах	Unit
Input Capacitance, A0 to A8	C _{IN1}	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	-	5	pF
Input/Output Capacitance, DQ1 to DQ4	C _{DQ}		6	pF

MB81C4257-85	
MB81C4257-10	FUJITSU
MB81C4257-12	

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

(All voltages referenced to ground; $TA = 0^{\circ}C$ to $70^{\circ}C$)

Parameter	Symbol	Min	Тур	Мах	Unit
Cumplu) (altana	Vcc	4.5	5.0	5.5	
Supply Voltage	VSS	0	0	0	v
Input High Voltage, all inputs	VIH	2.4	-	6.5	v
Input Low Voltage, all inputs	VIL	-2.0	-	0.8	v
Input Low Voltage, DQ(Note)	VILD	-1.0	-	0.8	v

Note: Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

	MB81C4257_85
FUJITSU	MB81C4257-10
	MB81C4257-12

FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any four of 1,048,576 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by \overline{CAS} and \overline{RAS} as shown in Figure 4. First, nine row address bits are input on pins A0-through-A8 and latched with the row address strobe (\overline{RAS}); then nine column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{CAS} and \overline{RAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways--an early write cycle, an $\overrightarrow{\mathsf{OE}}$ (delayed) write cycle, and a read-modify-write cycle. The falling edge of $\overrightarrow{\mathsf{WE}}$ or $\overrightarrow{\mathsf{CAS}}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by $\overrightarrow{\mathsf{CAS}}$ and the setup/hold times are referenced to $\overrightarrow{\mathsf{CAS}}$ because $\overrightarrow{\mathsf{WE}}$ goes Low before $\overrightarrow{\mathsf{CAS}}$. In a delayed write or a read-modify-write cycle, $\overrightarrow{\mathsf{WE}}$ goes Low after $\overrightarrow{\mathsf{CAS}}$; thus, input data is strobed by $\overrightarrow{\mathsf{WE}}$ and all setup/hold times are referenced to to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of

the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- tRAC: from the falling edge of $\overline{\text{RAS}}$ when t_{RCD} (max) is satisfied.
- $\label{eq:tcac:constraint} \begin{array}{ll} \mbox{tCAC:} & \mbox{from the falling edge of } \overline{CAS} \mbox{ when } t_{RCD} \mbox{ is } \\ \mbox{greater than } t_{RAD} \mbox{ (max)} \, . \end{array}$
- $\label{eq:tAA: from column address input when t_{RAD} is greater than t_{RAD} (max).$
- **tOEA:** from the falling edge of \overline{OE} when \overline{OE} is brought Low after t_{RAC}, t_{CAC}, or t_{CAA}.

The data remains valid until either \overline{CAS} or \overline{OE} returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

NIBBLE MODE OF OPERATION

In the nibble mode of operation, the user can serially access from one to four bits of data and perform high-speed read, write, or read-modify-write operations. During the nibble mode, the accessed bits of data are determined by row address zero (0) and column address one (1). For initial access, address bits CA0 and CA1 are used to select one of four nibble bits. After the first bit is accessed by this method, all remaining bits are accessed by simply toggling the column address strobe (\overline{CAS}) from High to Low. Each High-to-Low transition of \overline{CAS} internally increments CA0 and CA1 and provides access to the next nibble bit.

If more than four bits are accessed during the nibble mode, the address sequence shown in Table 1 will repeat. AC parameters for each nibble mode of operation are shown in subsequent timing diagrams (Figures 9 through 12).

Sequence	Nibble Bit	(A8 to A0) Row Address	CAO	(A8 to A2) Column Address	CA1	Remarks
RAS/CAS (Normal mode)	1	101010101	0	1010101	0	Input address
Toggle CAS (Nibble mode)	2	101010101	1	1010101	0	
Toggle CAS (Nibble mode)	3	101010101	0	1010101	1	Internally generated address
Toggle CAS (Nibble mode)	4	101010101	1	1010101	1	
Toggle CAS (Nibble mode)	1	101010101	0	1010101	0	Sequence repeats

Table 1 - NIBBLE MODE ADDRESS SEQUENCE

2

MB81C4257-85 MB81C4257-10 FUJITSU MB81C4257-12

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Descentedar		Course had	Casadillasa	Value								
Paramete	r	Symbol	Conditions	Min	Тур	Max						
Output High Voltag	e	Vон	юн = -5 mA	2.4	—	_	V					
Output Low Voltage	Ð	Vol	IOL = 4.2 mA	-	_	0.4	v					
Input Leakage Curr	ent (Any Input)	1 I(L)	$\begin{array}{l} 0 \hspace{0.1cm} V \hspace{0.1cm} \leq \hspace{0.1cm} V_{\text{IN}} \hspace{0.1cm} \leq \hspace{0.1cm} 5.5 \hspace{0.1cm} V; \\ 4.5 \hspace{0.1cm} V \hspace{0.1cm} \leq \hspace{0.1cm} V_{\text{CC}} \hspace{0.1cm} \leq \hspace{0.1cm} 5.5 \hspace{0.1cm} V; \\ Vss = 0 \hspace{0.1cm} V; \hspace{0.1cm} \text{All other pins not} \\ under \hspace{0.1cm} test = 0 V \end{array}$	-10	_	10	μА					
Output Leakage Cu	rrent	DQ(L)	 ○ V ≤ VOUT ≤ 5.5 V; Data out disabled 	-10	—	10						
	MB81C4257-85					65						
(Average Power	MB81C4257-10	ICC1 (Note)	ICC1 (Note)	RAS & CAS cycling; tRc = min	—	-	60	mA				
	MB81C4257-12					50						
Standby Current	TTL Level	ICC2 $\overline{RAS} = \overline{CAS} = VIH$ $\overline{RAS} = \overline{CAS} \ge VCC - 0.2 V$	RAS = CAS = VIH			2.0						
(Power Supply Current)	CMOS Level		—	-	1.0	ma						
Refresh Current	MB81C4257-85			i		60						
#1 (Average Power Supply	MB81C4257-10	ICC3 (Note)	ICC3 (Note)	ICC3 (Note)	ICC3 (Note)	lcc3 (Note)	lcc3 (Note)	CAS = V⊮, RAS cycling; tBc = min	_	-	55	mA
Current)	MB81C4257-12					45						
	MB81C4257-85					40						
Nibble Mode Current	MB81C4257-10	ICC4 (Note)	ICC4 (Note)	RAS =VIL, CAS cycling	-		40	mA				
	MB81C4257-12					33						
Refresh Current	MB81C4257-85		RAS cycling			60						
#2 (Average Power Supply	MB81C4257-10	lccs (Note)	CAS-before-RAS;	-	_	55	mA					
Current)	mrent) MB81C4257-12	INC = MIN			45							

Note: Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the input low voltage level VIL, VIL>-0.5V.

	MB81C4257_85
FUJITSU	MB81C4257-10
	MB81C4257-12

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

		a	MB81C42		MB81C4257-10		MB81C	4257-12		Note
N0,	No. Parameter		Min	Max	Min	Max	Min	Max	Unit	Note
1	Time Between Refresh	t _{REF}	_	8.2		8.2	_	8.2	ms	—
2	Random Read/Write Cycle Time	t _{RC}	160		180		210	-	ns	—
3	Read-Modify-Write Cycle Time	t _{RWC}	220		240		275	-	ns	—
4	Access Time from RAS	t _{RAC}		85		100	_	120	ns	4,7
5	Access Time from CAS	t _{CAC}		25	_	30		35	ns	5,7
6	Access Time from Column Address	t _{AA}	~	50		50		60	ns	6,7
7	Output Hold Time	t _{OH}	7		7	_	7	-	ns	_
8	Output Buffer Turn On Delay Time	t _{on}	5	—	5	—	5	-	ns	—
9	Output Buffer Turn off Delay Time	t _{OFF}		25	—	25	-	25	ns	8
10	Transition Time	t _T	3	50	3	50	3	50	ns	—
11	RAS Precharge Time	t _{RP}	65	-	70	_	80	_	ns	-
12	RAS Pulse Width	t _{RAS}	85	100000	100	100000	120	100000	ns	—
13	RAS Hold Time	t _{RSH}	25	—	30	—	35	-	ns	
14	CAS to RAS Precharge Time	t _{CRP}	0		0		0	—	ns	-
15	RAS to CAS Delay Time	t _{RCD}	22	60	25	70	25	85	ns	9,10
16	CAS Pulse Width	t _{CAS}	25	_	30		35		ns	
17	CAS Hold Time	t _{CSH}	85	-	100	-	120	-	ns	-
18	CAS Precharge Time (Normal)	t _{CPN}	15	—	15		15		ns	17
19	Row Address Set Up Time	t _{ASR}	0		0		0	-	ns	-
20	Row Address Hold Time	t _{RAH}	12	-	15	—	15		ns	—
21	Column Address Set Up Time	t _{ASC}	0		0		0		ns	-
22	Column Address Hold Time	t _{CAH}	15	-	15	—	20	-	ns	—
23	RAS to Column Address Delay Time	t _{RAD}	17	35	20	50	20	60	ns	11
24	Column Address to RAS Lead Time	t _{RAL}	45		50		60	-	ns	—
25	Read Command Set Up Time	t _{RCS}	0	-	0		0	-	ns	—
26	Read Command Hold Time Referenced to RAS	t _{RRH}	0	_	0		0	_	ns	12
27	Read Command Hold Time Referenced to CAS	t _{RCH}	0	—	0	—	0	-	ns	12
28	Write Command Set Up Time	t _{wcs}	0	—	0	—	0	—	ns	15
29	Write Command Hold Time	t _{WCH}	15	—	15		20	—	ns	—
30	WE Pulse Width	t _{WP}	15		15		20	-	ns	
31	Write Command to RAS Lead Time	t _{RWL}	25	_	25		30		ns	
32	Write Command to CAS Lead Time	t _{CWL}	20	_	20	_	25	_	ns	
33	DIN set Up Time	t _{DS}	0		0	-	0	_	ns	
34	DIN Hold Time	t _{DH}	15		15		20	_	ns	_

MB81C4257-85 FUJITSU MB81C4257-10 MB81C4257-12

AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

	Parameter	Symbol	MB81C4257-85		MB81C4257-10		MB81C4257-12			
No.			Min	Max	Min	Max	Min	Max	Unit	14010
35	RAS Precharge Time to CAS Active Time	t _{RPC}	0	-	0	-	0	_	ns	
36	CAS Set Up Time for CAS-before RAS Refresh	t _{CSR}	0	—	0	—	0	-	ns	—
37	CAS Hold Time for CAS-before RAS Refresh	t _{CHR}	15	_	15	—	20	_	ns	
38	Access Time from OE	t _{OEA}		22	-	25		30	ns	7
39	Outpu <u>t B</u> uffer Turn Off Delay from OE	t _{OEZ}	_	25		25	-	25	ns	8
40	OE to RAS Lead Time for Valid Data	t _{OEL}	10	-	10		10	-	ns	_
41	OE Hold Time Referenced to WE	t _{OEH}	0		0		0	-	ns	13
42	OE to Data In Delay Time	t _{OED}	25	—	25		25	-	ns	
43	DIN to CAS Delay Time	t _{DZC}	0	—	0	—	0	—	ns	14
44	DIN to OE Delay Time	t _{DZO}	0	—	0	_	0		ns	14
45	Access Time from CAS (Counter Test Cycle)	t _{CAT}	—	50	-	50	—	60	ns	—
50	Nibble Mode Read/Write Cycle Time	t _{NC}	60	-	60	—	70	—	ns	-
51	Nibble Mode Read-Modify-Write Cycle Time	t _{NRWC}	115	-	115	-	130	_	ns	_
52	Access Time from Nibble Mode	t _{NPA}	_	60	_	60	—	70	ns	7.16
53	Nibble Mode CAS Precharge Time	t _{NCP}	15	-	15	-	15	-	ns	-

Notes:

- 1. An Initial pause (RAS=CAS=VIH) of 200µs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2. AC characteristics assume t_T = 5ns
- 3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- 4. Assumes that $t_{RCD} \leq t_{RCD}$ (max), $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- 5. Assumes that $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max). If $t_{ASC} \ge t_{AA} - t_{CAC} - t_{T}$, access time is t_{CAC} .
- 6. If that \geq that (max) and tase \leq tas teac tt, access time is t AA .
- 7. Measured with a load equivalent to two TTL loads and 100 pF.
- 8. toFF and toEZ is specified that output buffer change to high impedance state.

- 9. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{BCD} is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or t AA .
- 10. t_{RCD} (min) = t_{RAH} (min) + $2t_T$ + t_{ASC} (min)
- 11. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or t AA .
- 12. Either tBBH or tBCH must be satisfied for a read cycle.
- 13. Assumes that twos < twos (min)
- 14. Either tDZC or tDZO must be satisfied.
- 15. twos is specified as a reference point only. If twos \geq twcs (min) the data output pin will remain High-Z state through entire cycle.
- 16. tNPA is access time from the selection of a new column address (that is caused by changing TAS from "L" to "H"). Therefore, if tNCP is shortened, tCAC is longer than tCAC (max).
- 17. Assumes that CAS-before-RAS refresh, CAS-before-RAS refresh counter test cycle only.

	MB81C4257-85
FUJITSU	MB81C4257-10
	MB81C4257-12



FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input				Address		Input Data		Refresh		Note	
	RAS	CAS	WE	ŌĒ	Row	Column	Input	Output				
Standby	н	н	х	×	—	_		High-Z				
Read Cycle	L	L	н	L	Valid	Valid	-	Valid	0	*	tRcs≥tRcs (min)	
Write Cycle (Early Write)	L	L	L	x	Valid	Valid	Valid	High-Z	0	*	twcs≥twcs (min)	
Read-Modify- Write Cycle	L	L	H-→L	L-→H	Valid	Valid	Valid	Valid	0	*		
RAS-only Refresh Cycle	L	н	x	x	Valid	_	_	High-Z	0			
CAS-before- RAS Refresh Cycle	L	L	x	x		_	_	High-Z	0		tcsя≥tcsя (min)	
Hidden Refresh Cycle	H→L	L	х	L		-	_	Valid	0		Previous data is kept.	

X; "H" or "L" *; It is impossible in Nibble Mode

MB81C4257-85	and the second second
MB81C4257-10	FUJITSU
MB81C4257-12	

TIMING DIAGRAMS



However, if either CAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.

	MB81C4257-85
FUJITSU	MB81C4257-10
	MB81C4257-12



MB81C4257-85 MB81C4257-10 MB81C4257-12

FUJITSU



2

FUJITSU	MB81C4257-85 MB81C4257-10 MB81C4257-12
---------	--



MB81C4257_85	
MB81C4257-10	FUJITSU
MB81C4257-12	



2

	MB81C4257-85
FUJITSU	MB81C4257-10
	MB81C4257-12



MB81C4257-85 MB81C4257-10 MB81C4257-12



	MB81C4257-85
FUJITSU	MB81C4257-10
	MB81C4257-12



MB81C4257-85	
MB81C4257-10	FUJITSU
MB81C4257-12	





	MB81C4257_85
FUJITSU	MB81C4257-10
	MB81C4257-12



2

MB81C4257-85 MB81C4257-10 MB81C4257-12



	MB81C4257_85
FUJITSU	MB81C4257-10
	MB81C4257-12

PACKAGE DIMENSIONS

(Suffix : -P)



MB81C4257-85	
MB81C4257-10	FUJITSU
MB81C4257-12	

PACKAGE DIMENSIONS (Continued)

(Suffix : -C)



2

MB81C4257-85
MB81C4257-10 MB81C4257-12

PACKAGE DIMENSIONS (Continued)

(Suffix : -PJ)



MB81C4257-85	
MB81C4257-10	FUJITSU
MB81C4257-12	

PACKAGE DIMENSIONS (Continued)

(Suffix : -PSZ)



MB81C4258-70/-80/-10/-12 CMOS 1.048.576 BIT STATIC COLUMN MODE DYNAMIC RAM

CMOS 262,144 x 4 BIT Static Column Mode Dynamic RAM

The Fujitsu MB81C4258 is CMOS fully decoded dynamic RAM organized as 262.144 words x 4 bits. The MB81C4258 has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C4258 High Q-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

The specification is applied to "BC" version revised with intent to realized faster access time.So faster speed version (70ns and 80ns) are available on this chip.

PRODUCT LINE & FEATURES

Parameter	MB81C4258 -70	MB81C4258 80	MB81C4258 -10	MB81C4258 -12				
RAS Access Time	70ns max.	80ns max.	100ns max.	120ns max.				
Random Cycle Time	140ns min.	155ns min.	180ns min.	210ns min.				
Address Access Time	43ns max.	45ns max.	50ns max.	60ns max.				
CAS Access Time	25ns max.	25ns max.	25ns max.	35ns max.				
Static Column Mode Cycle Time	48ns min.	50ns min.	55ns min.	65ns min.				
Low Power Dissipation	413mW max.	385mW max.	330mW max.	275mW max.				
 Operating current Standby current 	11mW max. (TTL level) / 5.5mW max. (CMOS level)							

- 262,144 words x 4 bits organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Static Column Mode, Read-Modify--Write capability
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter		Symbol	Value	Unit	
Voltage at any pin relative	e to VSS	V _{IN} , V _{OUT}	-1 to +7	v	
Voltage of V _{CC} supply rel	ative to VSS	V _{CC}	-1 to +7	v	
Power Dissipation		PD	1.0	w	
Short Circuit Output Curre	ent	·	50	mA	
Storago Tomograturo	Ceramic	Tara	-55 to +150	°c	
Sionage remperature	Plastic	'SIG	-55 to +125	Ŭ	

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PRELIMINABY DIP-20P-M03 DIP-20C-A03 LCC-26P-M04 ZIP-20P-M02

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precations be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A8	C _{IN1}		5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	—	5	pF
Input/Output Capacitance, DQ1 to DQ4	C _{DQ}		6	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Amblent Operating Temp	
Currely Valence		Vcc	4.5	[~] 5.0	5.5			
Supply Voltage	Ľ	V _{SS}	0	0	0	v		
Input High Voltage, all inputs	1	ИН	2.4	—	6.5	v	0 °C to +70 °C	
Input Low Voltage, all inputs	1	VIL	-2.0	_	0.8	v		
Input Low Voltage, DQ(*)	1	VILD	-1.0		0.8	v		

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any four of 1,048,576 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by CAS and TAS as shown in Figure 1. First, nine row address bits are input on pins A0-through-A8 and latched with the row address strobe (TAS) then, nine column address bits are input and latched with the column address strobe (TAS). Both row and column addresses must be stable on or before the falling edge of CAS and TAS, respectively. The address latches are of the flow-through type; thus, address information appearing after trand (min)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- tRAC : from the falling edge of RAS, when t_{RCD} (max) is satisfied.
- tCAC : from the falling edge of CAS when tRCD is greater than tRCD (max).
- tAA : from column address input when tRAD is greater than tRAD (max).
- tOEA : from the falling edge of OE when OE is brought Low after tRAC, tCAC, or tAA .

The data remains valid until either CAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

STATIC COLUMN MODE OF OPERATION

The static column mode operation allows continuous read, write, or read-modify-write cycle within a row byapplying new column address. In the static column mode, RAS can be kept low throughout static column mode operation. The following four cycles are allowed in the static column mode.

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Notes 3

Paramter Notes		Symbol	Conditions		Unit			
, araini		Oymoor	Conclusion	Min	Тур	Max	Gint	
Output high voltage		V _{он}	l _{OH} = -5 mA	2.4		-	v	
Output low voltage		V _{OL}	l _{OL} = 4.2 mA	-	_	0.4		
Input leakage current	(any input)	۱ _{۱(L)}	$ \begin{array}{c c} 0V \leq V_{IN} \leq 5.5V; \\ 4.5V \leq V_{CC} \leq 5.5V; \\ V_{SS} = 0V; All other pins \\ not under test = 0V \end{array} $		-	10	μА	
Output leakage currer	nt	l DQ(L)	0V≤V _{OUT} ≤ 5.5V; Data out disabled	-10		10		
	MB81C4258-70					75		
Operating current	MB81C4258-80		RAS & CAS cycling;			70		
(Average Power supply Current)	MB81C4258-10	CC1	trc = min	_	-	60	mA	
2	MB81C4258-12					50		
Standby current	TTL level	1	RAS = CAS =V _{IH}	_	_	2.0		
current)	CMOS level	'CC2	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2V$		_	1.0	ШA	
	MB81C4258-70	 _				70	mA	
Refresh current #1	MB81C4258-80		CAS = V⊮, RAS cycling;	_	_	65		
(Average power sup- ply current) 2	MB81C4258-10	'CC3	tRC = min			55		
	MB81C4258-12					45		
	MB81C4258-70					37		
Static Column	MB81C4258-80		$\overline{RAS} = \overline{CAS} = V_{\mu}$			35	m A	
Mode current 2	MB81C4258-10	¹ CC4	tsc = min			30	1110	
	MB81C4258-12					23		
	MB81C4258-70					70		
Refresh current #2	MB81C4258-80		RAS cycling;		i	65	mA	
ply current) 2	MB81C4258-10	CC5	trc = min		_	55		
	MB81C4258-12					45		

AC CHARACTERISTICS (At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Nia	Destructure	Natas	6	MB81C4	1258-70	MB81C4	258-80	MB81C4	258-10	MB81C4	258-12	11
NO.	Parameter	NOIES	Symbol	Min	Max	Mîn	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh		t _{REF}	_	8.2	_	8.2	_	8.2	—	8.2	ms
2	Random Read/Write Cycle Time		t _{RC}	140		155		180	-	210	—	ns
3	Read-Modify-Write Cycle Time		t _{RWC}	197		212	_	240		275		ns
4	Access Time from RAS	6,9	t _{RAC}	_	70	—	80	_	100		120	ns
5	Access Time from CAS	9	t _{CAC}		25		25		25		35	ns
6	Column Address Access Time	8,9	t _{AA}		43	_	45	_	50		60	ns
7	Output Hold Time		t _{OH}	7		7	—	7	—	7	—	ns
8	Output Buffer Turn On Delay Time		t _{ON}	5	_	5	—	5		5	—	ns
9	Output Buffer Turn off Delay Time	10	t _{OFF}		25		25	1	25	-	25	ns
10	Transition Time		t _T	3	50	3	50	3	50	3	50	ns
11	RAS Precharge Time		t _{RP}	60		65	_	70		80		ns
12	RAS Pulse Width		t _{RAS}	70	100000	80	100000	100	100000	120	100000	ns
13	RAS Hold Time		t _{RSH}	25	-	25	_	30	_	35		ns
14	CAS to RAS Precharge Time		t _{CRP}	0	-	0	-	0		0		ns
15	RAS to CAS Delay Time	11,12	t _{RCD}	20	45	22	55	25	70	25	85	ns
16	CAS Pulse Width		t _{CAS}	25	_	25		30	—	35		ns
17	CAS Hold Time	23	t _{CSH}	70	-	80	—	100	-	120	—	ns
18	CAS Precharge Time (C-B-R cycle	e)	t _{CPN}	15	_	15	—	15	—	15		ns
19	Row Address Set Up Time		t _{ASR}	0	1	0	-	0	-	0		ns
20	Row Address Hold Time		t _{RAH}	10	-	12	—	15	—	15	-	ns
21	Column Address Set Up Time	7	t _{ASC}	0	1	0		0	-	0		ns
22	Column Address Hold Time	7	t _{CAH}	20	-	20	-	20	-	25		ns
23	RAS to Column Address Delay Tim	e [13]	t _{RAD}	15	27	17	35	20	50	20	60	ns
24	Column Address to RAS Lead Time)	t _{RAL}	43	_	45	_	50	-	60	—	ns
25	Read Command Set Up Time		t _{RCS}	0	-	0	-	0	<u> </u>	0		ns
26	Read Command Hold Time Referenced to RAS	14	t _{RRH}	0	_	0	-	0	-	0	-	ns
27	Read Command Hold Time Referenced to CAS	14	t _{RCH}	0	—	0	-	0	-	0	—	ns
28	Write Command Hold Time		t _{WCH}	20		20	_	20		25	—	ns
29	WE Pulse Width		t _{WP}	15	—	15		15	-	20		ns
30	Write Command to RAS Lead Time		t _{RWL}	22		22	—	25	·	30		ns
31	Write Command to CAS Lead Time		t _{CWL}	17	—	17	_	20	_	25	—	ns
32	DIN set Up Time		t _{DS}	0	_	0	—	0		0	—	ns
33	DIN Hold Time		t _{DH}	20		20	_	20	-	25	-	ns

AC CHARACTERISTICS (Continued) (At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Ċ.	_			MB81C	425870	MB81C	4258-80	MB81C	4258-10	MB81C	1258-12	
No.	Parameter	Notes	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
34	RAS Precharge time to CAS Active Time (Refresh cycles)		t _{RPC}	0	_	0	—	0	—	o	—	ns
35	CAS Set Up Time for CAS-before- RAS Refresh		t _{CSR}	0	-	0	-	0	-	0	1	ns
36	CAS Hold Time for CAS-before- RAS Refresh		t _{CHR}	15		15	—	15		20	—	ns
37	Access Time from OE	9	t _{OEA}	—	22	-	22		25	1	30	ns
38	Output Buffer Turn Off Delay from OE	10	t _{OEZ}	—	25	-	25	+	25	-	25	ns
39	OE to RAS Lead Time for Valid Data		t _{OEL}	10	_	10		10	_	10	-	ns
40	OE Hold Time Referenced to WE	15	t _{OEH}	0		0	_	0	-	0	_	ns
41	OE to Data In Delay Time		t _{OED}	25		25		25	_	25		ns
42	DIN to CAS Delay Time	16	t _{DZC}	0		0		0		0		ns
43	DIN to OE Delay Time	16	t _{DZO}	0		0		0	—	0		ns
44	Access Time from CAS (Counter Test Cycle)		t _{CAT}	-	43	-	45	—	50	_	60	ns
50	Static Column Mode Read/Write Cycle Time		t _{SC}	48	-	50	_	55	_	65	—	ns
51	51 Static Column Mode Read–Modify–Write Cycle Time		t _{SRWC}	121	—	125	_	135	-	155	_	ns
52	Access Time Relative to Last Write	17	t _{ALW}		91		95	-	105	-	125	ns
53	Access Time from WE Prechage		t _{WPA}	-	25	-	25	-	30	-	35	ns
54	Output Hold Time for Column Address Change		t _{AOH}	10	-	10	_	10	_	10	—	ns
55	Column Address Hold Time Referenced to RAS Rising Time	18	t _{AHR}	15	-	15	-	15	-	15	_	ns
56	Last Write to Column Address Delay Time	19,20	t _{LWAD}	25	48	25	50	25	55	30	65	ns
57	Column Address Hold Time Referenced to Last Write		t _{AHLW}	91	-	95	_	105	_	125	—	ns
58	RAS to Second Write Delay Time		t _{RSWD}	70	-	80	_	100	-	120	-	ns
59	WE Inactive Time		t _{Wi}	13	—	15	_	15	_	20	_	ns
60	Write Set Up Time for Output Disable	21	t _{ws}	0	—	0	_	0	_	0		ns
61	Write Hold Time for Output Disable	21	t _{WH}	0	—	0	-	0	—	0	_	ns
62	OE Hold Time Referenced to RAS	22	t _{OEHR}	20	—	20	—	20	—	20	_	ns
63	OE Hold Time Referenced to CAS	22	t _{OEHC}	20	_	20		20	-	20	-	ns
64	Static Column Mode CAS Precharge Time		t _{CP}	15	-	15	_	15	_	15	_	ns
65	Write Command Hold Time Referenced to RAS		t _{WHR}	5	-	5	-	5	-	5	-	ns

Notes:

- 1. Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the number of address change as RAS = VIL and
 - CAS = VIH.

Icc4 is specified at one time of address change during $\overrightarrow{RAS} = V_{IL}$ and $\overrightarrow{CAS} = V_{IH}$.

- An Initial pause (RAS =CAS =VIH) of 200µs is required after power-up followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_T = 5ns$
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- 6. Assumes that tRCD≤ tRCD (max), tRAD≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- 7. Assumes that write cycle only.
- 8. If $t_{RAD} \ge t_{RAD}$ (max), access time is t_{AA} .
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- toFF and toEz is specified that output buffer change to high impedance state.
- 11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.

- 12. t_{RCD} (min) = t_{RAH} (min)+ $2t_T$ + t_{ASC} (min)
- 13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or t AA.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. Assumes that twcs < twcs (min)
- 16. Either tozc or tozo must be satisfied.
- 17. Assumes that $t_{LWAD} \le t_{LWAD}$ (max), $t_{RAD} \le t_{RAD}$ (max). If t_{LWAD} is greater than the maximum recommended value shown in this table, t_{ALW} will be increased by the amount that t_{LWAD} exceeds the value shown.
- 18. $t_{\text{AHR}\textsc{is}}$ specified to latch column address by the rising edge of $$\overline{\textsc{RAS}}$$.
- Operation within the t_{LWAD} (max) limit ensures that t_{ALW} (max) can be met. t_{LWAD} (max) is specified as a reference point only; if t_{LWAD} is greater than the specified t_{LWAD} (max) limit, access time is controlled by t_{AA}.
- 20. t_{LWAD} (min) = t_{CAH} (min)+ t_{T} (t_{T} 5ns).
- tws and tw_H are specified as a reference point only. If tws ≥ tws (min) and tw_H ≥ tw_H (min), the data output pin will remain High-Z state through entire cycle.
- 22. Either tOEHR or tOEHC is satisfied.
- 23. Assumes that CAS -before-RAS refresh, CAS -before-RAS refresh counter test cycle only.



FUNCTIONAL TRUTH TABLE

Operation Mode		Clock I	nput		Addres	ss Input	Data		Retroch	Note
Operation mode	RAS	CAS	WE	OE	Row	Column	Input	Output	nellesti	Note
Standby	н	н	х	x	-	—		High-Z	-	
Read Cycle	L	L	н	L	Valid	Valid		Valid	ο	$t_{RCS} \ge t_{RCS} (min)$ $t_{RCH} \ge t_{RCH} (min)$
Write Cycle (Early Write)	L	L	L	x	Valid	Valid	Valid	*1 High-Z	0	t _{ws} ≥t _{ws} (min)
Read-Modify-Write Cycle	L	L	H→L	∟→н	Valid	Valid	Valid	Valid	0	
Static Column Mode Read Cycle	L	L	н	L	*2 Valid	Valid	_	Valid	x	$t_{\text{RCS}} \ge t_{\text{RCS}} \text{ (min)}$ $t_{\text{RCH}} \ge t_{\text{RCH}} \text{ (min)}$
Static Column Mode Write Cycle	L	L	L	н	*2 Valid	Valid	Valid	*1 High-Z	x	
Static Column Mode Read-Modify-Write Cycle	L	L	H →L	L→H	*2 Valid	Valid	Valid	Valid	x	
Static Column Mode Mixed Cycle	L	L	L/H	L/H	*2 Valid	Valid	Valid	High-Z or Valid	x	
RAS-only Refresh Cycle	L	н	x	x	Valid	_	-	High-Z	ο	
CAS-before-RAS Refresh Cycle	L	L	x	x	-	_	-	High-Z	ο	
Hidden Refresh Cycle	H →L	L	x	L		—		Valid	ο	Previous data is kept

Notes:

X : "H" or "L"

*1: If tWS < tWS (min) and tWH < tWH (min), the data output become invalid.

*2: After first cycle, row address is not necessary.




2













Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycleat each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available; RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





PACKAGE DIMENSIONS

(Suffix : -P)



(Suffix : –C)



(Suffix : -PJ)



(Suffix : -PSZ)



DATA SHEET

MB81C4258A-60/-80/-10 CMOS 1.048.576 BIT STATIC COLUMN MODE DYNAMIC RAM

CMOS 262,144 x 4 BIT Static Column Mode Dynamic RAM

The Fujitsu MB81C4258A is CMOS fully decoded dynamic RAM organized as 262,144 words x 4 bits. The MB81C4258A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C4258A High Q-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

PRODUCT LINE & FEATURES

Parameter	MB81C4258A60	MB81C4258A-80	MB81C4258A-10			
RAS Access Time	60ns max.	80ns max.	100ns max.			
Randam Cycle Time	130ns min.	155ns min.	180ns min.			
Address Access Time	30ns max.	40ns max.	50ns max.			
CAS Access Time	15ns max.	20ns max.	25ns max.			
Static Column Mode Cycle	35ns min.	45ns min.	55ns max.			
Low Power Dissipation Operating current 	330mW max. 275mW max. 248mW max.					
 Standby current 	11mW max. (TTL level) / 5.5mW max. (CMOS level)					



262,144 words x 4 bits organization

- Silicon gate, CMOS, 3D-Stacked Capacitor Cell •
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Static Column Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter		Symbol	Value	Unit
Voltage at any pin relative	eto VSS	V _{IN} , V _{OUT}	-1 to +7	v
Voltage of V _{CC} supply re	lative to VSS	V _{CC}	1 to +7	v
Power Dissipation		PD	1.0	w
Short Circuit Output Curre	ent		50	mA
Starrage Tampanahura	Ceramic	Tana	-55 to +150	°c
Storage remperature	Plastic	ISIG	-55 to +125	Ŭ

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation's hould be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, its advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

SU

Copyright C 1989 by FUJITSU LIMITED

DATA SHEET

MB814100-80/-10/-12 CMOS 4,194,304 BIT FAST PAGE MODE DYNAMIC RAM

CMOS 4,194,304 x 1 BIT Fast Page Mode Dynamic RAM

The Fujitsu MB814100 is a fully decoded CMOS Dynamic RAM (DRAM) that contains a total of 4,194,304 memory cells in a x1 configuration. The MB814100 features a "fast page" mode of operation whereby high-speed random access of up to 2,048-bits of data within the same row can be selected. The MB814100 DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814100 is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814100 is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814100 are not critical and all inputs are TTL compatible.

PRODUCT LINE & FEATURES

Parameter	MB81410080	MB814100-10	MB814100-12			
RAS Access Time	80ns max.	100ns max.	120ns max.			
Randam Cycle Time	155ns min.	180ns min.	210ns min.			
Address Access Time	45ns max.	50ns max.	60ns max.			
CAS Access Time	25ns max.	30ns max.	35ns max.			
Fast Page Mode Cycle Time	55ns min.	60ns min.	70ns min.			
Low Power Dissipation Operating current 	413mW max. 358mW max. 303mW max.					
 Standby current 	11mW max. (TTL level) / 5.5mW max. (CMOS level)					

- 4,194,304 words x 1 bit organization
- Silicon gate, CMOS, 3D–Stacked Capacitor Cell
- · All input and output are TTL compatible
- 1024 refresh cycles every 16.4ms
- Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	V _{IN} , V _{OUT}	-1 to +7	v
Voltage of V_{CC} supply relative to VSS	Vcc	1 to +7	ν
Power Dissipation	PD	1.0	w
Short Circuit Output Current		50	mA
Storage Temperature	T _{STG}	55 to +125	°c

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



FUITSU

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, its advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright @ 1989 by FUJITSU LIMITED



CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A10, DIN	C _{IN1}	-	5	pF
Input Capacitance, RAS, CAS, WE	C _{IN2}	_	5	pF
Output Capacitance, DOUT	C _{OUT}		5	pF



PIN ASSIGNMENTS AND DESCRIPTIONS

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Ambient Operating Temp	
Currente Mathana		V _{cc}	4.5	5.0	5.5			
Supply voltage	Ľ	V _{SS}	0	0	0	v		
Input High Voltage, all inputs	1	VIH	2.4	_	6.5	v	0 °C to +70 °C	
Input Low Voltage, all inputs	1	VIL	-2.0	—	0.8	v		

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-two input bits are required to decode any one of 4, 194,304 cell addresses in the memory matrix. Since only eleven address bits (A0–A10) are available, the column and row inputs are separately strobed by HAS and CAS as shown in Figure 4. First, eleven row address bits are applied on pins A0-through–A10 and latched with the row address strobe (HAS) then, eleven column address bits are applied and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of HAS and CAS, respectively. The address latches are of the flow-through type; thus, address information appearing after HAH (min)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of two basic ways—an early write cycle and a read-modify—write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify—write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- tRAC : from the falling edge of RAS when t_{RCD} (max) is satisfied.
- tCAC : from the falling edge of CAS when t_{RCD} is greater than t_{RCD} (max).
- tAA : from column address input when tRAD is greater than tRAD (max).

The data remains valid until either CAS returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, **FAS** is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 2,048–bits can be accessed and, when multiple MB 814100s are used, **CAS** is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Notes 3

					Values				
Parami	er Notes	Symbol	Conditions	Min	Тур	Max	Unit		
Output high voltage		V _{OH}	I _{OH} = -5 mA	2.4			N.		
Output low voltage		V _{OL}	l _{OL} = 4.2 mA	-		0.4] `		
Input leakage current	(any input)	(L)	$0V \le V_{IN} \le 5.5V;$ $4.5V \le V_{CC} \le 5.5V;$ $V_{SS} = 0V;$ All other pins not under test = 0V	-10		10	μΑ		
Output leakage currer	nt	I _{O(L)}	0V≤V _{OUT} ≤ 5.5V; Data out disabled	-10	_	10			
Operating current	MB814100-80					75			
(Average Power	MB814100-10	I _{CC1}	RAS & CAS cycling;		-	65	mA		
2	2 MB814100-12					55	1		
Standby current	TTL level		RAS = CAS = V _H			2.0			
(Power supply current)	CMOS level	'CC2	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2V$	_	-	1.0	1 mA		
Befresh current #1	MB814100-80					75			
(Average power sup-	MB814100-10	I _{CC3}	CAS = VIH, RAS cycling; trc = min	-	—	65	mA		
ply current)	MB814100-12					55]		
Fast Page Mode	MB814100-80		RAS =VIL, CAS cycling;			75			
current 2	MB814100-10	¹ CC4	tpc = min	_	_	65	mA		
	MB814100-12				55]			
Befresh current #2	MB81410080		BAS cycling:			75			
(Average power sup-	MB814100-10	I _{CC5}	CAS-before-RAS;	_	_	65	mA		
ply current) 2	MB814100-12		trc = min			55			

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Ne	Descention Notes	Rimbal	MB81410080		MB814100-10		MB814100-12		11-14
NO.	Parameter Notes	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh	t _{REF}		16.4	_	16.4		16.4	ms
2	Random Read/Write Cycle Time	t _{RC}	155		180		210		ns
3	Read-Modify-Write Cycle Time	t _{RWC}	185	—	210		245	—	ns
4	Access Time from RAS 6,9	t _{RAC}		80		100	-	120	ns
5	Access Time from CAS 7,9	t _{CAC}	-	25		30		35	ns
6	Column Address Access Time 8,9	t _{AA}	-	45	—	50	—	60	ns
7	Output Hold Time	t _{OH}	5	—	5	—	5	—	ns
8	Output Buffer Turn On Delay Time	t _{on}	5	—	5	—	5	—	ns
9	Output Buffer Turn off Delay Time 10	t _{OFF}		25		25	_	25	ns
10	Transition Time	t _T	3	50	3	50	3	50	ns
11	RAS Precharge Time	t _{RP}	65	—	70	_	80		ns
12	RAS Pulse Width	t _{RAS}	80	100000	100	100000	120	100000	ns
13	RAS Hold Time	t _{RSH}	25		30		35		ns
14	CAS to RAS Precharge Time	t _{CRP}	0	-	0		0		ns
15	RAS to CAS Delay Time 11,12	t _{BCD}	22	55	25	70	25	85	ns
16	CAS Pulse Width	tcas	25		30	—	35		ns
17	CAS Hold Time	t _{CSH}	80	-	100		120		ns
18	CAS Precharge Time (Normal) 17	t _{CPN}	15	_	15		15	-	ns
19	Row Address Set Up Time	t _{ASR}	0		0		0		ns
20	Row Address Hold Time	t _{RAH}	12	—	15		15	-	ns
21	Column Address Set Up Time	t ASC	0	_	0		0		ns
22	Column Address Hold Time	t _{CAH}	15		15		20	—	ns
23	RAS to Column Address Delay Time 13	t _{RAD}	17	35	20	50	20	60	ns
24	Column Address to RAS Lead Time	t _{RAL}	45	-	50		60		ns
25	Read Command Set Up Time	t _{BCS}	0		0		0	—	ns
26	Read Command Hold Time Referenced to RAS	t _{RRH}	0	_	0	_	0	-	ns
27	Read Command Hold Time Referenced to CAS	t _{RCH}	0	—	0	-	0	_	ns
28	Write Command Set Up Time 15	twcs	0		0	—	0	-	ns
29	Write Command Hold Time	t _{WCH}	15		15	_	20		ns
30	WE Pulse Width	twp	15	_	15	_	20	·	ns
31	Write Command to RAS Lead Time	t _{RWL}	25	—	25		30	_	ns
32	Write Command to CAS Lead Time	tcwL	20	-	20	_	25	—	ns
33	DIN set Up Time	t _{DS}	0	—	0	-	0		ns
34	DIN Hold Time	t _{DH}	15	—	15		20	—	ns

AC CHARACTERISTICS (Continued) (At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

	_			MB814	10080	MB8141	100-10	MB814	100-12	11-14
NO.	Parameter	Notes	Symbol	Min	Max	Min	Max	Min	Max	Unit
35	RAS to WE Delay Time	15	t _{RWD}	80	—	100	—	120		ns
36	CAS to WE Delay Time	15	t _{cwo}	25	-	30	_	35	_	ns
37	Column Address to WE Delay Time	15	t _{AWD}	45	-	50	—	60	-	ns
38	RAS Precharge time to CAS Active Time (Refresh cycles)		t _{RPC}	0	_	0	—	0	-	ns
3 9	CAS Set Up Time for CAS-before- RAS Refresh		t _{CSR}	0	_	0	-	0	—	ns
40	CAS Hold Time for CAS-before- RAS Refresh		t _{CHR}	15	-	15	_	20	—	ns
41	WE Set Up Time from RAS		t _{WSR}	0		0	_	0	-	ns
42	WE Hold Time from RAS		t _{WHR}	15	_	15	—	20	-	ns
51	Fast Page Mode Read/Write Cycle Time		t _{PC}	55	-	60	—	70	-	ns
52	Fast Page Mode Read-Modify-Write Cycle Time		t _{PRWC}	85	-	90		105	_	ns
53	Access Time from CAS Precharge	9,16	t _{CPA}	—	55	—	60		70	ns
54	Fast Page Mode CAS Precharge Tim	10	t _{CP}	15	-	15	-	.15	-	ns

Notes:

- 1. Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 Icc depends on the number of address change as RAS = VIL and

Icc depends on the number of address change as HAS = VIL and CAS = VIL.

lcc1, lcc3 and lcc5 are specified at three time of address change during $\overrightarrow{RAS} = VIL$ and $\overrightarrow{CAS} = VIL$

Icc4 is specified at one time of address change during $\overrightarrow{RAS} = VIL$ and $\overrightarrow{CAS} = VIH$.

- An Initial pause (RAS = CAS =VIH) of 200µs is required after power-up followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume t_T = 5ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- 6. Assumes that tacp≤ tacp (max), taap≤ taap (max). If tacp is greater than the maximum recommended value shown in this table, taac will be increased by the amount that tacp exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max), and $t_{ASC} \ge t_{AA} t_{CAC} t_{T}$, access time is t_{CAC} .
- 8. If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} \le t_{AA} t_{CAC} t_{T}$, access time is t t_{AA} .
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- toFF and toEz is specified that output buffer change to high impedance state.

- 11. Operation within the taco (max) limit ensures that tako (max) can be met. taco (max) is specified as a reference point only; if taco is greater than the specified taco (max) limit, access time is controlled exclusively by tako or taka.
- 12. t_{RCD} (min) = t_{RAH} (min)+ 2t T + t_{ASC} (min).
- 13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. t wcs, t cwD, t,RwD and tawD are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If twcs > t wcs (min), the cycle is an early write cycle and Dout pin will maintain high impedance state thoughout the entire cycle. If t cwD > t cwD (min), t RwD > t RwD (min), and t AwD > t AwD (min), the cycle is a read modify—write cycle and data from the selected cell will apper at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin , and write operation can be exected by satisfying tawL, t cwL, and tRAL specifications.
- 16 tcpA is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpA is longer than tcPA (max).
- 17. Assumes that CAS -before- RAS refresh.



FUNCTIONAL TRUTH TABLE

	Clock Input		Address Input		Data				
Operation Mode	RAS	CAS	WE	Row	Column	Input	Output	Helresh	Note
Standby	н	н	X	-	—	_	High-Z	-	
Read Cycle	L	L	н	Valid	Valid		Valid	O *1	t _{RCS} ≥ t _{RCS} (min)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	0 *1	t _{wcs≥} t _{wcs} (min)
Read–Modify–Write Cycle	L	L	H→L	Valid	Valid	X → Valid	Valid	O *1	t _{CWD} ≥ t _{CWD} (min)
RAS-only Refresh Cycle	L	н	x	Valid	-	—	High-Z	ο	
CAS-before-RAS Refresh Cycle	L	L	н	1	_		High-Z	o	$t_{CSR} \ge t_{CSR}$ (min)
Hidden Refresh Cycle	H→L	L	н		_	_	Valid	o	Previous data is kept

Notes:

X : "H" or "L" *1: It is impossible in Fast Page Mode.









2







DESCRIPTION

The refresh of DRAM is executed by normal read, write or read-modify-write cycle, i.e., the cells on the one row line are also refreshed by executing one of three cycles. 1024 row address must be refreshed every 16.4ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-written to the cell. The MB814100 has three types of refresh modes, RAS-only refresh, CAS-before-RAS refresh, and Hidden refresh.

The RAS only refresh is executed by keeping RAS "L" and CAS "H" throughout the cycle. The row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, the DOUT pin is kept in a high impedance state.



WE must be held "H" for the specified set up time (tWSR) before RAS goes "L" in order not to enter "test mode" to be specified later.



PACKAGE DIMENSIONS

(Suffix : -P)



(Suffix : -PJN)



(Suffix : --PJ)


(Suffix : -PSZ)



2-206

DATA SHEET

MB814400-80/-10/-12 CMOS 4,194,304 BIT FAST PAGE MODE DYNAMIC RAM

CMOS 1.048.576 x 4 BIT Fast Page Mode Dynamic RAM

The Fujitsu MB814400 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4, 194, 304 memory cells accessible in 4-bit increments. The MB814400 features a "fast page" mode of operation whereby high-speed random access of up to 1,024-bits of datawithin the same row can be selected. The MB814400 DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814400 is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814400 is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814400 are not critical and all inputs are TTL compatible.

PRODUCT LINE & FEATURES

Parameter	MB81440080	MB814400-10	MB814400-12
RAS Access Time	80ns max.	100ns max.	120ns max.
Randam Cycle Time	155ns min.	180ns min.	210ns min.
Address Access Time	45ns max.	50ns max.	60ns max.
CAS Access Time	25ns max.	30ns max.	35ns max.
Fast Page Mode Cycle Time	55ns min.	60ns min.	70ns min.
Low Power Dissipation Operating current 	413mW max.	358mW max.	303mW max.
 Standby current 	11mW max.	(TTL level) / 5.5mW	max. (CMOS level)

- 1.048.576 words x 4 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 1024 refresh cycles every 16.4ms
- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	V _{IN} , V _{OUT}	-1 to +7	v
Voltage of V_{CC} supply relative to VSS	V _{cc}	-1 to +7	ν
Power Dissipation	PD	1.0	w
Short Circuit Output Current		50	mA
Storage Temperature	T _{STG}	-55 to +125	°C

Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions NOTE: for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

TSU

FU

Copyright C 1989 by FUJITSU LIMITED



CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A9	C _{IN1}	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	C IN2	—	5	pF
Input/Output Capacitance, DQ1 to DQ4	C _{DQ}	_	6	pF

20-Pin DIP: 26-Pin SOJ: (TOP VIEW) (TOP VIEW) DQ1 20 D VSS DQ1 C Vss 26 1 6 DQ2 DQ4 2 25 DQ2 2 19 004 DO3 WE 3 24 003 WE з 18 RAS 4 23 BAS 4 17 Г 22 Ag 5 D OE A 9 5 16 Designator Function **ل** م A ₀ 6 15 DQ1 to DQ4 Data Input/ Output b ∧ 8 $\begin{array}{c} \mathbf{A}_{0} \\ \mathbf{A}_{1} \\ \mathbf{A}_{2} \\ \mathbf{A}_{3} \\ \mathbf{C} \end{array}$ 7 Α, **m** 14 9 18 WE 10 17 Write Enable. Ь∧₀ A 2 13 8 16 11 RAS Row address strobe. A 3 П 9 12 A 5 A 3 12 15 b A0 to A9 Address inputs. v_{cc} v_{cc} 10 11 Α , 13 14 A 4 +5 volt power supply. vcc 20-Pin ZIP: OE Output enable. (TOP VIEW) CAS Column address strobe. CAS DQ4 DQ1 WE A 9 A 1 A 3 A 4 A 8 vss Circuit ground. 141 5 ŌĒ DQ3 V SS DQ2 RAS **A** 0 A2 V_{CC} A5 Α7

PIN ASSIGNMENTS AND DESCRIPTIONS

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Ambient Operating Temp
Currely Valence		V _{cc}	4.5	5.0	5.5	, v	
Supply Voltage		V _{SS}	0	0	0	v	
Input High Voltage, all inputs	1	VIH	2.4	-	6.5	v	0 °C to +70 °C
Input Low Voltage, all inputs	1	VIL	2.0	-	0.8	v	
Input Low Voltage, DQ(*)	1	VILD	-1.0	_	0.8	v	

*: Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any four of 4,194,304 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by CAS and TAS as shown in Figure 1. First, ten row address bits are input on pins A0-through-A9 and latched with the row address strobe (TAS) then, ten column address bits are input and latched with the column address strobe (TAS) then, ten column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of CAS and TAS, respectively. The address latches are of the flow-through type; thus, address information appearing after trant (min)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- tRAC : from the falling edge of RAS when t_{RCD} (max) is satisfied.
- tCAC : from the falling edge of CAS when t_{RCD} is greater than t_{RCD} (max).
- tAA : from column address input when tRAD is greater than tRAD (max).
- tOEA: from the falling edge of OE when OE is brought Low after tRAC, tCAC, or tAA

The data remains valid until either CAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, TAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024-bits can be accessed and, when multiple MB 814400s are used, TAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Notes 3

			a		Values		I	
Parami	ler Notes	Symbol	Conditions	Min	Тур	Max	Unit	
Output high voltage		v _{он}	l _{OH} =5 mA	2.4	-	—	V	
Output low voltage		V _{OL}	l _{OL} = 4.2 mA	-	-	0.4		
Input leakage current	(any input)	[†] I(L)	0V≤V _{IN} ≤ 5.5V; 4.5V≤V _{CC} ≤ 5.5V; V _{SS} = 0V; All other pins not under test = 0V	-10		10	μА	
Output leakage currer	nt	l _{DQ(L)}	0V≤V _{OUT} ≤ 5.5V; Data out disabled	-10	-	10		
Operating current	MB81440080					75		
(Average Power	MB814400-10	I _{CC1}	RAS & CAS cycling;	-		65	mA	
2	MB814400-12					55		
Standby current	TTL level		RAS = CAS =V			2.0		
current)	CMOS level	'CC2	$RAS = CAS \ge V_{CC} - 0.2V$	_	_	1.0	mA	
Refresh current #1	MB81440080					75		
(Average power sup-	MB814400-10	I _{CC3}	CAS = VIH, HAS cycling; trc = min	-	—	65	mA	
	MB814400-12					55		
Fast Page Mode	MB814400-80		RAS =VIL, CAS cycling;			75		
current 2	MB814400-10	¹ CC4	tpc = min		. —	65	mA	
	MB814400-12					55		
Befresh current #2	MB81440080		BAS cycling:			75		
(Average power sup-	MB814400-10	I _{CC5}	CAS-before-RAS;	-		65	mA	
ply current) 2	MB814400-12		trc = min			55		

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

	Descenter No.	Bumbal	MB814	400-80	MB81	4400-10	MB814	1400-12	
NO.	Parameter Notes	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh	t _{REF}		16.4	-	16.4		16.4	ms
2	Random Read/Write Cycle Time	t _{RC}	155		180	_	210		ns
3	Read-Modify-Write Cycle Time	t _{RWC}	220	_	245	-	280		ns
4	Access Time from RAS 6,9	t _{RAC}	—	80		100		120	ns
5	Access Time from CAS 7,9	t _{CAC}	_	25		30		35	ns
6	Column Address Access Time 8,9	t _{AA}	_	45		50		60	ns
7	Output Hold Time	t _{он}	5	_	5	_	5		ns
8	Output Buffer Turn On Delay Time	t _{ON}	5	_	5	—	5		ns
9	Output Buffer Turn off Delay Time 10	t _{OFF}		25		25		25	ns
10	Transition Time	t _T	3	50	3	50	3	50	ns
11	RAS Precharge Time	t _{RP}	65	_	70	_	80	_	ns
12	RAS Pulse Width	t _{RAS}	80	100000	100	100000	120	100000	ns
13	RAS Hold Time	t _{RSH}	25	_	30	—	35	-	ns
14	CAS to RAS Precharge Time	t _{CRP}	0	_	0	_	0	-	ns
15	RAS to CAS Delay Time 11,12	t _{BCD}	22	55	25	70	25	85	ns
16	CAS Pulse Width	t _{CAS}	25		30	_	35		ns
17	CAS Hold Time	t _{CSH}	80	—	100		120	-	ns
18	CAS Precharge Time (Normal) 19	t _{CPN}	15		15	-	15	-	ns
19	Row Address Set Up Time	t _{ASR}	0	_	0	_	0	_	ns
20	Row Address Hold Time	t _{RAH}	12	·	15	_	15		ns
21	Column Address Set Up Time	t ASC	0		0	_	0		ns
22	Column Address Hold Time	t _{CAH}	15	-	15		20		ns
23	RAS to Column Address Delay Time 13	t _{RAD}	17	35	20	50	20	60	ns
24	Column Address to RAS Lead Time	t _{RAL}	45		50		60		ns
25	Read Command Set Up Time	t _{RCS}	0		0	-	0		ns
26	Read Command Hold Time Referenced to RAS	t _{RRH}	0		0	·	0		ns
27	Read Command Hold Time Referenced to CAS	t _{RCH}	0	-	0	·	0	—	ns
28	Write Command Set Up Time 15	twcs	0		0	—	0		ns
29	Write Command Hold Time	t _{WCH}	15	_	15		20		ns
30	WE Pulse Width	t _{WP}	15	_	15	_	20		ns
31	Write Command to RAS Lead Time	t _{RWL}	25	—	25	—	30	-	ns
32	Write Command to CAS Lead Time	t _{CWL}	20	-	20	_	25	-	ns
33	DIN set Up Time	t _{DS}	0		0	-	0		ns
34	DIN Hold Time	t _{DH}	15	-	15	—	20	-	ns

AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

		<u> </u>	MB814	40080	MB814	100-10	MB8144	100-12	11.0
NO.	Parameter No	es Symbol	Min	Max	Min	Max	Min	Max	Unit
35	RAS Precharge time to CAS Active Time (Refresh cycles)	t _{RPC}	0	—	o		0	—	ns
36	CAS Set Up Time for CAS-before- RAS Refresh	t _{CSR}	0		0	—	0	-	ns
37	CAS Hold Time for CAS-before- RAS Refresh	t _{CHR}	15		15		20	-	ns
38	WE Set Up Time from RAS	t _{WSR}	0	-	0	-	0	-	ns
39	WE Hold Time from RAS	t _{WHR}	15	_	15	-	20	-	ns
40	Access Time from OE			22	—	25		30	ns
41	Out <u>put B</u> uffer Turn Off Delay	t _{oez}	—	25	—	25	_	25	ns
42	OE to RAS Lead Time for Valid Data	t _{OEL}	10	_	10	_	10	—	ns
43	OE Hold Time Referenced to WE	t OEH	0	-	0		0	—	ns
44	OE to Data In Delay Time	t OED	25	_	25	_	25	_	ns
45	DIN to CAS Delay Time 1	t DZC	0	-	0		0		ns
46	DIN to OE Delay Time 1	t _{DZO}	0	—	0		0	—	ns
50	Fast Page Mode Read/Write Cycle Time	t _{PC}	55		60	—	70	—	ns
51	Fast Page Mode Read-Modify-Write Cycle Time	t _{PRWC}	120	-	125		140	-	ns
52	Access Time from CAS Precharge 9,	8 t _{CPA}		55		60	-	70	ns
53	Fast Page Mode CAS Precharge Time	t _{CP}	15	-	15		15	—	ns

- Notes:
- 1. Referenced to VSS.
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

Icc depends on the number of address change as \overline{RAS} = VIL and \overline{CAS} = VIH, VIL > –0.5V.

Icc1, Icc3 and Icc5 are specified at three time of address change during $\overrightarrow{RAS} = VIL$ and $\overrightarrow{CAS} = VIH$.

Icc4 is specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{H}$.

- An Initial pause (PAS =CAS =VIH) of 200µs is required after power-up followed by any eight PAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-PAS initialization cycles instead of 8 PAS cycles are required.
- 4. AC characteristics assume t_T = 5ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- 6. Assumes that tRcD≤ tRcD (max), tRAD≤ tRAD (max). If tRcD is greater than the maximum recommended value shown in this table, tRac will be increased by the amount that tRcD exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max), and $t_{ASC} \ge t_{AA} t_{CAC} t_T$, access time is t_{CAC} .

- 8. If tRAD \geq tRAD (max) and tASC \leq tAA tCAC t $_{\rm T}$, access time is t AA .
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toFF and toEz is specified that output buffer change to high impedance state.
- 11. Operation within the trace (max) limit ensures that trace (max) can be met. trace (max) is specified as a reference point only; if trace is greater than the specified trace (max) limit, access time is controlled exclusively by trace or trade .
- 12. t_{RCD} (min) = t_{RAH} (min)+ $2t_T$ + t_{ASC} (min).
- 13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- 14. Either tRBH or tRCH must be satisfied for a read cycle.
- 15. twos is specified as a reference point only. If twos \geq twos (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twcs < twcs (min).
- 17. Either tozc or tozo must be satisfied.
- tCPA is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tCP is long, tCPA is longer than tCPA (max).
- 19. Assuemes that CAS -before-RAS refresh.



FUNCTIONAL TRUTH TABLE

Operation Mode		Cloci	< Input		Ado	dress	Inpu	l Data	Polycop	Nata
	RAS	CAS	WE	ŌĔ	Row	Column	Input	Output	nesteatt	NOIA
Standby	н	н	x	×		-	-	High–Z	_	
Read Cycle	L	L	н	L	Valid	Valid	-	Valid	0 *	tRCS <u>≥</u> tRCS (min)
Write Cycle (Early Write)	L	L	L	x	Valid	Valid	Valid	High–Z	0 *	twcs <u>≥</u> twcs (min)
Read–Modify– Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	0 *	
RAS-only Refresh Cycle	L	н	x	x	Valid	_	_	High–Z	0	
CAS-before- RAS Refresh Cycle	L	L	н	x	_	-	-	High–Z	0	tcsя <u>≥</u> twcsя (min)
Hidden Refresh Cycle	H→L	L	Н	L	_	-	-	Valid	0	Previous data is kept.

X; "H" or "L" *; It is impossible in Fast Page Mode





2













2

2–222







PACKAGE DIMENSIONS

(Suffix : -P)



(Suffix : --PJN)



(Suffix : --PJ)



(Suffix : -PSZ)



Section 3

3

Page	Device	Maximum Access Time (ns)	Capacity	Packa Option	ge ns
3–3	MB81461-12 -15	120 150	DRAM: 262144 b (65536w SAM: 1016 bits (256w x 4	bits 24-pin x 4b) 4b)	Plastic DIP, ZIP
3–35	MB81461B12 15	120 150	DRAM: 262144 b (65536w SAM: 1016 bits (256w x 4	bits 24-pin x 4b) 5 4b)	Plastic DIP, ZIP
3–67	MB81C4251-10 -12 -15	100 120 150	DRAM: 1048576 (262144) SAM: 2048 bits (512w x 4	bits 28-pin w x 4b) 28-pin s 4b)	Plastic DIP, ZIP Plastic LCC
3-69	MB81C4253-10 -12 -15	100 120 150	DRAM: 1048576 (262144) SAM: 2048 bits (512w x 4	bits 28-pin w x 4b) 28-pin 4b)	Plastic DIP, ZIP Plastic LCC
3–71	MB81C1501	25	Read: 2350080 (293760) Write: 1175040 (293760)	bits 38-pin w x 4b x 2) bits w x 4b x 1)	Plastic FPT

Application Specific DRAMs — At a Glance

Dynamic RAM Data Book



262144-BIT DUAL PORT DYNAMIC RANDOM ACCESS MEMORY

MB81461-12 MB81461-15

262,144 BIT DUAL PORT DRAM

The Fujitsu MB 81461 is a fully decoded dual port NMOS dynamic random access memory organized as 65,536 words by 4 bits dynamic RAM port and 256 words by 4 bits serial access memory (SAM) port.

The DRAM port is identical to the Fujitsu MB 81464 with four bits parallel random access I/O while the SAM port is designed as four 256 bit registers each operating as a serial I/O. The four serial registers operate in parallel with each other during SAM port operation. Internal interconnects give the device the capability to transfer data bi-directionally between the DRAM memory array and the SAM data registers.

The MB 81461 offers complementely asynchronous access of both the DRAM and SAM ports except when data is transfered between them internally.

The design is optimized for high speed and performance which makes the MB 81461 the most efficient solution for implementing the frame buffer of a bit mapped video display system. Multiplexed row and column address inputs permit the MB 81461 to be housed in a 400 mil wide 24 pin DIP and ZIP. Pin outs conformed to the JEDEC approved pin out.

The MB 81461 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple Layer Polysilicon process technology. This process coupled with single transistor memory storage cells permits maximum circuit density and minimum chip size, All inputs and outputs are TTL compatible.

- Dual port organization 64K x 4 Dynamic RAM port (DRAM) 256 x 4 Serial Access Memory port (SAM)
- 24 pin DIP and ZIP package
- Silicon-gate, Triple Poly NMOS,
- single transistor cell
- DRAM Port Access Time (t_{RAC}),
 - 120ns max. (MB 81461-12) 150ns max. (MB 81461-15) Cycle Time (t_{RC}),
 - 230ns min. (MB 81461-12) 260ns min. (MB 81461-15)
- SAM Port
 - Access Time (t_{SAC}), 40 ns max. (MB 81461-12) 60 ns max. (MB 81461-15) Cycle Time (t_{SC}), 40ns min. (MB 81461-12)
- 60ns min. (MB 81461-15) • Single +5V power supply, ±10% tolerance
- tolerance
- 81461-15)
 81461-15)
 Fast serial access asynchronous to DRAM except transfer operation
 81461-12)
 Real Time Read Transfer Capability
 Page Mode capability
 - Bit Masked Write Mode capability

Power Dissipation

DRAM; Act/SAM; Stby 523mW max. (MB 81461-12)

DRAM; Stby/SAM; Stby

Bi-directional Data Transfer be-

110mW max.

468mW max. (MB 81461-15) DRAM: Stby/SAM: Act

275mW max. (MB 81461-12)

220mW max. (MB 81461-15)

- 256 refresh cycles every 4ms
- RAS-only, CAS-before-RAS and Hidden refresh capability
- Delayed write and Read-Modify-Write capability
- Standard 24 pin plastic DIP (Suffix: -P)
- Standard 24 pin plastic ZIP (Suffix; -PSZ)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	VIN, VOUT	-1 to +7	v
Voltage on VCC relative to VSS	V _{CC}	-1 to +7	v
Storage Temperature	TSTG	-55 to +125	°C
Power Dissipation	PD	1.0	w
Short Circuit output current	regime.	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

3–3

July 1987 Edition 3.0

3

FUJITSU	MB81461-12
	MB81461-15



Pin Description

Pin Number Symbo		Cumb al	Baramatar	Mada
DIP	ZIP	Symbol	Parameter	wode
1	7	SAS	Serial Access Memory Strobe	Input
2,3,22,23	8,9,4,5	SD0 to SD3	Serial Data I/O	1/0
4	10	TR/OE	Transfer Enable/ Output Enable	Input
5,6,19,20	11,12,1,2	MD0/DQ0 to MD3/DQ3	Mask Data/Data I/O	1/0
7	13	ME/WE	Mask Mode Enable/Write Enable	Input
8	14	RAS	Row Address Strobe	Input
17, 16, 15 14, 11, 10 9, 13	23,22,21, 20,17,16, 15,19	A ₀ to A ₇	Address Input	Input
12	18	V _{CC}	Supply Voltage +5 V	Power Supply
18	24	CAS	Column Address Strobe	Input
21	3	SE	Serial port Enable	Input
24	6	Vss	Ground	Power Supply

3



DESCRIPTION

DRAM OPERATION

This pin is used to strobe eight row-address inputs from A0 to A7 pins and is used to select the operation mode of subsequent cycle, such as DRAM operation or transfer operation (by $\overline{TR}/\overline{OE}$ and bit mask write cycle or not (by $\overline{ME}/\overline{WE}$ and MD0/DQ0 to MD3/DQ3). Since $\overline{RAS} = "L"$ is the active condition of circuit, to maintain $\overline{RAS} = "H"$ (standby condition) is effective to save power dissipation.

CAS;

This pin is used to strobe eight column address inputs at the falling edge. \overline{CAS} pin has the function to enable and disable the output at "L" and "H" respectively during the read operation.

Another function of \overline{CAS} is to select "early write" mode conditioned by $\overline{ME}/\overline{ME} = "L"$.

ME/WE;

This pin is used to select read or write cycle. ME/WE = "L" select write mode and ME/WE = "H" select read mode. This pin is also used to enable bit mask write cycle. If ME/WE = "L" at the falling edge of RAS, bit mask write is enabled.

TR/OE;

This pin is used to select Transfer operation or not at the falling edge of \overline{RAS} , $\overline{TR}/\overline{OE} = "H"$ enables DRAM operation and $\overline{TR}/\overline{OE} = "L"$ enables Transfer operation between DRAM and SAM. After the falling of \overline{RAS} with t_{YH} , this pin is used for output enable.

The $\overline{TR}/\overline{OE}$ controls the impedance of the output buffers. $\overline{TR}/\overline{OE} = "H"$ forces the output buffers at high impedance state. $\overline{TR}/\overline{OE} = "L"$ leads the output buffers at low impedance state. But in early write cycle, the output buffers are high impedance state even if $\overline{TR}/\overline{OE}$ is low.

A0 to A7;

These are multiplexed address input

pins and used to select 4 bits of 262,144 memory cell locations in parallel within the MB 81461. The eight row address inputs are strobed by RAS and followed eight column address inputs are strobed by CAS. These are used to select the start address of serial access memory also.

MD0/DQ0 to MD3/DQ3

These are common I/O pins of DRAM port. I/O mode is as specified for each function mode in the truth table.

Data Outputs:

The output buffers have three-state capability "H", "L" and "High-Z". To get valid output data on the pins, one of the read operations is selected such as "read" or "read-modify-write" mode. During a refresh cycle, either RAS-only or CAS-before-RAS mode is selected, output buffers are set in "High-Z" state.

Data inputs:

These are used as data input pins when a data write mode such as "Early-Write", "Delayed Write" or "Read-modify-Write" is selected. In any of the above cases, these pins are set at "High-Z" state to enable data-in without any bus conflict.

In any operation mode, read, write, refresh, transfer and their combined functions, output states "H", "L", "High-Z" are set by control signals RAS, CAS, $\overline{\text{ME}/\text{WE}}$ and/or $\overline{\text{TR}/\text{OE}}$. When "Bit mask write" mode is set, these pins are used as a control signal for write inhibit with MDi/DQi = "L" on the selected bit i.

Page Mode;

The page mode operation is to strobe the column address by \overline{CAS} while \overline{RAS} is maintained at "L" through all the successive memory operations if the row address doesn't change. This mode can save power dissipation and get the faster access time due to the elimination of \overline{RAS} falling edge function.

Refresh;

Refresh of the DRAM cells is performed for every 256 rows per every 4 milliseconds.

The MB 81461 offers the following three types of refresh.

- RAS-Only refresh; The RAS-Only refresh is performed with CAS="H" condition. Strobing every 256 row addresses with RAS will complete all bits of memory cell to be refreshed while all outputs are invalid due to "High-Z" state. Further RAS-only refresh saves the power dissipation substantially.
- 2) \overline{CAS} -before- \overline{RAS} refresh; The \overline{CAS} before- \overline{RAS} refresh offers an alternate refresh method. If \overline{CAS} is set low for the specified period (t_{FCS}) before the falling edge of \overline{RAS} , refresh control clock generator and refresh address counter are enabled, and an refresh operation is performed. After the refresh operation is performed, the refresh address counter is incremented automatically for the next \overline{CAS} -before- \overline{RAS} refresh.
- 3) Hidden refresh; The hidden refresh is performed by maintaining the valid data of last read cycle at MD/DQ pins while extending CAS low. The hidden refresh is equivalent to CASbefore-RAS refresh because CAS stays low when RAS goes to low in the next cycle.

Bit Mask Write;

This mode is used when some of the bits should be inhibited to be written into cells. The bit mask write mode is executed by setting $\overline{\text{ME}}/\overline{\text{WE}}$ = "L" at the falling edge of $\overline{\text{RAS}}$ during write mode (early, delayed write or read-modifywrite cycle). The bits to be masked (or inhibited to write) is determined by MD/DQ state at the falling edge of $\overline{\text{RAS}}$, for example, if MD0/DQ0 and $\overline{\text{ME}}/\overline{\text{WE}}$ are both low at the falling edge of $\overline{\text{RAS}}$, the data on MD0/DQ0 pin is not written into the cell during the cycle. Refer to the Fig. 2.

EXAMPLE OF BIT MASK WRITE OPERATION

		Eurotion				
TR/OE	ME/WE	MD0/DQ0	MD1/DQ1	MD2/DQ2	MD3/DQ3	
	н	х	х	x	х	Write enable
н	L	Н	L	н	L	Write enable for DQ0 and DQ2 Write disable for DQ1 and DQ3

FUNCTIONAL TRUTH TABLE FOR DRAM OPERATION

X: Don't Care

RAS	CAS	ME/WE	TR/OE	ADDRESSES	MD0/DQ0 to MD3/DQ3	Function
н	н	X	X	Х	Х	Standby
L	L	н	H→L	Valid	Valid Data Out	Read
L	L	L*	H→X	Valid	Valid Data In	Early Write
L	L	H→L	$H \rightarrow X \rightarrow H$	Valid	Valid Data In	Delayed Write
L	L	H→L	H→L→H	Valid	Valid Data Out → Valid Data In	Read-Modify-Write
) L	н	X	H→X	Row address	High-Z	RAS-Only Refresh
H→L	L	x	H→X	X	High-Z	CAS-before-RAS Refresh

*: If $\overline{ME}/\overline{WE}$ = "L" at the falling edge of \overline{RAS} , bit mask write mode is enabled.

TRANSFER OPERATION:

The transfer operation is featured in the MB 81461B. This mode is used to transfer simultaneously 256x4 data from DRAM to SAM or from SAM to DRAM. The direction of transfer is determined by the state of $\overline{\text{ME}/\text{WE}}$ at the falling edge of $\overline{\text{RAS. ME}/\text{WE}}$ ="H" defines the transfer from DRAM to SAM (Read Transfer Cycle) and $\overline{\text{ME}/\text{WE}}$ ="L" defines the transfer from SAM to DRAM (Write Transfer Cycle).

I/O mode of SD0 to SD3 determined while the transfer operation is set (\overline{TR} / \overline{OE} =""L") conjunctioned with \overline{ME} /WE state.

After Read Transfer Cycle, please apply two or more SAS Clock.

TR/OE;

This pin is used to enable transfer oper ation at the falling edge of \overline{RAS} .

ME/WE;

This pin is used to select the direction of transfer at the falling edge of \overline{RAS} . A0 to A7;

These pins are used to select the row address of DRAM port to be transfered from or to, and the start address of SAM port for the serial read or write operation. The row address is strobed by RAS and the start address is strobed by CAS.

Pseudo Write Transfer:

To start serial write cycle, the SD pins must be set in input mode. To do this, write transfer cycle should be executed. The pseudo write transfer cycle is to change the SD pins into input mode without data transfer from SAM to DRAM, Refer to Fig. 3.

Refresh during transfer cycle;

DRAM and SAM are refreshed during transfer cycle as shown below.

1) Read transfer cycle:

During read transfer cycle, the selected row address of DRAM to be transfered to SAM is refreshed. SAM data are kept by applying 256 SAS clocks within 4 ms after the read transfer cycle.

2) Write transfer cycle:

During write transfer cycle, the new data are written from SAM to DRAM and this row address should be refreshed within 4 ms.

But SAM data are not refreshed during write transfer cycle. Therefore, the SAM refresh (applying 256 SAS clocks within 4 ms) must be executed. Especially, when the write transfer cycle is executed continuously, 256 SAS clock should be applied within 4 ms.

SERIAL ACCESS OPERATION:

The MB 81461 has 256 words by 4 bits Serial Acess Memory (SAM) corresponding to 64K words by 4 bits DRAM and the fast serial read/write access is achieved by SAM architecture. Read or write cycle is determined when the last read or write transfer operation is executed. If the last transfer operation was read transfer, the serial read cycle is performed until the next write or pseudo write transfer cycle is executed. On the other hand, if the last transfer operation was write or pseudo write or pseudo write transfer, the serial write cycle is performed. In the serial write operation, 256 words by 4 bits data stored in the SAM can be transfered to DRAM under SE="L" condition, and SE="H" condition disables data transfer from SAM to DRAM. The serial access operation can be done asynchronously from DRAM port.

SAS;

This pin is used as a shift clock for SAM port. The serial access is triggered by the rising edge of SAS. In the write cycle, the data of the SD pins are strobed by the rising edge of SAS and written into the selected cell. In the read cycle, out-

MB81461-12 MB81461-15

FUJITSU

put data become valid after tSAC from the rising edge of SAS and the data remain valid until the next cycle is defined. The SAS clock increments the SAM address automatically. When the SAM address exceeds #255 (Most Significant Address) it returnes to #0 (Least Significant Address).

SE: This pin is used to enable serial access operation by bit to bit. $\overline{SE} = "H"$ disables serial access operation. In the serial read operation, this pin is used for output enable, i.e., $\overline{SE} = "H"$ leads SD pins to "High-Z" state. \overline{SE} = "L" leads SD pins to valid data with specified access time. In the serial write operation, this pin works as write enable control pin.

SD0 to SD3:

These are used as data input/output pins for SAM port. Input or output mode is determined by last occured transfer operation, if last transfer operation was read transfer mode, they are output mode. If the write transfer mode was set, SD pins are enabled to write data into SAM.

Refresh:

Since the SAM is constructed by dynamic circuitry, the refresh is necessary to maintain the data in it. The refresh of SAM must be done by 256 cycles of SAS clock/4ms in either output or input mode. $\overline{SE} = "H"$ allows refresh of SAM with SD pins at "High-Z" state.

Real Time Read Transfer; This feature is applicable to obtain valid

data continuously when row address is changed without any timing loss from the last bit of previous row to the first bit of new row. Data transfer from DRAM to SAM is triggered by rising edge of TR/OE after the preparation of internal circuit for this operation, while SAM port can continue read operation asynchronously from the above mentioned internal move. Once TR/OE returns to "H" with the restricted timing specification tTSL and tTSD refered to SAS clock, SD pins can get the valid output data continuously as shown in Fig. 4. The key issue to achieve this feature is to apply SAS clock continuously with the timing consideration to the rising edge of TR/OE.

FUNCTIONAL	TRUTH	TABLE FOR	SERIAL	ACCESS (Asynchron	ous from DRAM port)
					ious nom win an parts

Falling edge of RAS		242	<u>SE</u>	SD0 to SD3	Function	
TR/OE	ME/WE	343	JL	300 10 303	i unction	
Ц	v	Clock	L	Input/Output*	Sequential access enable	
н	^	Clock	Н	Input/Output*	Sequential access disable	

*: The read or write operation of SAM port is pre-determined by the last occurred transfer cycle. Input mode is for write operation. Output mode is for read operation.

X; Don't Care



FUJITSU	MB81461-12
	MB81461-15





RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating Temperature
Supply Voltage	V _{CC}	4.5	5.0	5.5	v	
Supply Vollage	V _{SS}	0	0	0	V	-99-
Input High Voltage	V _{IH}	2.4		6.5	V	$0^{-}C$ to $+70^{-}C$
Input Low Voltage	VIL	-2.0		0.8	V	

CAPACITANCE (T_A=25°C)

Paramtar	Sumbol	Tur	Max		11	
Fatamitet	Symbol	тур	DIP	ZIP	Onit	
Input Capacitance (A0 to A7)	C _{IN1}		7	8	pF	
Input Capacitance (RAS, CAS, ME/WE, SE, TR/OE)	C _{IN2}		10	12	pF	
Input Capacitance (SAS)	CIN3		7	7	рF	
Input/Output Capacitance (MD0/DQ0 to MD3/DQ3)	C _{IO1}		7	8	pF	
Input/Output Capacitance (SD0 to SD3)	C ₁₀₂		7	8	pF	

AC TEST CONDITIONS



FUJITSU MB81461-12 MB81461-15

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit	
SAM STANDBY $\overline{SE} = V_{H}$, SAS = V_{IL}					
OPERATING CURRENT*	MB 81461-12			95	
Average power supply current (RAS, CAS cycling; t _{RC} = min)	MB 81461-15	Icc1		85	mA
STANDBY CURRENT Power supply current (RAS = CAS = V _{IH})		I _{CC2}		20	mA
REFRESH CURRENT 1*	MB 81461-12			77	
Average power supply current (CAS = V _{IH} , RAS cycling; t _{RC} = min)	MB 81461-15	- ¹ cc3		70	mA
PAGE MODE CURRENT*	MB 81461-12			50	
Average power supply current $(\overline{RAS} = V_{IL}, \overline{CAS} = cycling, t_{PC} = min)$	MB 81461-15	CC4		45	mA
REFRESH CURRENT 2*	MB 81461-12			77	_
(CAS-before-RAS; t _{RC} = min)	MB 81461-15	I _{CC5}		70	mA
TRANSFER MODE CURRENT	MB 81461-12			110	
(RAS, CAS cycling; t _{RC} = min)	MB 81461-15	- Icce		100	mA
SAM ACTIVE $\overline{SE} = V_{1L}$, $t_{SC} = min$					
OPERATING CURRENT*	MB 81461-12			130	
(RAS, CAS cycling; t _{RC} = min)	MB 81461-15	CC7		110	mA
STANDBY CURRENT	MB 81461-12			50	- 0
$(\overline{RAS} = \overline{CAS} = V_{IH})$	MB 81461-15	ICC8		40	mA
REFRESH CURRENT 1*	MB 81461-12			112	
$(\overline{CAS} = V_{H}, \overline{RAS} \text{ cycling}; t_{RC} = \min)$	MB 81461-15	1009		95	
PAGE MODE CURRENT*	MB 81461-12			85	
$(\overline{RAS} = V_{IL}, \overline{CAS} \text{ cycling, } t_{PC} = \min)$	MB 81461-15	ICC10		70	
REFRESH CURRENT 2*	MB 81461-12			112	m ()
Average power supply current $(\overline{CAS}$ -before- \overline{RAS} ; $t_{RC} = min$)	MB 81461-15	'CC11		95	
TRANSFER MODE CURRENT	MB 81461-12			145	~ ^
Average power supply current (RAS, CAS cycling; t _{RC} = min)	MB 81461-15	CC12	125		mA

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit
INPUT LEAKAGE CURRENT Input leakage current, any input (0V \leq V_{IN} \leq 5.5V, V_{CC} =5.5V, V_{SS} =0V, all other pins not under test=0V)	Ι ₁ (L)	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0 V \le V_{OUT} \le 5.5V$)	I _{O (L)}	-10	10	μΑ
OUTPUT LEVELS Output high voltage (I_{OH} =-5mA/-2mA for DQi/SDi) Output low voltage (I_{OL} =4.2mA)	V _{oh} V _{ol}	2.4	0.4	V

Note: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.) NOTES 1 2 3

Davagedar	NOTES	Cumbel.	MB 81461-12		BM 81461-15		Unit
Parameter	NOTES	Symbol	Min	Max	Min	Max	Unit
Time between Refresh (RAM/SAM)		t _{REF}		4		4	ms
Random Read/Write Cycle Time		t _{RC}	230		260		ns
Read-Modify-Write Cycle Time		t _{RWC}	305		345		ns
Page Mode Cycle Time		t _{PC}	120		145		ns
Page Mode Read-Modify-Write Cycle Time		t _{prwc}	195		225		ns
Access Time from RAS 4] 6	t _{RAC}		120		150	ns
Access Time from CAS 5	16	t _{CAC}		60		75	ns
Output Buffer Turn Off Delay		toff	0	25	0	35	ns
Transition Time		t _T	3	50	3	50	ns
RAS Precharge Time		t _{RP}	90		100		ns
RAS Pulse Width		t _{RAS}	120	60000	150	60000	ns
RAS Hold Time		t _{RSH}	60		75		ns

AC CHARACTERISTICS

Deveration	NOTES	Symbol	MB 81461-12		MB 81461-15		Linia
Parameter		Symbol	Min	Max	Min	Max	Unit
CAS Precharge Time (Normal cycle)		t _{cpn}	40		50		ns
CAS Precharge Time (Page mode only)	I	t _{CP}	50		60		ns
CAS Precharge Time (CAS-before-RAS)		t _{CPR}	25		30		ns
CAS Pulse Width		t _{CAS}	60	60000	75	60000	ns
CAS Hold Time		t _{CSH}	120		150		ns
RAS to CAS Delay Time	78	t _{RCD}	22	60	25	75	ns
CAS to RAS Set Up Time		t _{CRS}	10		10		ns
Row Address Set Up Time		t _{ASR}	0		0		ns
Row Address Hold Time		t _{RAH}	12		15		ns
Column Address Set Up Time		t _{ASC}	0		0		ns
Column Address Hold Time		t _{CAH}	20		25		ns
Read Command Set Up Time		t _{RCS}	0		0		ns
Read Command Hold Time Referenced to RAS	9	t _{RRH}	20		20		ns
Read Command Hold Time Referenced to CAS	9	t _{RCH}	0		0		ns
Write Command Set Up Time		twcs	-5		-5		ns
Write Command Hold Time		t _{wcн}	30		35		ns
Write Command Pulse Width		t _{WP}	30		35		ns
Write Command to RAS Lead Time		t _{RWL}	40		45		ns
Write Command to CAS Lead Time		t _{CWL}	40		45		ns
Data In Set Up Time		t _{DS}	0		0		ns
Data In Hold Time		t _{DH}	30		35		ns
Access Time from TR/OE	6	t _{oea}		35		40	ns
TR/OE to Data In Delay Time		t _{oed}	25		30		ns

MB81461-12 MB81461-15	FUJITSU

AC CHARACTERISTICS

Parameter NOTES	Symbol	MB 81461-12		MB 81461-15		
		Min	Max	Min	Max	Unit
Output Buffer Turn Off Delay from TR/OE	t _{oez}	0	25	0	30	ns
TR/OE Hold Time Referenced to ME/WE	t _{oeh}	0		0		ns
$\overline{TR}/\overline{OE}$ to \overline{RAS} inactive Set Up Time	toes	0		0		ns
Data In to CAS Delay Time 16	t _{DZC}	0		0		ns
Data In to $\overline{TR}/\overline{OE}$ Delay Time 16	t _{DZO}	0		0		ns
Refresh Set Up Time Referenced to RAS (CAS-before-RAS)	t _{FCS}	25		30		ns
Refresh Hold Time Referenced to RAS (CAS-before-RAS)	t _{FCH}	25		30		ns
RAS Precharge to CAS Active Time	t _{RPC}	20		20		ns
Serial Clock Cycle Time	t _{SC}	40	50000	60	50000	ns
Access Time from SAS	t _{SAC}		40		60	ns
Access Time from SE	t _{SEA}		40		50	ns
SAS Precharge Time	t _{SP}	10		20		ns
SAS Pulse Width	t _{SAS}	10		20		ns
SE Precharge Time	t _{SEP}	25		45		ns
SE Pulse Width	t _{SE}	25		45		ns
Serial Data Out Hold Time after SAS High	t _{soн}	10		10		ns
Serial Output Buffer Turn Off Delay from $\overline{\text{SE}}$	t _{SEZ}	0	25	0	30	ns
Serial Data In Set Up Time	t _{SDS}	0		0		ns
Serial Data In Hold Time	t _{SDH}	20		25		ns
		MB 81461-12		MB 81461-15		
---	-------------------	-------------	-----	-------------	-----	------
Parameter NOTES	Symbol	Min	Max	Min	Max	Unit
Transfer Command (\overline{TR}) to \overline{RAS} Set Up Time	t _{TS}	0		0		ns
Transfer Command (TR) to RAS Hold Time	t _{RTH}	90		110		ns
Write Transfer Command (TR) to RAS Hold Time	t _{RTHW}	12		15		ns
Transfer Command (\overline{TR}) to \overline{CAS} Hold Time	^t стн	30		35		ns
Transfer Command (TR) to SAS Lead Time	t _{tsl}	5		10		ns
Transfer Command (TR) to RAS Lead Time	t _{TRL}	130		140		ns
Transfer Command (TR) to RAS Delay Time	t _{trd}	-65		-50		ns
First SAS Edge to Transfer Command Delay Time	t _{tsd}	25		35		ns
ME/WE to RAS Set Up Time	twsr	0		0		ns
ME/WE to RAS Hold Time	t _{RWH}	12		15		ns
Mask Data (MD) to RAS Set Up Time	t _{MS}	0		0		ns
Mask Data (MD) to RAS Hold Time	t _{MH}	35		45		ns
Serial Output Buffer Turn Off Delay from RAS 12	t _{sdz}	10	60	10	75	ns
Serial Output Buffer Turn On Delay from RAS	tsro	0		0		ns
SAS to RAS Set Up Time	t _{SRS}	40		60		ns
RAS to SAS Delay Time 12	t _{srd}	30		45		ns
Serial Data Input to SE Delay Time	t _{sze}	0		0		ns
Serial Data Input Delay from RAS 12	t _{sdd}	60		75		ns

	Cumbal	MB 81461-12		MB 81461-15		11-14	
Parameter	NOTES	Symbol	Min	Max	Min	Max	Unit
Serial Data Input to RAS Delay Time	13	t _{szs}	0		0		ns
Pseudo Transfer Command (\overline{SE}) to \overline{RAS} Set up Time	14	t _{esr}	0		0		ns
Pseudo Transfer Command (SE) to RAS Hold Time	14	t _{ren}	12		15		ns
Serial Write Enable Set up Time	11	t _{sws}	20		30		ns
Serial Write Enable Hold Time	11	^t swн	80		120		ns
Serial Write Disable Set Up Time	11	t _{swis}	20		30		ns
Serial Write Disable Hold Time	11	t _{swi} H	40		60		ns
Asynchronous Command (\overline{TR}) to \overline{RAS} Set Up Time		t _{YS}	0		0		ns
Asynchronous Command (TR) to RAS Hold Time		t _{YH}	12		15		ns
Time between Transfer	15	t _{reft}		4		4	ms

NOTES;

- An initial pause of 200µs is required after power-up followed by any 8 RAS, 8 transfer, and 8 SAS cycle before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycle are required
- AC characteristics assume
- **3** V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 4 Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown.
- **5** Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 6 Measured with a load equivalent to 2 TTL loads and 100pF.

- **7** Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- $\mathbf{8} \quad t_{\mathsf{BCD}} \quad (\mathsf{min}) = t_{\mathsf{BAH}} \quad (\mathsf{min}) + 2t_{\mathsf{T}} \quad (t_{\mathsf{T}} = 5\mathsf{ns}) + t_{\mathsf{ASC}} \quad (\mathsf{min})$
- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 Measured with a load equivalent to 2 TTL loads and 50pF.
- 11 Input mode only
- 12 Write transfer and pseuso write transfer only.
- **Read transfer only in the case that the previous trans**fer was write transfer.
- 14 Pseudo write transfer only.
- **IS** If t_{REFT} is not satisfied, 8 transfer and 8 SAS cycles before proper device operation is needed.
- 16 Either t_{DZC} or t_{DZO} must be satisfied.









Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell. When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.

MB81461-12 MB81461-15	FUJITSU
MB81461-12 MB81461-15	FUJITS



 Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell. When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.
 Note 2) When TR/OE is kept "H" through a cycle, the MD/DQ are kept High-Z state.



Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell. When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.

FUJITSU MB81461-12 MB81461-15



Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell. When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.

MB81461-12 MB81461-15	FUJITSU
111001401-13	



Note 1) When $\overline{ME}/\overline{WE} = "H"$, all data on the MD/DQ can be written into the cell. When $\overline{ME}/\overline{WE} = "L"$, the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of \overline{RAS} .

Note 2) When TR/OE is kept "H" through a cycle, the MD/DQ are kept High-Z state.



Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell. When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.

FUJITSU	MB81461-12
	MB81461-15





MB81461-12	FUJITSU
MB81461-15	







*: In the case that the previous transfer is read transfer.

**: If \overline{SE} is low, the valid data will appear within t_{SAC} or t_{SEA} .

MB81461-12 MB81461-15	FUJITSU



*; In the case that the previous transfer is write transfer.

**; If SE is low and the previous cycle is serial write cycle, this should be valid data input.

FUJITSU	MB81461-12
	MB81461-15



*; In the case that the previous transfer is write transfer.

**; If SE is high these data are not written into the SAM.

MB81461-12	FUJITSU
MB81461-15	And Andrews



*: If SE is high, these data are not written into SAM.

**: If SE is high, SD (SD0 to SD3) are in High-Z state after t_{SEZ}.

If $\overline{\text{SE}}$ becomes low, the valid data will appear meeting t_{SAC} and $t_{\text{SEA}}.$

FUJITSU	MB81461-12
	MB81461-15



MB81461-12	FUJITSU
MB81461-15	



FUJITSU	MB81461-12 MB81461-15





MB81461-12 MB81461-15	FUJITSU

TYPICAL CHARACTERISTICS CURVES







Fig. 10 - OPERATING CURRENT vs AMBIENT TEMPERATURE



Fig. 7 - NORMALIZED ACCESS TIME **vs AMBIENT TEMPERATURE** trac, NORMALIZED ACCESS TIME V_{CC} = 5.0V t_{RCD} = 20 ns 1.2 1.1 1.0 0.9 0.8 -20 20 40 60 80 100 0 TA, AMBIENT TEMPERATURE (°C)

Fig. 9 - OPERATING CURRENT vs SUPPLY VOLTAGE



Fig. 11 - STANDBY SURRENT vs SUPPLY VOLTAGE



FUJITSU	MB81461-12
	MB81461-15





Fig. 16 – PAGE MODE CURRENT vs SUPPLY VOLTAGE





Fig. 15 – PAGE MODE CURRENT vs CYCLE RATE



Fig. 17 - REFRESH CURRENT 2 vs CYCLE RATE



MB81461-12 MB81461-15	FUJITSU



Fig. 22 - RAM STANDBY/SAM ACTIVE CURRENT vs SUPPLY VOLTAGE



Fig. 19 - TRANSFER MODE CURRENT vs CYCLE RATE ICC6, TRANSFER MODE CURRENT (mA) = 25° C TA 100 V_{CC} = 5.5V 80 60 40 20 2 5 3 4 6 I/tRC, CYCLE RATE (MHz)

Fig. 21 – RAM STANDBY/SAM ACTIVE CURRENT vs CYCLE RATE



Fig. 23 - RAM STANDBY/SAM ACTIVE CURRENT vs AMBIENT TEMPERATURE



FUJITSU	MB81461-12 MB81461-15



CL, LOAD CAPACITANCE (pF)



Fig. 27 – RAS, CAS, ME/WE, TR/OE, SE, SAS INPUT VOLTAGE vs AMBIENT TEMPERATURE



Fig. 29 – ACCESS TIME (SAM) vs LOAD CAPACITANCE



MB81461-12 MB81461-15	FUJITSU



Fig. 32 – DQ OUTPUT CURRENT vs DQ OUTPUT VOLTAGE





Fig. 31 - SD OUTPUT CURRENT vs SD OUTPUT VOLTAGE 1_{OL}, SD OUTPUT CURRENT (mA) $T_A = 25^{\circ}C$ 200 150 V_{CC} = 5.5V 100 V_{CC} = 4.5V 50 0 0 2 3 4 5 VOL, SD OUTPUT VOLTAGE (V)

Fig. 33 – SD OUTPUT CURRENT vs SD OUTPUT VOLTAGE



PACKAGE DIMENSIONS

PLASTIC DIP (Suffix: -P) PLASTIC ZIP (Suffix: -PSZ)





262, 144 BIT DUAL PORT DRAM

The Fujitsu MB 81461B is a fully decoded dual port NMOS dynamic random access memory organized as 65,536 words by 4 bits dynamic RAM port and 256 words by 4 bits serial access memory (SAM) port.

The DRAM port is identical to the Fujitsu MB 81464 with four bits parallel random access I/O while the SAM port is designed as four 256 bit registers each operating as a serial I/O. The four serial registers operate in parallel with each other during SAM port operation. Internal interconnects give the device the capability to transfer data bi-directionally between the DRAM memory array and the SAM data registers.

The MB 81461B offers complementely asynchronous access of both the DRAM and SAM ports except when data is transfered between them internally. The design is optimized for high speed and performance which makes the MB 81461B the most efficient solution for implementing the frame buffer of a bit mapped video display system. Multiplexed row and column address inputs permit the MB 81461B to be housed in a 400 mil wide 24 pin DIP and ZIP. Pin outs conformed to the JEDEC approved pin out.

The MB 81461B is fabricated using silicon gate NMOS and Fujitsu's advanced Triple Layer Polysilicon process technology. This process coupled with single transistor memory storage cells permits maximum circuit density and minimum chip size. All inputs and outputs are TTL compatible.

Some of the transfer cycle timing specification are different from MB 81461. Dual port organization Power Dissipation 64K x 4 Dynamic RAM port (DRAM) DRAM; Act/SAM; Stby 256 x 4 Serial Access Memory port 523mW max. (MB 81461B-12) (SAM) 468mW max. (MB 81461B-15) 24 pin DIP and ZIP package DRAM; Stby/SAM; Act Silicon-gate, Triple Poly NMOS. 275mW max. (MB 81461B-12) single transistor cell 220mW max. (MB 81461B-15) DRAM Port DRAM; Stby/SAM; Stby Access Time (t_{RAC}), 110mW max. 120ns max. (MB 81461B-12) • Bi-directional Data Transfer between DRAM and SAM 150ns max. (MB 81461B-15) Cycle Time (t_{BC}), Fast serial access asynchronous to 230ns min. (MB 81461B-12) DRAM except transfer operation 260ns min. (MB 81461B-15) • Real Time Read Transfer Capa-SAM Port bility Access Time (t_{SAC}), Page Mode capability (MB 81461B-12) • 40 ns max. Bit Masked Write Mode capability 60 ns max. (MB 81461B-15) • 256 refresh cycles every 4ms Cycle Time (tsc), RAS-only, CAS-before-RAS and (MB 81461B-12) 40ns min. Hidden refresh capability 60ns min. (MB 81461B-15) • Delayed write and Read-Modify-Single +5V power supply, $\pm 10\%$ Write capability tolerance Standard 24 pin plastic DIP

(Suffix: -P)

(Suffix; -PSZ)

Standard 24 pin plastic ZIP

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7	V	
Voltage on V _{CC} relative to V _{SS}	V _{CC}	-1 to +7	V	
Storage Temperature	TSTG	-55 to +125	°C	
Power Dissipation	PD	1.0	W	
Short Circuit output current		50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

July 1987

Edition 1.0

FUJITSU	MB81461B-12
	MB81461B-15



Pin Description

Pin Number		Cumbal	Deverator	· · ·	
DIP	ZIP	Symbol	Parameter	wode	
1	7	SAS	Serial Access Memory Strobe	Input	
2,3,22,23	8,9,4,5	SD0 to SD3	Serial Data I/O	1/0	
4	10	TR/OE	Transfer Enable/ Output Enable	Input	
5,6,19,20	11,12,1,2	MD0/DQ0 to MD3/DQ3	Mask Data/Data I/O	I/O	
7	13	ME/WE	Mask Mode Enable/Write Enable	Input	
8	14	RAS	Row Address Strobe	Input	
17, 16, 15 14, 11, 10 9, 13	23,22,21, 20,17,16, 15,19	A ₀ to A ₇	Address Input	Input	
12	18	V _{CC}	Supply Voltage +5 V	Power Supply	
18	24	CAS	Column Address Strobe	Input	
21	3	SE	Serial port Enable	Input	
24	6	V _{SS}	Ground	Power Supply	



FUJITSU

DESCRIPTION

DRAM OPERATION

This pin is used to strobe eight row-address inputs from A0 to A7 pins and is used to select the operation mode of subsequent cycle, such as DRAM operation or transfer operation (by $\overline{TR}/\overline{OE}$ and bit mask write cycle or not (by $\overline{ME}/\overline{WE}$ and MD0/D00 to MD3/D03). Since $\overline{RAS} = "L"$ is the active condition of circuit, to maintain $\overline{RAS} = "H"$ (standby condition) is effective to save power dissipation.

CAS;

This pin is used to strobe eight column address inputs at the falling edge, \overline{CAS} pin has the function to enable and disable the output at "L" and "H" respectively during the read operation.

Another function of \overline{CAS} is to select "early write" mode conditioned by $\overline{ME}/\overline{WE} = "L"$.

ME/WE;

This pin is used to select read or write cycle. ME/WE = "L" select write mode and ME/WE = "H" select read mode. This pin is also used to enable bit mask write cycle. If ME/WE = "L" at the falling edge of RAS, bit mask write is enabled.

TR/OE;

This pin is used to select Transfer operation or not at the falling edge of RAS, $\overline{TR}/\overline{OE} = "H"$ enables DRAM operation and $\overline{TR}/\overline{OE} = "L"$ enables Transfer operation between DRAM and SAM. After the falling of RAS with t_{YH}, this pin is used for output enable.

The $\overline{TR}/\overline{OE}$ controls the impedance of the output buffers. $\overline{TR}/\overline{OE} = "H"$ forces the output buffers at high impedance state. $\overline{TR}/\overline{OE} = "L"$ leads the output buffers at low impedance state. But in early write cycle, the output buffers are high impedance state even if $\overline{TR}/\overline{OE}$ is low.

A0 to A7;

These are multiplexed address input

pins and used to select 4 bits of 262,144 memory cell locations in parallel within the MB81461B The eight row address inputs are strobed by RAS and followed eight column address inputs are strobed by CAS. These are used to select the start address of serial access memory also.

MD0/DQ0 to MD3/DQ3

These are common I/O pins of DRAM port. I/O mode is as specified for each function mode in the truth table.

Data Outputs:

The output buffers have three-state capability "H", "L" and "High-Z". To get valid output data on the pins, one of the read operations is selected such as "read" or "read-modify-write" mode. During a refresh cycle, either RAS-only or CAS-before-RAS mode is selected, output buffers are set in "High-Z" state.

Data inputs:

These are used as data input pins when a data write mode such as "Early-Write", "Delayed Write" or "Read-modify-Write" is selected. In any of the above cases, these pins are set at "High-Z" state to enable data-in without any bus conflict.

In any operation mode, read, write, refresh, transfer and their combined functions, output states "H", "L", "High-Z" are set by control signals RAS, CAS, $\overline{ME}/\overline{WE}$ and/or $\overline{TR}/\overline{OE}$. When "Bit mask write" mode is set, these pins are used as a control signal for write inhibit with MDi/DQi = "L" on the selected bit i.

Page Mode;

The page mode operation is to strobe the column address by \overline{CAS} while \overline{RAS} is maintained at "L" through all the successive memory operations if the row address doesn't change. This mode can save power dissipation and get the faster access time due to the elimination of \overline{RAS} falling edge function.

Refresh;

Refresh of the DRAM cells is performed for every 256 rows per every 4 milliseconds.

The MB81461B offers the following three types of refresh.

- RAS-Only refresh; The RAS-Only refresh is performed with CAS="H" condition. Strobing every 256 row addresses with RAS will complete all bits of memory cell to be refreshed while all outputs are invalid due to "High-Z" state. Further RAS-only refresh saves the power dissipation substantially.
- 2) \overline{CAS} -before- \overline{RAS} refresh; The \overline{CAS} before- \overline{RAS} refresh offers an alternate refresh method. If \overline{CAS} is set low for the specified period (t_{FCS}) before the falling edge of \overline{RAS} , refresh control clock generator and refresh address counter are enabled, and an refresh operation is performed. After the refresh operation is performed, the refresh address counter is incremented automatically for the next \overline{CAS} -before- \overline{RAS} refresh.
- 3) Hidden refresh; The hidden refresh is performed by maintaining the valid data of last read cycle at MD/DQ pins while extending CAS low. The hidden refresh is equivalent to CASbefore RAS refresh because CAS stays low when RAS goes to low in the next cycle.

Bit Mask Write;

This mode is used when some of the bits should be inhibited to be written into cells. The bit mask write mode is executed by setting $\overline{\text{ME}}/\overline{\text{WE}}$ = "L" at the falling edge of $\overline{\text{RAS}}$ during write mode (early, delayed write or read-modifywrite cycle). The bits to be masked (or inhibited to write) is determined by MD/DQ state at the falling edge of $\overline{\text{RAS}}$, for example, if MD0/DQ0 and $\overline{\text{ME}}/\overline{\text{WE}}$ are both low at the falling edge of $\overline{\text{RAS}}$, the data on MD0/DQ0 pin is not written into the cell during the cycle. Refer to the Fig. 2.

FUJITSU MB81461B-12 MB81461B-15

	<u>, , , , , , , , , , , , , , , , , , , </u>	Eurotion				
TR/OE	ME/WE	MD0/DQ0	MD1/DQ1	MD2/DQ2	MD3/DQ3	, and the second s
	н	X	х	х	х	Write enable
н	L	н	L	Н	L	Write enable for DQ0 and DQ2 Write disable for DQ1 and DQ3

EXAMPLE OF BIT MASK WRITE OPERATION

FUNCTIONAL TRUTH TABLE FOR DRAM OPERATION

X : Don't Care

RAS	CAS	ME/WE	TR/OE	ADDRESSES	MD0/DQ0 to MD3/DQ3	Function
н	н	x	x	X	x	Standby
L	L	н	H→L	Valid	Valid Data Out	Read
L	L	L*	H→X	Valid	Valid Data In	Early Write
L	L	H→L	$H \rightarrow X \rightarrow H$	Valid	Valid Data In	Delayed Write
L	L	H→L	H→L→H	Valid	Valid Data Out → Valid Data In	Read-Modify-Write
L	н	x	H→X	Row address	High-Z	RAS-Only Refresh
H→L	Ĺ	х	H→X	x	High-Z	CAS-before-RAS Refresh

*: If $\overline{ME}/\overline{WE} \approx "L"$ at the falling edge of \overline{RAS} , bit mask write mode is enabled.

TRANSFER OPERATION:

The transfer operation is featured in the MB 81461B. This mode is used to transfer simultaneously 256x4 data from DRAM to SAM or from SAM to DRAM. The direction of transfer is determined by the state of $\overline{\text{ME}/\text{WE}}$ at the falling edge of $\overline{\text{RAS}}$. $\overline{\text{ME}/\text{WE}}$ at the falling (Read Transfer Cycle) and $\overline{\text{ME}/\text{WE}}$ "L" defines the transfer from SAM to DRAM (Write Transfer Cycle).

I/O mode of SD0 to SD3 determined while the transfer operation is set ($\overline{TR}/\overline{OE}=''L''$) conjunctioned with $\overline{ME}/\overline{WE}$ state.

After Read Transfer Cycle, please apply two or more SAS Clock.

TR/OE;

This pin is used to enable transfer oper ation at the falling edge of $\overline{\text{RAS}}.$

ME/WE;

This pin is used to select the direction of transfer at the falling edge of \overline{RAS} . A0 to A7:

These pins are used to select the row address of DRAM port to be transfered from or to, and the start address of SAM port for the serial read or write operation. The row address is strobed by RAS and the start address is strobed by CAS.

Pseudo Write Transfer:

To start serial write cycle, the SD pins must be set in input mode. To do this, write transfer cycle should be executed. The pseudo write transfer cycle is to change the SD pins into input mode without data transfer from SAM to DRAM. Refer to Fig. 3.

Refresh during transfer cycle;

DRAM and SAM are refreshed during transfer cycle as shown below.

1) Read transfer cycle:

During read transfer cycle, the selected row address of DRAM to be transfered to SAM is refreshed. SAM data are kept by applying 256 SAS clocks within 4 ms after the read transfer cycle.

2) Write transfer cycle:

During write transfer cycle, the new data are written from SAM to DRAM and this row address should be re-freshed within 4 ms.

But SAM data are not refreshed during write transfer cycle. Therefore, the SAM refresh (applying 256 SAS clocks within 4 ms) must be executed. Especially, when the write transfer cycle is executed continuously, 256 SAS clock should be applied within 4 ms.

SERIAL ACCESS OPERATION:

The MB 81461Bhas 256 words by 4 bits Serial Acess Memory (SAM) corresponding to 64K words by 4 bits DRAM and the fast serial read/write access is achieved by SAM architecture. Read or write cycle is determined when the last read or write transfer operation is executed. If the last transfer operation was read transfer, the serial read cycle is performed until the next write or pseudo write transfer cycle is executed. On the other hand, if the last transfer operation was write or pseudo write or pseudo write transfer, the serial write cycle is performed. In the serial write operation, 256 words by 4 bits data stored in the SAM can be transfered to DRAM under SE="L" condition, and SE="H" condition disables data transfer from SAM to DRAM. The serial access operation can be done asynchronously from DRAM port.

SAS;

This pin is used as a shift clock for SAM port. The serial access is triggered by the rising edge of SAS. In the write cycle, the data of the SD pins are strobed by the rising edge of SAS and written into the selected cell. In the read cycle, out-

MB81461B-12 MB81461B-15



put data become valid after t_{SAC} from the rising edge of SAS and the data remain valid until the next cycle is defined. The SAS clock increments the SAM address automatically. When the SAM address exceeds #255 (Most Significant Address) it returnes to #0. (Least Significant Address).

SE: This pin is used to enable serial access operation by bit to bit, $\overline{SE} = "H"$ disables serial access operation. In the serial read operation, this pin is used for output enable, i.e., SE = "H" leads SD pins to "High-Z" state. \overline{SE} = "L" leads SD pins to valid data with specified access time. In the serial write operation. this pin works as write enable control pin.

SD0 to SD3:

These are used as data input/output pins for SAM port. Input or output mode is determined by last occured transfer operation, if last transfer operation was read transfer mode, they are output mode. If the write transfer mode was set, SD pins are enabled to write data into SAM

Refresh;

Since the SAM is constructed by dynamic circuitry, the refresh is necessary to maintain the data in it. The refresh of SAM must be done by 256 cycles of SAS clock/4ms in either output or input mode. \overline{SE} = "H" allows refresh of SAM with SD pins at "High-Z" state.

Real Time Read Transfer;

This feature is applicable to obtain valid

data continuously when row address is changed without any timing loss from the last bit of previous row to the first bit of new row. Data transfer from DRAM to SAM is triggered by rising edge of TR/OE after the preparation of internal circuit for this operation, while SAM port can continue read operation asynchronously from the above mentioned internal move. Once TR/OE returns to "H" with the restricted timing specification t_{TSL} and t_{TSD} refered to SAS clock, SD pins can get the valid output data continuously as shown in Fig. 4. The key issue to achieve this feature is to apply SAS clock continuously with the timing consideration to the rising edge of TR/OE.

CUNCTIONAL	TOUTU	TADLE	00	CEDIAL	ACCECC /A.			DD AMA	n
FUNCTIONAL	INUIN	IADLE F	·Un	SERIAL	ACCESS (AS	vnchronous r	romi		ροιι

Falling ed	ge of RAS	242	<u>er</u>	SD0 to SD3	Function	
TR/OE	ME/WE	343	JL	300 10 303		
Ц	v	Clock	L	Input/Output*	Sequential access enable	
п	^	Clock	н	Input/Output*	Sequential access disable	

*: The read or write operation of SAM port is pre-determined by the last occurred transfer cycle. Input mode is for write operation. Output mode is for read operation.

X; Don't Care







ITSU

RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating Temperature
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Supply Voltage	V _{SS}	0	0	0	V	
Input High Voltage	V _{IH}	2.4		6.5	v	0 C to +/0 C
Input Low Voltage	VIL	-2.0		0.8	V	

CAPACITANCE (T_A=25°C)

Devometor	Cumhal	-	Ma	11-:*	
Falantei	Symbol	тур	DIP	ZIP	
Input Capacitance (A0 to A7)	C _{IN1}		7	8	pF
Input Capacitance (RAS, CAS, ME/WE, SE, TR/OE)	C _{IN2}		10	12	pF
Input Capacitance (SAS)	CIN3		7	7	pF
Input/Output Capacitance (MD0/DQ0 to MD3/DQ3)	CIOI		7	8	pF
Input/Output Capacitance (SD0 to SD3)	C102		7	8	pF

AC TEST CONDITIONS



FUJITSU MB81461B-12 MB81461B-15

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit
SAM STANDBY $\overline{SE} = V_{1H}$, SAS = V_{1L}					
OPERATING CURRENT*	MB 81461B-12			95	
(RAS, CAS cycling; t _{RC} = min)	MB 81461B-15	'cc1		85	mA
STANDBY CURRENT Power supply current ($\overline{RAS} = \overline{CAS} = V_{IH}$)		I _{CC2}		20	mA
REFRESH CURRENT 1*	MB 81461B-12			77	
Average power supply current (CAS = V _{IH} , RAS cycling; t _{RC} = min)	MB 81461B-15	lcc3		70	mA
PAGE MODE CURRENT*	MB 81461B-12			50	
Average power supply current (TAS = V _{IL} , CAS = cycling, t _{PC} = min)	MB 81461B-15	CC4		45	mA
REFRESH CURRENT 2*	MB 81461B-12			77	
Average power supply current (CAS-before-RAS; t _{RC} = min)	MB 81461B-15	ICC5		70	mA
TRANSFER MODE CURRENT	MB 81461B-12			110	
Average power supply current (RAS, CAS cycling; t _{RC} = min)	MB 81461B-15	CC6		100	mA
SAM ACTIVE $\overline{SE} = V_{1L}$, $t_{SC} = min$	La		L	.	
OPERATING CURRENT*	MB 81461B-12			130	
(RAS, CAS cycling; t _{RC} = min)	MB 81461B-15	CC7		110	mA
STANDBY CURRENT	MB 81461B-12			50	
$(\overline{RAS} = \overline{CAS} = V_{IH})$	MB 81461B-15	ICC8		40	mA
REFRESH CURRENT 1*	MB 81461B-12	1		112	~ ^
$(\overline{CAS} = V_{IH}, \overline{RAS} \text{ cycling}; t_{RC} = \min)$	MB 81461B-15	¹ CC9		95	mA
PAGE MODE CURRENT*	MB 81461B-12			85	~^^
$(\overline{RAS} = V_{IL}, \overline{CAS} \text{ cycling, } t_{PC} = \min)$	MB 81461B-15	'CC10		70	
REFRESH CURRENT 2*	MB 81461B-12			112	m ()
Average power supply current (CAS-before-RAS; t _{RC} = min)	MB 81461B-15	'CC11		95	
TRANSFER MODE CURRENT	MB 81461B-12			145	mA
Average power supply current (RAS, CAS cycling; t _{RC} = min)	MB 81461B-15	'CC12		125	

|--|

MB81461B-12	FUJITSU
MB81461B-15	

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit
INPUT LEAKAGE CURRENT Input leakage current, any input (0V \leq V $_{\rm IN}$ \leq 5.5V, V $_{\rm CC}$ =5.5V, V $_{\rm SS}$ =0V, all other pins not under test=0V)	ا _{1(L)}	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0 V \le V_{OUT} \le 5.5V$)	Ι _{Ο (L)}	-10	10	μΑ
OUTPUT LEVELS Output high voltage $(I_{OH} = -5mA/-2mA \text{ for } DQi/SDi)$ Output low voltage $(I_{OL} = 4.2mA)$	V _{oh} V _{ol}	2.4	0.4	v

Note: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) NOTES 1 2 3

Deverantes		Symbol	MB 81461B-12		MB 81461B-15		
Parameter	NOTES	Symbol	Min	Max	Min	Max	Unit
Time between Refresh (RAM/SAM)		t _{REF}		4		4	ms
Random Read/Write Cycle Time		t _{RC}	230		260		ns
Read-Modify-Write Cycle Time		t _{RWC}	305		345		ns
Page Mode Cycle Time		t _{PC}	120		145		ns
Page Mode Read-Modify-Write Cycle Time		t _{prwc}	195		225		ns
Access Time from RAS	4 6	t _{RAC}		120		150	ns
Access Time from CAS	56	t _{CAC}		60		75	ns
Output Buffer Turn Off Delay		toff	0	25	0	35	ns
Transition Time		t _T	3	50	3	50	ns
RAS Precharge Time		t _{RP}	90		100		ns
RAS Pulse Width		t _{RAS}	120	60000	150	60000	ns
RAS Hold Time		t _{RSH}	60		75		ns

Parameter	NOTES Symbol	MB 81461B-12		MB 814			
Parameter	NOTES	Symbol	Min	Max	Min	Max	Unit
CAS Precharge Time (Normal cycle)		t _{cpn}	40		50		ns
CAS Precharge Time (Page mode only)		t _{CP}	50		60		ns
CAS Precharge Time (CAS-before-RAS)		t _{CPR}	25		30		ns
CAS Pulse Width		t _{CAS}	60	60000	75	60000	ns
CAS Hold Time		t _{сsн}	120		150		ns
RAS to CAS Delay Time	78	t _{RCD}	22	60	25	75	ns
CAS to RAS Set Up Time		t _{CRS}	10		10		ns
Row Address Set Up Time		t _{ASR}	0		0		ns
Row Address Hold Time		t _{rah}	12		15		ns
Column Address Set Up Time		t _{ASC}	0		0		ns
Column Address Hold Time		t _{CAH}	20		25		ns
Read Command Set Up Time		t _{RCS}	0		0		ns
Read Command Hold Time Referenced to RAS	9	t _{rr}	20		20		ns
Read Command Hold Time Referenced to CAS	9	t _{rch}	0		0		ns
Write Command Set Up Time		t _{wcs}	-5		-5		ns
Write Command Hold Time		t _{wcн}	30		35		ns
Write Command Pulse Width		t _{WP}	30		35		ns
Write Command to RAS Lead Time		t _{RWL}	40		45		ns
Write Command to CAS Lead Time		t _{cw∟}	40		45		ns
Data In Set Up Time		t _{DS}	0		0		ns
Data In Hold Time		t _{DH}	30		35		ns
Access Time from TR/OE	6	t _{oea}		35		40	ns
TR/OE to Data In Delay Time		t _{oed}	25		30		ns

MB81461B-12	FUJITSU
MB81461B-15	

	0	MB 814	MB 81461B-12		MB 81461B-15	
Parameter NOTES	Symbol	Min	Max	Min	Max	Unit
Output Buffer Turn Off Delay from TR/OE	toez	0	25	0	30	ns
TR/OE Hold Time Referenced to ME/WE	t _{OEH}	0		0		ns
TR/OE to RAS inactive Set Up Time	t _{OES}	0		0		ns
Data In to CAS Delay Time 16	t _{DZC}	0		0		ns
Data In to TR/OE Delay Time	t _{DZO}	0		0		ns
Refresh Set Up Time Referenced to RAS (CAS-before-RAS)	t _{FCS}	25		30		ns
Refresh Hold Time Referenced to RAS (CAS-before RAS)	t _{FCH}	25		30		ns
RAS Precharge to CAS Active Time	t _{RPC}	20		20		ns
Serial Clock Cycle Time	t _{SC}	40	50000	60	50000	ns
Access Time from SAS	t _{SAC}		40		60	ns
Access Time from SE	t _{SEA}		40		50	ns
SAS Precharge Time	t _{SP}	10		20		ns
SAS Pulse Width	t _{SAS}	10		20		ns
SE Precharge Time	t _{SEP}	25		45		ns
SE Pulse Width	t _{SE}	25		45		ns
Serial Data Out Hold Time after SAS High	t _{soн}	10		10		ns
Serial Output Buffer Turn Off Delay from SE	t _{sez}	0	25	0	30	ns
Serial Data In Set Up Time	t _{SDS}	0		0		ns
Serial Data In Hold Time	t _{SDH}	20		25		ns

Description		MB 814	61B-12	MB 814		
Parameter NOTES	Symbol	Min	Max	Min	Max	Unit
Transfer Command (TR) to RAS Set Up Time	t _{TS}	0		0		ns
Transfer Command (TR) to RAS Hold Time	t _{RTH}	90		110		ns
Write Transfer Command (TR) to RAS Hold Time	^t втнw	12		15		ns
Transfer Command (TR) to CAS Hold Time	^t стн	30		35		ns
Transfer Command (TR) to SAS Lead Time	t _{TSL}	5		10		ns
Transfer Command (TR) to RAS Lead Time	t _{trrl}	25		35		ns
Transfer Command (TR) Hold Time	t _{trrn}	25		35		ns
First SAS Edge to Transfer Command Delay Time	t _{tsd}	25		35		ns
ME/WE to RAS Set Up Time	twsR	0		0		ns
ME/WE to RAS Hold Time	^t rwh	12		15		ns
Mask Data (MD) to RAS Set Up Time	t _{MS}	0		0		ns
Mask Data (MD) to RAS Hold Time	^t мн	35		45		ns
Serial Output Buffer Turn Off Delay from RAS 12	t _{sDZ}	10	60	10	75	ns
Serial Output Buffer Turn On Delay from RAS	tsro	0		0		ns
SAS to RAS Set Up Time 11	t _{SRS}	40		60		ns
RAS to SAS Delay Time 12	t _{SRD}	30		45		ns
Serial Data Input to SE Delay Time	t _{sze}	0		0		ns
Serial Data Input Delay from RAS 12	t _{SDD}	60		75		ns

FUJITSU

AC CHARACTERISTICS

Parameter	NOTES	Symbol	MB 81461B-12		MB 81461B-15		Unit
			Min	Max	Min	Max	Unit
Serial Data Input to RAS Delay Time	13	^t szs	0		0		ns
Pseudo Transfer Command (\overline{SE}) to RAS Set up Time	14	t _{esr}	0		0		ns
Pseudo Transfer Command (\overline{SE}) to RAS Hold Time	14	t _{reh}	12		15		ns
Serial Write Enable Set up Time	11	t _{sws}	20		30		ns
Serial Write Enable Hold Time	11	^t swн	80		120		ns
Serial Write Disable Set Up Time	60	t _{swis}	20		30		ns
Serial Write Disable Hold Time	00	^t swiн	40		60		ns
Asynchronous Command (\overline{TR}) to RAS Set Up Time		t _{YS}	0		0		ns
Asynchronous Command (\overline{TR}) to RAS Hold Time		t _{YH}	12		15		ns
Time between Transfer	15	t _{reft}		4		4	ms

NOTES:

- An initial pause of 200μ s is required after power-up followed by any 8 RAS, 8 transfer, and 8 SAS cycle before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CASbefore-RAS initialization cycles instead of 8 RAS cycle are required.
- 2 AC characteristics assume.
- 3 V_{1H} (min) and L_{1L} (max) are reference levels for measuring timing of input signals. Also, transition times are

 $\label{eq:constraint} \begin{array}{l} \mbox{measured between V_{IH} (min) and V_{IL} (max). \\ \mbox{Assumes that t_{RCD} \leq t_{RCD} (max). If t_{RCD} is greater} \end{array}$ than the maximum recommended value shown in this table, t_{BAC} will be increased by the amount that t_{BCD} exceeds the value shown.

Assumes that $t_{RCD} \ge t_{RCD}$ (max). 5

6 Measured with a load equivalent to 2 TTL loads and 100pF.

- 7 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 8 t_{RCD} (min) = t_{RAH} (min) + $2t_T$ (t_T =5ns) + t_{ASC} (min) 9 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle. 10 Measured with a load equivalent to 2 TTL loads and 50pF.
- 111 Input mode only
- 12 Write transfer and pseuso write transfer only.
- 13 Read transfer only in the case that the previous transfer was write transfer.
- 14 Pseudo write transfer only.
- 15 If t_{REFT} is not satisfied, 8 transfer and 8 SAS cycles before proper device operation is needed.
- 16 Either t_{DZC} or t_{DZO} must be satisfied.
- 17 This timing specification is different from that of MB 81461.







Note 1) When $\overline{ME}/\overline{WE} = "H"$, all data on the MD/DQ can be written into the cell. When $\overline{ME}/\overline{WE} = "L"$, the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of \overline{RAS} .

MB81461B-12 MB81461B-15	FUJITSU



Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell. When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.

Note 2) When TR/OE is kept "H" through a cycle, the MD/DQ are kept High-Z state.



Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell. When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.


Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell. When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.

F

MB81461B-12 MB81461B-15	FUJITSU



Note 1) When $\overline{ME}/\overline{WE} = "H"$, all data on the MD/DQ can be written into the cell. When $\overline{ME}/\overline{WE} = "L"$, the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of \overline{RAS} .

Note 2) When $\overline{TR}/\overline{OE}$ is kept "H" through a cycle, the MD/DQ are kept High-Z state.



Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell. When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.

FUJITSU	MB81461B-12
	MB81461B-15





MB81461B-12	FUJITSU
WR914018-12	







*: In the case that the previous transfer is read transfer. **: If SE is low, the valid data will appear within t_{SAC} or t_{SEA} . ***: These parameters are different from that of MB 81461.

MB81461B-12 MB81461B-15	FUJITSU



*; In the case that the previous transfer is write transfer. **; If SE is low and the previous cycle is serial write cycle, this should be valid data input. ***; These parameters are different from that of MB 81461.

FUJITSU	MB81461B-12
	MB81461B-15



*; In the case that the previous transfer is write transfer.

**; If $\overline{\text{SE}}$ is high these data are not written into the SAM.

MB81461B-12	FUJITSU
MB81461B-15	



*: If \overline{SE} is high, these data are not written into SAM. **: If \overline{SE} is high, SD (SD0 to SD3) are in High-Z state after t_{SEZ} . If \overline{SE} becomes low, the valid data will appear meeting t_{SAC} and t_{SEA} .

FUJITSU MB81461B-12 MB81461B-15



3

MB81461B-12 FUJITSU MB81461B-15



FUJITSU	MB81461B-12
	MB81461B-15



50 ns/division

80

MB81461B-12 MB81461B-15	FUJITSU

TYPICAL CHARACTERISTICS CURVES









Fig. 7 - NORMALIZED ACCESS TIME vs AMBIENT TEMPERATURE thac, NORMALIZED ACCESS TIME $V_{CC} = 5.0 V$ t_{RCD} = 20 ns. 1.2 1.1 1.0 0.9 0.8 -20 Ó 20 40 60 80 100 TA, AMBIENT TEMPERATURE (°C)

Fig. 9 – OPERATING CURRENT vs SUPPLY VOLTAGE



Fig. 11 – STANDBY SURRENT vs SUPPLY VOLTAGE



FUJITSU	MB81461B-12 MB81461B-15





Fig. 15 – PAGE MODE CURRENT vs CYCLE RATE



Fig. 17 – REFRESH CURRENT 2 vs CYCLE RATE



MB81461B-12 MB81461B-15	FUJITSU





Fig. 22 - RAM STANDBY/SAM ACTIVE CURRENT vs SUPPLY VOLTAGE



Fig. 19 - TRANSFER MODE CURRENT vs CYCLE RATE Icce, TRANSFER MODE CURRENT (mA) T_A = 25° C 100 V_{CC} ≈ 5.5V 80 60 40 20 2 3 4 5 6 I/tRC, CYCLE RATE (MHz)

Fig. 21 -- RAM STANDBY/SAM ACTIVE CURRENT vs CYCLE RATE



Fig. 23 - RAM STANDBY/SAM ACTIVE CURRENT vs AMBIENT TEMPERATURE



FUJITSU	MB81461B-12
	MB81461B-15

Fig. 24 – ADDRESS AND DATA (DQ AND SD) INPUT VOLTAGE vs SUPPLY VOLTAGE 3.0 $T_A = 25^{\circ}C$ V_{IH} AND V_{IL}, ADDRESS AND DATA (DQ AND SD) INPUT VOLTAGE (V) V_{1H} (Min.) 2.0 VIL (Max.) 1.0 0 Δ 4.5 5.0 5.5 6 V_{CC}, SUPPLY VOLTAGE (V)

Fig. 26 - RAS, CAS, ME/WE, TR/OE, SE, SAS INPUT VOLTAGE vs SUPPLY VOLTAGE



Fig. 28 - ACCESS TIME (RAM) vs LOAD CAPACITANCE $V_{CC} = 4.5V$ $T_{A} = 2.5^{\circ}C$ ^{AtRAC,} ACCESS TIME (ns) 20 TA 15 10 5 0 100 200 300 400 500 CL, LOAD CAPACITANCE (pF)





Fig. 27 - RAS, CAS, ME/WE, TR/OE, SE, SAS INPUT VOLTAGE vs AMBIENT TEMPERATURE



Fig. 29 - ACCESS TIME (SAM) vs LOAD CAPACITANCE



MB81461B-12	FUJITSU
MB81461B-15	



Fig. 32 – DQ OUTPUT CURRENT vs DQ OUTPUT VOLTAGE





Fig. 31 – SD OUTPUT CURRENT vs SD OUTPUT VOLTAGE IOL, SD OUTPUT CURRENT (mA) T_A = 25°C 200 150 V_{CC} = 5.5V 100 V_{CC} = 4.5V 50 0 ō 2 4 5 1 VOL, SD OUTPUT VOLTAGE (V)

Fig. 33 – SD OUTPUT CURRENT vs SD OUTPUT VOLTAGE



FUJITSU	MB81461B-12
	MB81461B-15

PACKAGE DIMENSIONS

PLASTIC DIP (Suffix: -P) PLASTIC ZIP (Suffix: -PSZ)





ADVANCE INFO.

MB81C4251-10/-12/-15 1,048,576 BIT DUAL PORT CMOS DYNAMIC RAM

262,144 X 4 Bit Dual Port CMOS Dynamic RAM

The Fujitsu MB81C4251 is a fully decoded dual port CMOS Dynamic RAM (DRAM) organized as 262,144 words by 4 bits dynamic RAM port and 512 words by 4 bits serial access memory (SAM) port.

The MB81C4251 is ideally suited for mainframes, video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Multiplexed row and column address inputs permit the MB81C4251 to behoused in 400mil wide 28 pin DIP, SOJ and ZIP. Pin outs conformed to the JEDECapproved pinout. The MB81C4251 features a Bit Masked Write operation whereby the user can inhibit writing to particular bits.

The MB81C4251 is fabricated using silicon gate CMOS and Fujitsu's advanced triple-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

PRODUCT LINE & FEATURES Parameter MB81C4251-10 MB81C4251-12 MB81C4251-15 DRAM 100ns max 120ns max. 150ns max Access Time SAM 30ns max 40ns max 60ns max. DRAM 180ns min. 210ns min. 260ns min. Cycle Time SAM 30ns min 40ns min 60ns min DRAM · Active 450mW max. 400mW max 350mW max. SAM ; Standby Power DRAM ; Standby 330mW max. Dissipation SAM : Áctive 280mW max 250mW max DRAM ; Standby 22mW max. SAM ; Standby

Dual port organization

- 262,144 words x 4 bits (DRAM port) 512 words x 4 bits (SAM port)
- Silicon gate, CMOS, 1 transistor cell
- Single +5V power supply, +/-0.5 V tolerance
- All inputs and outputs are TTL compatible
- 512 refresh cycles every 8.2 ms
- Bi-directional data transfer capability
- Fast serial access asynchronous to DRAM
- expect transfer operation

Addressable start location(TAP) on serial shift register

- Realtime Read Transfer capability
- Bit Masked Write Mode capability
- I/O switch by transfer cycle
- Fast page Mode, Read-Modify-Write capability
- RAS only, CAS-before-RAS, or Hidden
 Refresh

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	V _{IN} , V _{OUT}	1 to +7	v
Voltage of V $_{\rm CC}$ supply relative to VSS	Vcc	-1 to +7	v
Power Dissipation	PD	1.0	w
Short Circuit Output Current	Голт	50	mA
Storage Temperature	T _{STG}	-55 to +125	°c

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DIP-28P-M06

Copyright © 1989 by FUJITSU LIMITED

Dynamic RAM Data Book

TSU

MB81C4253-10/-12/-15

1.048.576 BIT DUAL PORT CMOS DYNAMIC RAM

DATA SHEET

262.144 X 4 Bit Dual Port CMOS Dynamic RAM

The Fujitsu MB81C4253 is a fully decoded dual port CMOS Dynamic RAM(DRAM) organized as 262, 144 words by 4 bits dynamic RAM port and 512 words by 4 bits serial access memory (SAM) port.

The MB81C4253 is ideally suited for mainframes, video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Multiplexed row and column address inputs permit the MB81C4253 to behoused in 400mil wide 28 pin DIP, SOJ and ZIP. Pin outs conformed to the JEDEC approved pinout. The MB81C4253 features a Bit Masked Write operation whereby the user can inhibit writing to particular bits, Flash Write operation which is suitable for fast clear, and Mask Write Transfer operation whrereby the user can inhibit write transfer from SAM to RAM per plane.

The MB81C4253 is fabricated using silicon gate CMOS and Fujitsu's advanced triple-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

NOVANCE INFO. DIP-28P-M06 LCC-28P-M05 T.B.D ZIP-28P-M01

PRODUCT LINE & FEATURES

Pa	rameter		MB81C425310	MB81C4253-12	MB81C4253-15
DF		DRAM	100ns max.	120ns max.	150ns max.
Access Tim	θ	SAM	30ns max.	40ns max.	60ns max.
		DRAM	180ns min.	210ns min.	260ns min.
Cycle Time	ycle Time		30ns min.	40ns min.	60ns min.
	DRAM ; Active SAM ; Standby		450mW max.	400mW max.	350mW max.
Power Dissipation	DRAM ; Standby SAM : Active		330mW max.	280mW max.	250mW max.
	DRAM ; SAM ; S	M; Standby 22mW max.			
 Dual port or 262,144 wor 	ganization rds x 4 bits	(DRAM p	ort) Ad	dressable start local	tion(TAP) on serial

- 262,144 words x 4 bits (DRAM port) (SAM port) 512 words x 4 bits
- Silicon gate, CMOS, 1 transistor cell
- Single +5V power supply, + / 0.5V tolerance
- · All inputs and outputs are TTL compatible
- 512 refresh cycles every 8.2 ms
- · Bi-directional data transfer capability
- Fast serial access asynchronous to DRAM expect transfer operation
- Flash Write capability RAS only, CAS-before-RAS, or Hidden • Refresh

Fast page Mode, Read-Modify-Write

Realtime Read Transfer capability

Mask Write Transfer capability

I/O switch by transfer cycle

· Bit Masked Write Mode capability

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Vatue	Unit
Voltage at any pin relative to VSS	V _{IN} , V _{OUT}	-1 to +7	v
Voltage of \mathcal{Y}_{C} supply relative to VSS	V _{cc}	-1 to +7	v
Power Dissipation	PD	1.0	w
Short Circuit Output Current	lout	50	mA
Storage Temperature	T _{STG}	-55 to +125	°c

NOTE Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs ag linst damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright C 1989 by FUJITSU LIMITED

Dynamic RAM Data Book

October 1989 Edition 1.0

DATA SHEET

MB81C1501 1,175,040 BIT 3 PORT CMOS DYNAMIC FIELD MEMORY

1M Bit 3 Port CMOS Dynamic Field Memory

FEATURES

- 3 port organization 293,760 words x 4bit x 1 (Serial Write Port) 293,760 words x 4bit x 2 (Serial Read Port)
- · Silicon gate, CMOS, 1 transistor cell
- Single +5V +/- 10% supply
- All inputs and outputs are TTL compatible
- 293,760 bit refresh cycle / 21 ms
- Asynchronous operation between 3 ports
- · Recursive mode : Automatic increment of vertical and horizontal addresses
- Non recursive mode : Controlled by HCLR, INC and VCLR
- · Synchronous signal transfer capability between chip and chip
- Address preset mode per 1 block (60 bits) in a horizontal line (APM = "H")
- · Data compression capability by controlling input clock (CKW0) by WE

ltem		Access Time		Cycle Time	
		(MAX.)	Parameter	(MIN)	(MAX.)
Read Port		25ns	tSCR	30ns	70ns
Write Port		_	tSCW	50ns	2tSCR
Power	Active	250MW (tSCW = tSCR1 = tSCR2 = 70ns) 330MW (tSCW = 70ns, tSCR1 = tSCR2 = 35ns)			ns) ! = 35ns)
Dissipation	Refresh	110MW (tSCW =420ns, tSCR = 70ns)			

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	V _{IN} , V _{OUT}	-1 to +7	v
Voltage of V $_{\rm CC}$ supply relative to VSS	V _{CC}	-1 to +7	v
Power Dissipation	PD	1.0	w
Short Circuit Output Current	lout	50	mA
Storage Temperature	T _{STG}	-55 to +125	°c

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

SU

FU

ADVANCE UNFO.

Copyright C 1989 by FUJITSU LIMITED

Dynamic RAM Data Book

----- Section 4

		Maximum	– Al u Giunci	e		
Page	Device	Access Time (ns)	Capacity	Packaç Option	je s	
43	MB85227-10 -12	100	2359296 bits (262144w x 9b)	30-pin	Plastic	SIP
	-15	150	(202111111100)			

NMOS DRAM Modules — At a Glance

Dynamic RAM Data Book



262144×9 BIT DYNAMIC RANDOM ACCESS **MEMORY MODULE**

MB85227-10 MB85227-12 MB85227-15

262,144 x 9-BIT DYNAMIC RANDOM ACCESS MEMORY SIP MODULE

This Fujitsu MB85227 is a fully decoded, 262,144 words x 9 bits NMOS dynamic random access memory composed of nine 256K DRAM chips (MB81256 x 9). Assembling nine PLCC chips on a 30 pin PCB, this RAM module is optimized for the applications where high-density and large capacity of storage memory with parity bit is needed.

The electrical characteristics of the MB85227 are the same as the original MB81256; each timing requirements are noncritical, and power supply tolerance is very wide. All inputs and outputs are TTL compatible.

- 262,144 x 9 DRAM, 30-pin SIP (MB81256 x 9)
 - Row access time (t_{RAC}), 100 ns max. (MB85227-10) 120 ns max. (MB85227-12) 150 ns max. (MB85227-15)
- Cycle time (t_{RC}), 200 ns min. (MB85227-10) 220 ns min. (MB85227-12) 260 ns min. (MB85227-15)
- Page Cycle Time (t_{PC}), 100 ns min (MB85227-10) 120 ns min (MB85227-12) 150 ns min. (MB85227-15)
- Single +5V supply, ±10% tolerance
- Low power (active)

3465 mW max.	(MB85227-10)
3213 mW max.	(MB85227-12)
2822 mW max.	(MB85227-15)
226 mW max.	(Standby)

- ٠ 4 ms/256 refresh cycles capability
- RAS-only, CAS-before-RAS and Hidden refresh capability
- Page Mode Capability
- On-chip latches for Addresses and Data-in
- Leaded and Leadless types are available
- Compatible with TM4256EL9/TM4256EU9 and MH25609.1
- Standard Leaded Epoxy SIP (Suffix: PDPS)
- Standard Leadless Epoxy SIM (Suffix: PDPB)

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V _{IN} ,V _{OUT}	-1 to +7	V
Voltage on V_{CC} supply relative to V_{SS}	V _{cc}	-1 to +7	V
Storage temperature	T _{STG}	-55 to 125	°C
Power dissipation	PD	4.5	w
Short circuit output current	-	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



NC DQ7 Q8 RAS CAS8 28 29 30 Vcc

circuit.

* : For parity bit. This device contains circuitry to protect the inputs against damage due to high static volt-

ages or electric fields. However, it is advised

that normal precautions be taken to avoid

application of any voltage higher than maximum rated voltages to this high impedance

December 1987 Edition 2.0

FUJITSU	MB85227-10
	MB85227-12 MB85227-15



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A ₀ to A ₈	CINI		75	pF
Input Capacitance, RAS	C _{IN2}		80	pF
Input Capacitance, CAS	CIN3		70	pF
Input Capacitance, WE	C _{IN4}		55	pF
Input Capacitance, CAS8	C _{IN5}		10	pF
Input Capacitance, D ₈	C _{IN6}		7	pF
I/O Capacitance, DQ ₀ to DQ ₇	CD		17	pF
Output Capacitance, Q ₈	Co		12	pF

MB85227-10	
MB85227-12	FUJITSU
MB85227-15	

RECOMMENDED OPERATING CONDITIONS $({\sf Referenced to V}_{SS})$

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V _{CC} V _{SS}	4.5 0	5.0 0	5.5 0	v v	
Input High Voltage	V _{IH}	2.4	-	6.5	v	0°C to +70°C*
Input Low Voltage	VIL	-2.0	-	0.8	v	

Note *: Maximum ambient temperature is permissible under certain conditions. See the derating curve Fig. 3 for normal cycle, and Fig. 4 for page mode cycle.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit
OPERATING CURRENT*	MB85227-10			630	
Average Power Supply Current	MB85227-12			585	mA
(RAS, CAS, CAS8 cycling; t _{RC} = Min.)	MB85227-15			513	
STANDBY CURRENT Standby Power Supply Current (RAS = CAS	= <u>CAS</u> 8 = V _{IH})	I _{CC2}		41	mA
BEERESH CUBBENT 1*	MB85227-10			540	:
Average Power Supply Current	MB85227-12	I _{CC3}		495	mA
(RAS cycling, CAS, CAS8 = V _{IH} ; t _{RC} = Min.)	MB85227-15	-		450	
PAGE MODE CUBBENT*	MB85227-10			315	
Average Power Supply Current	MB85227-12	I _{CC4}		270	mA
(RAS=V _{IL} , CAS, CAS8 cycling; t _{PC} =Min.)	MB85227-15			225	
REERESH CURRENT 2*	MB85227-10			585	
Average Power Supply Current	MB85227-12	I _{CC5}		540	mA
(CAS-before-RAS; t _{RC} = Min.)	MB85227-15			495	
INPUT LEAKAGE CURRENT (Except for	DQ_0 to DQ_7)	I _{I(L)1} (CAS8, D8)	-10	10	
Input Leakage Current, Any Input $(0 \le V_{IN} \le 5.5V)$, $V_{CC} = 5.5V$, $V_{SS} = 0V$, all other pins not under test = 0V)		l _{I(L)2} (Others)	-90	90	μΑ
DQ and Q8 LEAKAGE CURRENT (Data out is disabled, $0V \leq V_{OUT} \leq 5.5V$) Each DQ is high impedance		I _{O(L)}	-10	10	μA
OUTPUT LEVELS Output High Voltage (I _{OH} = -5 mA) Output Low Voltage (I _{OL} = -4.2 mA)		V _{oh} V _{ol}	2.4	0.4	v

Note 1): I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

	MB85227-10
FUJITSU	MB85227-12
	MB85227-15

AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.) NOTES 12,3

	Symbol MB88		MB85227-10 MB852		B85227-12 MB8		227-15	11-14
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Time between Refresh	tREF		4		4		4	ms
Random Read/Write Cycle Time 4	t _{RC}	200		220		260		ns
Access Time from RAS 56	t _{RAC}		100		120		150	ns
Access Time from CAS 6	t _{cac}		50		60		75	ns
Output Buffer Turn off Delay	t _{off}	0	25	0	25	0	30	ns
Transition Time	t _T	3	50	3	50	3	50	ns
RAS Precharge Time	t _{RP}	85		90		100		ns
RAS Pulse Width	t _{RAS}	105	100000	120	100000	150	100000	ns
RAS Hold Time	t _{RSH}	55		60		75		ns
CAS Pulse Width	t _{CAS}	55	100000	60	100000	75	100000	ns
CAS Hold Time	t _{сsн}	105		120		150		ns
RAS to CAS Delat Time 8 9	t _{RCD}	20	50	22	60	25	75	ns
CAS to RAS Set Up Time	t _{CRS}	10		10		10		ns
Row Address Set Up Time	t _{ASR}	0		0		0		ns
Row Address Hold Time	t _{RAH}	10		12		15		ns
Column Address Set Up Time	t _{ASC}	0		0		0		ns
Column Address Hold Time	t _{CAH}	15		20		25		ns
Read Command Set Up Time	t _{RCS}	0		0		0		ns
Read Command Hold Time Referenced to CAS	t _{RCH}	0		0		0		ns
Read Command Hold Time Referenced to RAS	t _{RRH}	20		20		20		ns
Write Command Set Up Time	twcs	0		0		0		ns
Write Command Pulse Width	t _{WP}	15		20		25		ns
Write Command Hold Time	t _{wcH}	15		20		25		ns
Data In Set Up Time	t _{DS}	0		0		0		ns
Data In Hold Time	t _{DH}	15		20		25		ns
Refresh Set Up Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCS}	20		20		20		ns
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCH}	20		25		30		ns

MB85227-10	
MB85227-12	FUJITSU
MB85227-15	

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Demonstration (MOREZ	Cumbel	MB85227-10		MB85227-12		MB85227-15		11-14
Parameter NOTES	Symbol	Min	Max	Min	Max	Min	Max	Unit
RAS Precharge to CAS Active Time (Refresh cycles)	t _{RPC}	20		20		20		ns
Page Mode Read/Write Cycle Time	t _{PC}	100		120		150		ns
Page Mode CAS Precharge Time	t _{CP}	40		50		65		ns
CAS Precharge Time (CAS-before-RAS cycle)	t _{CPR}	20		25		30		ns
Write Command to RAS Lead Time	t _{RWL}	40		50		60		ns
Write Command to CAS Lead Time	t _{CWL}	40		50		60		ns
CAS to WE Delay Time	t _{CWD}	15		20		25		ns
Read-Write Cycle Time	t _{RWC}	200		220		260		ns

Notes:

- **1** An initial pause of 200 μ s is required after power-up. And then several cycle (to which any 8 cycle to perform refresh are adequate) are required before proper device operation is achieved.
 - If internal refresh counter is to be effective, a minimum of 8 CAS-before-RAS refresh cycles are required.
- 2 AC characteristics assume $t_T = 5$ ns.
- $\mathbf{3}$ V_{IH} (min) and V_{IL} (max) are refrence levels for measuring timing of input signals. Also, transition times are measured between $V_{1H}^{}$ (min) and $V_{1L}^{}$ (max).
- 4 The minimum cycle time is dependent on the ambient temperature and cooling conditions. See Fig. 3 for durating curve.
- **5** Assumes that $t_{RCD} \leq t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.

- 6 Measured with a load equivalent to 2 TTL loads and 100 pF.
- **Z** Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 8 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- \bigcirc t_{RCD} (min) = t_{RAH} (min) + 2t_T (t_T = 5 ns) + t_{ASC} (min).
- 10 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle. 11 The minimum cycle time is dependent on the ambient temperature and cooling conditions. See Fig. 4 for derating curve.
- 12 Only for parity bit.

FUJITSU	MB85227-10
	MB85227-12





MB85227-10	
MB85227-12	FUJITSU
MB85227-15	











MB85227-10	
MB85227-12	FUJITSU
MB85227-15	





*; Only for parity bit.



FUNCTIONAL	TRUTH	TABLE

RAS	\overline{CAS} and \overline{CAS}_8	WE	DQ_0 to DQ_7 , D_8 and Q_8	Function
н	н	Don't Care	High-Z	Standby
L	L	н	Valid Data Out ¹⁾	Ready cycle
L	L	L	Valid Data In ²⁾	Write cycle
L	L ³⁾	Don't Care	High-Z	CAS-before RAS Refresh cycle
L	н	Don't Care	High-Z	RAS-only Refresh cycle
L	H (<u>CAS</u>) L (<u>CAS</u> 8)	$H \rightarrow L^{4)}$	High-Z (DQ ₀ to DQ ₇) Valid Data In (D ₈) Valid Data Out (Q ₈)	RAS-only Refresh cycle (Except for Pairyt bit) Read-Write/Read-Modify-Write (Parity bit)

Notes: 1): DQ Pins are output mode.

2): DQ pins are input mode.

3): $t_{FCS} \ge t_{FCS}$ (min)

4): $t_{CWD} \ge t_{CWD}$ (min)

MB85227-10 MB85227-12 MB85227-15

DESCRIPTION

Simple Timing Requirement:

The MB 85227 has improved circuitry that eases timing requirements for high speed access operations. The MB 85227 can operate under the condition of t_{BCD} (max) = t_{CAC} thus providing optimal timing for address multiplexing. In addition, the MB 85227 has the minimal hold times of address (t_{CAH}) , WE (t_{WCH}) and D_{IN} (t_{DH}). The MB 85227 provides higher throughput in interleaved memory system applications. Fujitsu has made timing requirement that are referenced to RAS non-restrictive and deleted them from the data sheet. These include t_{AB} , t_{WCR}, and t_{DHR}. As a result, the hold times of the column address, D_{IN} and WE are not restricted by tacp.

Address Inputs:

A total of eighteen binary input address bits are required to decode any 9 bits data of 2359296 storage cells within the MB 85227.

Nine row address bits are established on the input pin $(A_0$ through $A_8)$ and latched with RAS.

Nine columns address bits are established on the input pins and latched with \overrightarrow{CAS} and $\overrightarrow{CAS8}$. All input addresses must be stable on or before the falling edge of \overrightarrow{RAS} . \overrightarrow{CAS} and $\overrightarrow{CAS8}$ are internally inhibited by \overrightarrow{RAS} to permit triggering of \overrightarrow{CAS} and $\overrightarrow{CAS8}$ as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row addresses to column addresses.

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. A high on the \overline{WE} selects read mode, low selects write mode. Data inputs are disabled when read mode is selected.

Data Pins:

The input and output pins of each PLCC except for parity bit are directly connected on the mother board to minimized the number of I/O pins. The write cycle should be early write cycle in order to avoid data conflict between output data and input data. However, it is possible to execute read-

modify-write cycle on the parity bit because the input & output of parity bit are separated.

Data Input:

The 9 bits data are written through the DQ pins $(DQ_0 \text{ to } DQ_7 \text{ and } D_8)$ during write (early write) cycle.

The falling edge of \overline{CAS} and $\overline{CAS8}$ are triggered for the data input register. The set up and hold times are referenced to \overline{CAS} and $\overline{CAS8}$.

Data Output:

The output buffer of each chips are three state TTL compatible with a fan out of two standard TTL loads.

The outputs are in high impedance state until \overline{CAS} and $\overline{CAS8}$ are brought low. In a read cycle, the output is valid after t_{RAC} from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied, or after $\underline{t_{CAC}}$ from the falling edge of \overline{CAS} and $\overline{CAS8}$ when the transition occurs after $\underline{t_{RCD}}$ (max). Data remain valid until \overline{CAS} and $\overline{CAS8}$ are returned to a high level.

Page-Mode:

Page-mode operation permits strobing the row-address into the MB 85227 while maintaining \overline{RAS} at low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the falling edge of \overline{RAS} is saved. Access and cycle times are decreased because the time normally required to strobe a new row address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each 256 row address (A₀ through A₂ of the at least every 4 ms. During refresh, either V_{IL} or V_{IH} is permitted for A₈.

The MB 85227 offers the following three types of refresh.

1) RAS-only Refresh;

 \overline{RAS} Only refresh avoids any output during refresh because the output buffer is in high impedance state unless \overline{CAS} and $\overline{CAS8}$ are brought low. Strobing each of 256 row addresses with \overline{RAS} will cause all bits in each row to be refreshed. 2) CAS-before-RAS Refresh;

CAS-before-RAS refresh available on the MB 85227 offers an alternate refresh method. If CAS and CAS8 are held low for the specified period (t_{FCS}) before RAS goes to low, on chip refresh control clock generators and the refresh address counter on each chip are enabled, and an internal refresh operation takes place. After the refresh operation has been executed the refresh address counter is automatically incremented for the next CAS-before-RAS refresh operation. So, by performing 256 cycles for CAS-before-RAS refresh, all bits in a module are refreshed

3) Hidden Refresh;

Hidden refresh may take place while maintaining latest valid data at the output by extending \overline{CAS} and $\overline{CAS}a$ active time. In MB 85227, hidden refresh means \overline{CAS} -before-RAS refresh and the internal refresh address and used, that is no external refresh address is needed.

Notice for using MB 85227

The MB 85227 is a SIP (Single-In-Line-Package) module which is composed of nine MB 81256 DRAMs housed in plastic LCC, and assembled on the epoxy printed circuit board. Generally the multilayer PCB board has large wiring capacitance. This disadvantage causes relatively noise induction between signal lines and power supply lines (V_{SS} or V_{CC}).

Furthermore, as the MB 85227 is a very high-speed memory, the timing windows to strobe address \overline{WE} and D_{IN} signals are very short (Approx. 5 ns). Therefore, it is very sensitive even to very sharp noise.

From the above reasons, special care should be taken for use the MB 85227. The following notices are recommended;


DESCRIPTION

- 1. Provide a externally capacitor of approx. a few μ F each module, the MB 85227 has the nine decoupling capacitors (0.22 μ F on each module 0.22 μ F x 9).
- 2. Remove noise, riging, overshoot and undershoot from the address, clocks

and DQ lines, so that the MB 85227 won't latch wrong signals due to the noise induction between signal lines and between signal and power supply lines.

3. Keep enough timing margin and remove critical timing in the board design, to avoid the problem mentioned in the above item 2.

 Provide an appropriate dumping if necessary, to avoid excessive overshoot or undershoot on the TTL input waveforms.



MB85227-10	
MB85227-12	FUJITSU
MB85227-15	

PACKAGE DIMENSIONS



	MB85227-10
FUJITSU	MB85227-12
	MB85227-15

PACKAGE DIMENSIONS



— Section 5

	• = • • • • • •		110 11 Ommou			
Page	Device	Maximum Access Time (ns)	Capacity	Packag Option	je s	
5–3	MB85230-10	100	8388608 bits	30-pin	Plastic	SIP
	-12	120	(1048576w x 8b)	30-pad	Plastic	SIMM
5–21	MB85231-10	100	8388608 bits	30-pin	Plastic	SIP
	-12	120	(1048576w x 8b)	30-pad	Plastic	SIMM
5–38	MB85235-10	100	9437184 bits	30-pin	Plastic	SIP
	-12	120	(1048576w x 9b)	30-pad	Plastic	SIMM
5–55	MB85237-10	100	9437184 bits	30-pin	Plastic	SIP
	-12	120	(1048576w x 9b)	30-pad	Plastic	SIMM
5–73	MB8524010	100	2359296 bits	30-pin	Plastic	SIP
	12	120	(262144w x 9b)	30-pad	Plastic	SIMM
5–89	MB85254–80 –10 –12	80 100 120	20971520 bits (524288w x 40b)	72-pin	Plastic	SIMM
5–93	MB85260-10 -12	100 120	8388608 bits (1048576w x 8b)	30-pin	Plastic	SIP
5–107	MB85265-10 12	100 120	9437184 bits (1048576w x 9b)	30-pin	Plastic	SIP

CMOS DRAM Modules — At a Glance





MB85230-10 MB85230-12



1M x 8 BIT DYNAMIC BANDOM ACCESS MEMORY SIP MODULE

The Fujitsu MB85230 is a fully decoded, dynamic CMOS random access memory modulew with eight MB81C1000, in 26-pin SOJ packages, and eight .22µF decoupling capacitor under the each memory, mounted on a 30-pin SIP or a 30-pad SIMM module. Organized as 1,048,576 x 8-bit words, the MB85230 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85230 are the same as the MB81C1000 devices which feature a Fast Page mode operation.

- 1.048.576 x 8 DRAM, 30-pin SIP and SIMM
- Row access time (tRAC): (MB85230-10) 100 ns max. (MB85230-12) 120 ns max.
- Cycle time (tRc): 180 ns min. (MB85230-10) 210 ns max. (MB85230-12)
- Column access time (tcac): (MB85230-10) 30 ns max. 35 ns max. (MB85230-12)
- Fast Page mode cycle time (tPc): (MB85230-10) 60 ns max. 70 ns max (MB85230-12)
- Dual +5V supply, ±10% tolerance
- Low power:
 - Active = 2640 mW max. (MB85230-10) 2200 mW max. (MB85230-12) Standby = 44 mW max. (CMOS level)
- Refresh:

 - refresh capabilities
- · TTL compatible inputs and outputs
- Leaded and Leadless type are available.
- JEDEC standard (30-pin SIP) pin assignment

ABSOLUTE MAXIMUM RATINGS (see Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	–1 to +7	v
Voltage on V_{CC} supply relative to V_{SS}	V _{cc}	-1 to +7	v
Storage temperature	T _{STG}	–55 to 125	°C
Power dissipation	PD	8.0	w
Short circuit output current	-	50	mA

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

FUJITSU MB85230-10 MB85230-12





5

MB85230-10	FUJITSU
MB85230-12	

CAPACITANCE (TA=25°C, f=1MHz)

. .		Va		
Parameter	Symbol	Тур	Max	Unit
Address Input Capacitance	CIN1		56	pF
RAS pin Capacitance	CIN2		47	pF
CAS pin Capacitance	Сімз		49	pF
WE pin Capacitance	CIN4		46	pF
DQ pin Capacitance	CDQ		14	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Symbol		Unit		
	- Cymbol	Min	Тур	Max	
Supply Voltage	Vcc Vss	4.5 0	5.0 0	5.5 0	v v
Input High Level	VIH	2.4		6.5	v
Input Low Level, all inputs all DQs	VIL1 VIL2	-2.0 -1.0 *1		0.8 0.8	v v
Operating Temperature	TA	0	25	70 *2	v

The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20ns at the -1.5V level. Maximum ambient temperature is permissible under certain conditions. Note: *1

*2



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol		Unit			
raiameter		Symbol	Min	Тур	Max	Ont	
OPERATING CURRENT*	-10	lage			480		
(RAS, CAS cycling; tRc=min.)	-12				400	ma	
STANDBY CURRENT	TTL				16		
(RAS = CAS = VIH)	смоз	ICC2			8	mA	
REFRESH CURRENT 1	-10				440		
(CAS=VIH; RAS=min cycling)	-12	1003			360	mA 	
FAST PAGE CURRENT	-10	1004			320	m 4	
(RAS=VIL, CAS=min cycling)	-12		1004			264	
REFRESH CURRENT 2	-10	loor			440		
(CAS-before-RAS; trc=min)	-12	1005			360		
INPUT LEAKAGE CURRENT		hr.	-30		30	μΑ	
OUTPUT LEAKAGE CURRENT		IOL	-10		10	μΑ	
OUTPUT HIGH LEVEL (IOH=-5MA	()	Vон	2.4			v	
OUTPUT LOW LEVEL (IOL=4.2m/	A)	Vol			0.4	v	

Note: * Icc is dependent on output loading and cycle rates. Specified values are obtained with the output open.

MB85230-10	FUJITSU
MB85230-12	

AC CHARACTERISTICS

(At recommended operating conditions otherwise noted.) Notes 1, 2, 3

Parameter	Symbol	MB8	5230-10	MB852	30-12	Unit
NOTE	s	Min.	Max.	Min.	Max.	
Time Between Refresh	tREF		8.2		8.2	ms
Random Read/Write Cycle Time 4	tRC	180		210		ns
Access Time from RAS 5,8	trac trac	1	100		120	ns
Access Time from CAS 6,8	tCAC		30		35	ns
Access Time from Column Address 7,8	taa		50		60	ns
Output Data Hold Time	toн	7		7		ns
Output Buffer Turn On Delay Time	ton	5		5		ns
Output Buffer Turn Off Delay Time 9	toff		25		25	ns
Input Transition Time	tτ	3	50	3	50	ns
RAS Precharge Time	tRP	70		80		ns
RAS Pulse Width	tras	100	100000	120	100000	ns
RAS Hold Time	trsh	30		35		ns
CAS to RAS Precharge Time	tCRP	0		0		ns
RAS to CAS Delay Time 10.	11 tRCD	25	70	25	85	ns
CAS Pulse Width	tcas	30		35		ns
CAS Hold Time	tcsн	100		120		ns
Row Address Setup Time	tasr	0		0		ns
Row Address Hold Time	t RAH	15		15		ns
Column Address Setup Time	tasc	0		0		ns
Column Address Setup Time	tсан	15		20		ns
RAS to Column Address Delay Time 12	trad	20	50	20	60	ns
Column Address to RAS Lead Time	tral	50		60		ns
Read Command Setup Time	trics	0		0		ns
Read Command Hold Time	treh	0		0		ns
Referenced to RAS 13						
Read Command Hold Time	trch	0		0		ns
Referenced to CAS 13						
Write Command Setup Time 14	twcs	<u>0</u>		0	4	ns
Write Command Hold Time	twch	15		20		ns
WE Pulse Width	twp	15	+	20		ns
Write Command to RAS Lead Time		25		30		ns
Write Command to CAS Lead Time	tcw∟	20		25	+	ns
DIN Setup Time	tos	0		0	1	ns
DIN Hold Time	tDH	15	+	20		ns
Fast Page Mode Read/Write Cycle Time	tPC	60		70		ns
Access Time from CAS Precharge 8,	15 topa		60		70	ns
Fast Page Mode CAS Precharge Time	tcp	15		15		ns



AC CHARACTERISTICS (Continued)

(At recommended operating conditions otherwise noted.) Notes 1, 2, 3

Parameter	Symbol	MB85	5230-10	MB8523	30-12	Unit
NOTES		Min.	Max.	Min.	Max.	
CAS Precharge Time	tCPN	15		15		ns
RAS Precharge Time to CAS	t RPC	0		0		ns
Active Time (Refresh Cycles)						
CAS Setup Time for CAS-before-	tcsR	0		0		ns
RAS Refresh	•					
CAS Hold Time for CAS-before-	t CHR	15		20		ns
RAS Refresh				[
	1		1	1	1	1

NOTES:

- An initial pause (RAS=CAS=VH) of 200 μs is required after power-up followed by any 8 RAS-only cycles before proper device operation is <u>achieved</u>. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2. AC characteristics assume tT=5ns
- 3. VH (min) and VL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VH (min) and VL (max).
- 4. The minimum cycle time depends upon the ambient temperature and cooling condition. See Fig. 3 and 4.
- 5. Assumes that tRCD ≤ tRCD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 5 and 6.
- 6. If tRCD \geq tRCD (max), tRAD \geq tRAD (max), and tASC \geq tAA-tCAS-tT, access time is tCAC.
- 7. If tRAD \geq tRAD (max), tASC \geq tAA-tCAS-tT, access time is tAA.
- 8. Measured with a load equivalent to two TTL loads and 100 pF.
- 9. tOFF is specified that output buffer changes to high impedance state.
- 10. Operation within the tRCD (max) limit insures that tRAC (max) can be met, tRAC (max) is specifies as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAS or tAA.
- 11. tRCD (min) = tRAH (min) +2tT + tASC (min).
- 12. Operation within the tRAD (max) limit insures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- 13. Either tRRH or tRCH must be satisfied for a read cycle.
- 14. twcs is specified as a reference point only and must be satisfied for a write cycle.
- 15. tCPA is access time from the selection of a new column address (that is caused by changing CAS from Vi∟ to ViH.). Therefore, if tCP is short, tCAC is longer than tCAC (max).

FUJITSU

MB85230-10 MB85230-12

Fig. 3 - MB85230 DERATING CURVE (Normal Cycle)

T.B.D.

Fig. 4 - MB85230 DERATING CURVE (Fast Page Mode Cycle)





FUJITSU	MB85230-10 MB85230-12



MB85230-10 MB85230-12





FUJITSU MB85230-10 MB85230-12



MB85230-10 FUJITSU MB85230-12





FUJITSU MB85230-10 MB85230-12



5

MB85230-10 FUJITSU MB85230-12





FUJITSU MB85230-10 MB85230-12

DESCRIPTION

Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85230 is composed of eight MB81C1000, and the memory selection of the each MB81C1000 consists of a 1024-by-1024 cell matrix.

Operational modes of the device are shown in the FUNCTIONAL TRUTH TABLE below.

Address Inputs:

A total of twenty binary input address bits are required to decde any 8-bit of the 8,388,608 storage cells within the MB85230. Ten row address bits are established on the address input pins (Ao to A9) and latched with the Row Address Strobe, \overline{AAS} . The ten column address bits are established on the address input pins (Ao to A9) and latched with the Column Address Strobe, \overline{CAS} . All row and column addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} , respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after tRAH (min)+ tT. If tRAD \geq tRAD (max), access time is tCAC or tAA whichever occurs later.

Write Enable:

Read or Write mode is selected with the WE inputs. A high on WE selects read cycle and low selects write mode.

Data Input/Output:

1. Data Input;

In write cycle, the 8-bit data is written into the <u>MB85230</u> during write cycle through each DQ pins. <u>Each</u> input data is strobed and latched by falling edge of CAS, and WE must be brought to VIL before falling edge of CAS, data input strobed by \overline{CAS} , and setup and hold times are referenced to \overline{CAS} .

2. Data Output;

The output buffers on each chip are three state TTL compatible with a fan out of 2 TTL loads. Output data has the same porality as input data. The outputs are in high impedance state until \overline{CAS} is brought low. In a read cycle, the output becomes valid within tcAc or tAA whichever occurs later after falling edge of \overline{CAS} . The data output remans valid until \overline{CAS} returns to high.

Read Cycle:

The read cycle is executed by keeping both $\overrightarrow{\text{RAS}}$ and $\overrightarrow{\text{CAS}}=VIL$ and keeping $\overrightarrow{\text{WE}}=VIH$ throughout the cycle. The row and column addresses are latched with $\overrightarrow{\text{RAS}}$ and $\overrightarrow{\text{CAS}}$, respectively. The output data is remain valid with $\overrightarrow{\text{CAS}}=VIL$, i.e., if $\overrightarrow{\text{CAS}}$ goes VIH, the data becomes invalid with toH. The access time is determined by $\overrightarrow{\text{RAS}}$ (tRAC), $\overrightarrow{\text{CAS}}$ (tCAC), or Column address input (tAA). If $\overrightarrow{\text{LAS}}$ to $\overrightarrow{\text{CAS}}$ delay time) is greater than the specification, the access time is tCAC. If tRAD is greater than the specification, the access time is tCAC.

Write Cycle:

The write cycle is executed is executed by the same manner as read cycle except for the state of \overline{WE} . The 8-bit data on DQ pins are latched with the falling edge of \overline{CAS} and written into memory. In addition, during write cycle, tRWL, tCWL, and tRAL must be satisfied the specifications.

Fast Page Mode Read Cycle:

The fast page mode read cycle is executed after normal cycle with holding $\overline{RAS}=VIL$, applying column address and \overline{CAS} , and keeping $\overline{WE}=VIH$. Since the row address during fast page mode cycle is latched by normal cycle, the cycle time is reduced. During this mode, the access time is tCAC, tAA, or tCPA, whichever occur later. Any of the 1024 bits belonging to each internal row address can be accessed.

Fast Page Mode Write Cycle:

The fast page mode write cycle is executed by the same manner as fast page mode read cycle except for the state of WE. The data on each DQ is latched with the falling edge of CAS and written into the memory. During this write cycle, tcwL must be satisfied. Any of 1024 bits belonging to each internal row address can be accessed.

MB85230-10 FUJITSU MB85230-12

DESCRIPTION (Continued)

Refresh:

The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, A0 through A8 except for A9, are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85230 also has three types of refresh modes, RAS-only, CAS-before-RAS, and Hidden refresh.

1. RAS-only Refresh;

The \overline{RAS} -only refresh is executed by keeping \overline{RAS} =VIL and keeping \overline{CAS} =VIH through the cycle. The row address to be refreshed is latched with the falling edge of \overline{RAS} . During this refresh, the DQ pins are kept high impedance state.

2. CAS-before-RAS Refresh;

The CAS-before-RAS refresh is executed by bringing CAS=VL before RAS. By this combination, the MB85230 executes CAS-before-RAS refresh. The row address input is not necessary because it is generated internally.

3. Hidden Refresh;

The hidden refresh is execute dby keeping \overline{CAS} =VIL to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the \overline{CAS} is kept VIL continuously from previous cycle, followed refresh cycle should be \overline{CAS} -before- \overline{RAS} refresh.

Operation	Clock Input			Address Input		Data	Note
Mode	RAS	CAS	WE	Row	Column	I/O	
Standby	VIH	ViH	х	х	x	High-Z	Cells are not refreshed.
Read (Normal)	Vı∟	VIL	Vін	Valid	Valid	Output Valid	trics \geq trics (min)
Read (Fast Page)	Vı∟	VIL	Vн	Valid	Valid	Output Valid	trcs \geq trcs (min) Cells are not refreshed.
Write (Normal)	VIL	VIL	VIL	Valid	Valid	Input Valid	twcs \geq twcs (min)
Write (Fast Page)	ViL	VIL	VIL	Valid	Valid	Input Valid	twcs \geq twcs (min) Cells are not refreshed.
RAS-only Refresh	VIL	Viн	x	Valid	х	High-Z	
CAS-before- RAS Refresh	VIL	VIL	х	×	x	High-Z	tors \geq tors (min)
Hidden Refresh	VIL *	VIL	Vн	х	x	Output Valid	Previous data is kept.

FUNCTIONAL TRUTH TABLE

Note: X: Don't Care

RAS puts VIH at once.

FUJITSU	MB85230-10 MB85230-12

PACKAGE DIMENSIONS



MB85230-10	FUJITSU
MB85230-12	

PACKAGE DIMENSIONS (Continued)





1M x 8 DRAM MODULE

MB85231-10 MB85231-12

1,048,576 x 8 BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85231 is a fully decoded, dynamic CMOS random access memory module with eight MB81C1001, in 26-pin SOJ packages, and eight .22µF decoupling capacitor under the each memory, mounted on a 30-pin SIP or a 30-pad SIMM module. Organized as 1,048,576 x 8-bit words, the MB85231 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85231 are the same as the MB81C1001 devices which feature a Nibble mode operation.

- 1,048,576 × 8 DRAM, 30-pin SIP and SIMM
- RAS access time (tRAC): 100 ns max. (MB85231-10) 120 ns max. (MB85231-12)
- Cycle time (tRc): 180 ns min. (MB85231-10) 210 ns max. (MB85231-12)
- Column access time (tcac): 30 ns max. (MB85231-10) 35 ns max. (MB85231-12)
- Nibble mode cycle time (tNc): 50 ns max. (MB85231-10) 55 ns max. (MB85231-12)
- Dual +5V supply, ±10% tolerance

- Low power: Active = 2640 mWmax . (MB85231-10)
 - 2200mW max. (MB85231-12) Standby = 44 mWmax. (CMOS level)
- Refresh: - 8<u>.2 m</u>s / 512 refresh cycle - "RAS-only", "CAS-before-RAS" and

"Hidden" refresh capability

- Nibble Mode Read and Write capability
- Leaded and Leadless type are available.
- JEDEC standard (30 pin SIP) pin assignment

ABSOLUTE MAXIMUM RATINGS (see Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to $v_{\rm SS}$	Vin, Vout	-1 to +7	v
Voltage on V_{CC} supply relative to Vss	V _{cc}	-1 to +7	v
Storage temperature	T _{STG}	–55 to 125	°C
Power dissipation	PD	8.0	w
Short circuit output current	_	50	mA

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

NUMBER					en her	
HHHH					188	
1102114101	ren nero	performance.	0.000113	110304	HIDDE	

FUJITSU MB85231-10

MB85231-12





5

MB85231-10 MB85231-12	FUJITSU

CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Тур	Мах	Unit
Input Capacitance, A0 to A9	CIN1	_	56	pF
Input Capacitance, RAS	CIN2		47	pF
Input Capacitance, CAS	Сілз	_	49	pF
Input Capacitance, WE	CIN4	—	46	۶F
I/O Capacitance, DQ0 to DQ7	CDQ		14	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Symbol	Min	Тур	Мах	Unit
Supply Voltage	Vcc Vss	4.5 0	5.0 0	5.5 0	v v
Input High Leve, all inputs	∨н	2.4		6.5	v
Input Low Level, all inputs all DQs	ViL1 ViL2	-2.0 -1.0*1		0.8 0.8	v v
Operating Temperature Range	TA	0	25	70*2	°C

 *1 The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20ns at the -1.5V level.
 *2 Maximum ambient temperature is permissible under certain conditions. Note:



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Тур	Мах	Unit
OPERATING CURRENT*	MB85231-10				480	mA
Average Power Supply Current (RAS, CAS cycling; tRc=min.)	MB85231-12	ICC1			400	mA
STANDBY CURRENT	TTL level				16	mA
Power Supply Current (RAS = CAS = VIH)	CMOS level	ICC2			8	
REFRESH CURRENT 1	MB85231-10				440	m۵
Average Power Supply Current (CAS=VIH; RAS=min cycling)	MB85231-12	ICC3			360	
NIBBLE MODE CURRENT	MB85231-10				320	
Average Power Supply Current (RAS=VIL, CAS=min cycling)	MB85231-12	ICC4			264	mA
REFRESH CURRENT 2	MB85231-10	laar			440	
(CAS-before-RAS; tRc=min)	MB85231-12	1005			360	mA
INPUT LEAKAGE CURRENT		hL.	-30		30	μΑ
OUTPUT LEAKAGE CURRENT		lol	-10		10	μΑ
OUTPUT HIGH LEVEL (IOH=-5mA)		Vон	2.4			v
OUTPUT LOW LEVEL (IOL=4.2)	mA)	Vol			0.4	v

Note: * Icc is dependent on output loading and cycle rates. Specified values are obtained with the output open.

31-10	FUJITSU

MB85231-10 **FUJITSU** MB85231-12

AC CHARACTERISTICS

(At recommended operating conditions otherwise noted.) Notes 1, 2, 3

Parameter	Parameter		MB85231-10		MB85231-12		Unit
NOT	ES		Min.	Max.	Min.	Max.	
Time Between Refresh		tref		8.2		8.2	ms
Random Read/Write Cycle Time 4		tRC	180		210		ns
Access Time from RAS 5,	8	trac		100		120	ns
Access Time from CAS 6,	8	t CAC		30		35	ns
Access Time from Column Address 7,	8	taa		50		60	ns
Output Data Hold Time		toн	10		10		ns
Output Buffer Turn On Delay Time		ton	5		5		ns
Output Buffer Turn Off Delay Time 9		toff		25		25	ns
Input Transition Time		tτ	3	50	3	50	ns
RAS Precharge Time		tRP	70		80		ns
RAS Pulse Width		tras	100	100000	120	100000	ns
RAS Hold Time		trsh	30		35		ns
CAS to RAS Precharge Time		tCRP	0		0		ns
RAS to CAS Delay Time 10),11	trcD	20	70	20	85	ns
CAS Pulse Width		tcas	30		35		ns
CAS Hold Time		tcsн	100		120		ns
Row Address Setup Time		tasr	0		0		ns
Row Address Hold Time		t RAH	15		15		ns
Column Address Setup Time		tasc	0		0		ns
Column Address Setup Time		tсан	15		20		ns
RAS to Column Address Delay Time 12	2	t RAD	20	50	20	60	ns
Column Address to RAS Lead Time		t RAL	50		60		ns
Read Command Setup Time		trics	0		0		ns
Read Command Hold Time		t RRH	0		0		ns
Referenced to RAS 13	3						
Read Command Hold Time	1	t RCH	0		0		ns
Referenced to CAS 13	3						
Write Command Setup Time 14	-	twcs	0		0		ns
Write Command Hold Time		twch	15		20		ns
WE Pulse Width		twp	15		20		ns
Write Command to RAS Lead Time		<u>t</u> RWL	25		30		ns
Write Command to CAS Lead Time		tcwL	20		25		ns
DIN Setup Time		tos	0		0		ns
DIN Hold Time		t DH	15		20		ns
Nibble Mode Read/Write Cycle Time		tNC	50		55		ns
Access Time from CAS Precharge 8,	15	tcpa 🛛		60		55	ns
Nibble Mode CAS Precharge Time		t NCP	15		15		ns

AC CHARACTERISTICS (Continued)

(At recommended operating conditions otherwise noted.) Notes 1, 2, 3

Parameter	Symbol	MB85	230–10	MB852	30-12	Unit
NOTES		Min.	Max.	Min.	Max.	
CAS Precharge Time(CAS-before RAS refresh)	t CPN	15		15		ns
RAS Precharge Time to CAS Active Time (Refresh Cycles)	t RPC	0		0		ns
CAS Setup Time for CAS-before- RAS Refresh	tcsR	0		0		ns
CAS Hold Time for CAS-before- RAS Refresh	tchr	15		20		ns

NOTES;

- An initial pause (RAS=CAS=VH) of 200 μs is required after power-up followed by any 8 RAS-only cycles before proper device operation is <u>achi</u>eved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2. AC characteristics assume tT=5ns
- 3. VH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VH (min) and VIL (max).
- 4. The minimum cycle time depends upon the ambient temperature and cooling condition. See Fig. 3.
- Assumes that tRCD ≤ tRCD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 4 and 5.
- 6. If tRCD \geq tRCD (max), tRAD \geq tRAD (max), and tASC \geq tAA-tCAS-tT, access time is tCAC.
- 7. If tRAD \geq tRAD (max), tASC \geq tAA-tCAS-tT, access time is tAA.
- 8. Measured with a load equivalent to two TTL loads and 100 pF.
- 9. toff is specified that output buffer changes to high impedance state.
- 10. Operation within the tRCD (max) limit insures that tRAC (max) can be met, tRAC (max) is specifies as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAS or tAA.
- 11. tRCD (min) = tRAH (min) +2tT + tASC (min).
- 12. Operation within the tRAD (max) limit insures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- 13. Either TRRH or TRCH must be satisfied for a read cycle.
- 14. twcs is specified as a reference point only. If tWCS(min), the DQn pins will maintain impedance(High-Z) state throughout the entire cycle.
- 15. tCPA is access time from the selection of a new column address (that is caused by changing CAS from VIL to VIH.). Therefore, if tCP is short, tCAC is longer than tCAC (max).

MB85231-10	FUJITSU
MB85231-12	



In the house of th	10100
	BHAR.
	1000
	BHIRD

FUJITSU	MB85231-10
	MD05221 12



MB85231-10	FUJITSU
MB85231-12	



TARBORNA CONTRACTOR	CALLSON TRACKS	Section 444	
SILINGRALIU	105300002000		
HIM DESIGNATION			
INGERINAL			

FUJITSU	MB85231-10
	MD95001 10



highi	921	諭	DIN	间的	1410	11
间部	調約	631		偷崩	esi '	20

MB85231-10 FUJITSU

MB85231-12



5

FUJITSU	MB85231-10
	MR85231-12



MB85231-10 **FUJITSU** MB85231-12

DESCRIPTION

Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85231 is composed of eight MB81C1001, and the memory selection of the each MB81C1001 consists of a 1024-by-1024 cell matrix. Operational modes of this module are specified below.

Address Inputs:

A total of twenty binary input address bits are required to decde any 8-bit of the 8,388,608 storage cells within the MB85231. Ten row address bits are established on the address input pins (Ao to A9) and latched with the Row Address Strobe, \overline{RAS} . The ten column address bits are established on the address input pins(Ao to A9) and latched with the Column Address Strobe, \overline{CAS} . All row and column addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} , respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after tRAH (min)+ tr. If tRAD \geq TRAD (max), access time is toAc or tAA whichever occurs later.

Write Enable:

Read or Write mode is selected with the WE inputs. A high on WE selects read cycle and low selects write mode.

Data Input/Output:

1. Data Input;

In write cycle, the 8-bit data is written into the MB85231 during write cycle through each DQ pins. Each input data is strobed and latched by falling edge of \overline{CAS} , and \overline{WE} must be brought to V_{L} before falling edge of \overline{CAS} , data input strobed by \overline{CAS} , and setup and hold times are referenced to \overline{CAS} .

2. Data Output;

The output buffers on each chip are three state TTL compatible with a fan <u>out</u> of 2 TTL loads. Output data has the same porality as input data. The outputs are in high impedance state until CAS is brought low. In a read cycle, the output becomes valid within tcAc or tAA whichever occurs later after falling edge of CAS. The data output remans valid until CAS returns to high.

Read Cycle:

The read cycle is executed by keeping both $\overrightarrow{\text{RAS}}$ and $\overrightarrow{\text{CAS}}=V{\parallel}$ and keeping $\overrightarrow{\text{WE}}=V{\parallel}$ throughout the cycle. The row and column addresses are latched with $\overrightarrow{\text{RAS}}$ and $\overrightarrow{\text{CAS}}$, respectively. The output data is remain valid with $\overrightarrow{\text{CAS}}=V{\parallel}$, i.e., if $\overrightarrow{\text{CAS}}$ goes $V{\parallel}$, the data becomes invalid with toH. The access time is determined by $\overrightarrow{\text{RAS}}$ (tRAC), $\overrightarrow{\text{CAS}}$ (tCAC), or Column address input (tAA). If tRCD($\overrightarrow{\text{RAS}}$ to $\overrightarrow{\text{CAS}}$ delay time) is greater than the specification, the access time is tCAC. If tRAD is greater than the specification, the access time is tAA.

Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of \overline{WE} . The 8-bit data on DQ pins are latched with the falling edge of \overline{CAS} and written into memory. In addition, during write cycle, tRWL, tCWL, and tRAL must be satisfied the specifications.

Nibble Mode:

The nibble mode is a 4-bit serial access mode allows high speed addressing with CAS during read or write cycle. The each cell accessed dring nibble mode are determined by the combination of row and column address on A9(RA9 and CA9). The two address are used to select one of four bits for initial access. After the first bits is accessed by normal read or write mode, the remaining nibble bits can be accessed by toggling CAS, high to row level. Toggling CAS causes RA9 and CA9 to be increased internally while all other address bits are held constant and makes the next nibble bit available for access. Refer to Table 1 for nibble mode address sequence.

If more than four bits are accessed during nibble mode, the address sequence will begin to repeat.

1. Nibble Mode Read Cycle:

The nibble mode write cycle is also executed after normal cycle with holding RAS=Vi∟, applying column address and CAS, and keeping WE=Vi⊣. Since all address during nibble mode cycle is latched by normal cycle, the read operation is simplified.

2. Nibble Mode Read Cycle:

The nibble mode write cycle is also executed by the same manner as nibble mode read cycle except for the state of \overline{WE} . The data on each DQ is latched with the falling edge of \overline{CAS} and written into the memory.


DESCRIPTION (Continued)

Refresh:

The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, A0 through A8 except for A9, are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85230 also has three types of refresh modes, RAS-only, CAS-before-RAS, and Hidden refresh.

1. RAS-only Refresh;

The RAS-only refresh is executed by keeping RAS=VIL and keeping CAS=VIH through the cycle. The row address to be refreshed is latched with the falling edge of RAS. During this refresh, the DQ pins are kept high impedance state.

2. CAS-before-RAS Refresh;

The CAS-before-RAS refresh is executed by bringing CAS=VIL before RAS. By this combination, the MB85231 executes CAS-before-RAS refresh. The row address input is not necessary because it is generated internally.

3. Hidden Refresh;

The hidden refresh is execute dby keeping CAS=VIL to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the CAS is kept VIL continuously from previous cycle, followed refresh cycle should be CAS-before-RAS refresh.

Sequence	Nibble bit	Row address	RA9	Column address	CA9	
RAS/CAS (normal mode)	1	101010101	0	101010101	0	Input address
Toggling CAS (nibble mode)	2	101010101	1	101010101	0	Generated
Toggling CAS (nibble mode)	3	101010101	0	101010101	1	internally
Toggling CAS (nibble mode)	4	101010101	1	101010101	1]/
Toggling CAS (nibble mode)	1	101010101	0	101010101	0	Sequence repeats

Table 1 - NIBBLE MODE ADDRESS SEQUENCE

MB85231-10 FUJITSU

MB85231-12

FUNCTIONAL TRUTH TABLE

Operation	с	lock Inpu	t	Addres	s Input	Data	Note
Mode	RAS	CAS	WE	Row	Column	I/O	
Standby	ViH	VIH	x	x	×	High-Z	Cells are not refreshed.
Read (Normal)	VIL	VIL	VIH	Valid	Valid	Output Valid	tacs \geq tacs (min)
Read (Fast Page)	VIL	VIL	VIH	Valid	Valid	Output Valid	trics \geq trics (min) Cells are not refreshed.
Write (Normal)	VIL	VIL	VIL	Valid	Valid	Input Valid	twes \geq twes (min)
Write (Fast Page)	VIL	VIL	VIL	Valid	Valid	Input Valid	twcs \geq twcs (min) Cells are not refreshed.
RAS-only Refresh	VIL	Vн	×	Valid	x	High-Z	
<u>CAS</u> -before- RAS Refresh	VIL	VIL	×	x	×	High-Z	tors \geq tors (min)
Hidden Refresh	VIL *	VIL	VIH	x	×	Output Valid	Previous data is kept.

Note: X: Don't Care *; RAS puts V⊮ at once.

FUJITSU	MB85231-10
	MB85231-12

PACKAGE DIMENSIONS

(Suffix: PJPB)



MB85231-10	FUJITSU
MB85231-12	

PACKAGE DIMENSIONS (Continued)





1M x 9 DRAM MODULE

MB85235-10 MB85235-12

1,048,576 x 9 BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85235 is a fully decoded, dynamic CMOS random access memory module with eight MB81C1000, in 26-pin SOJ packages, and nine $.22\mu$ F decoupling capacitors under the each memory, mounted on a 30-pin SIP or a 30-pad SIMM module. Organized as 1,048,576 x 9-bit words, the MB85235 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85235 are the same as the MB81C1000 devices which feature a Fast Page mode operation.

٠	1,048,576 x 9 DRAM, 30-pin SIP and SIMM
•	RAS access time (t _{RAC}):
	100 ns max. (MB85235-10)
	120 ns max. (MB85235-12)
٠	Cycle time (t _{RC}):
	180 ns min. (MB85235-10)
	210 ns max. (MB85235-12)
٠	Column access time (t_{CAC}) :
	30 ns max. (MB85235-10)
	35 ns max. (MB85235-12)
٠	Fast Page mode cycle time (t _{PC}):
	60 ns max. (MB85235-10)
	70 ns max. (MB85235-12)
٠	Dual +5V supply, ±10% tolerance
٠	Low power:
	Active = 2970 mW max. (MB85235-10)
	2475 mW max. (MB85235-12)
	Standby = 49.5 mW max. (CMOS level)
٠	Refresh:
	- 8.2 ms / 512 refresh cycle
	- "RAS-only", "CAS-before-RAS" and "Hidden"
	refresh capability
	Fast Page Mode Read and Write conchility

- Fast Page Mode Read and Write capability
- Leaded and Leadless type are available.
- JEDEC standard (30 pin SIP) pin assignment

```
ABSOLUTE MAXIMUM RATINGS (See Note)
```

Rating	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V _{IN} ,V _{OUT}	-1 to +7	V
Voltage on $V_{\mbox{CC}}$ supply relative to $V_{\mbox{SS}}$	V _{cc}	-1 to +7	V
Storage temperature	T _{STG}	~55 to 125	°C
Power dissipation	PD	9.0	w
Short circuit output current	-	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





CAPACITANCE ($T_A=25$ °C, f=1MHz)

А₈ --

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A ₀ to A ₉	C _{IN1}	-	60	pF
Input Capacitance, RAS	C _{IN2}	-	49	pF
Input Capacitance, CAS	C _{IN3}	-	49	pF
Input Capacitance, WE	C _{IN4}	-	48	pF
Input Capacitance, CAS ₈	C _{IN5}	-	9	pF
Input Capacitance, D ₈	с _D	-	7	pF
I/O Capacitance, DQ_0 to DQ_7	c _{DQ}	-	14	pF
Output Capacitance, Q ₈	с _о	_	10	pF

SUBSTRATE BIAS GEN. ---- v_{cc} ---- v_{ss}



RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

Derenster	Crowb a 1		Unit		
rarameter	Symbol	Min	Тур	Max	UIIL
Supply Voltage	v _{cc} v _{ss}	4.5 0	5.0 0	5.5 0	V V
Input High Level, all inputs	VIH	2.4		6.5	v
Input Low Level, all inputs all DQs	$v_{IL1} v_{IL2}$	-2.0 -1.0*1		0.8 0.8	V V
Operating Temperature Range	T _A	0	25	70* ²	°C

Note: $*^{1}$ The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20ns at the -1.5V level.

*² Maximum ambient temperature is permissible under certain conditions.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter (conditions)	Symbol		Unit			
		Symbol	Min	Тур	Max	01110
OPERATING CURRENT*	MB85235-10	Т			540	
(RAS, CAS cycling;t _{RC} =min.)	MB85235-12	-CC1			450	uiz
STANDBY CURRENT	TTL level	Taaa			18	
$(RAS = CAS = V_{IH})$	CMOS level	¹ CC2			9	IIIA
REFRESH CURRENT 1	MB85235-10	-			495	
(CAS=V _{IH} , RAS=min cycling)	MB85235-12	¹ CC3			405	шА
FAST PAGE MODE CURRENT	MB85235-10	Ŧ			360	m A
(RAS=V _{IL} , CAS=min cycling)	MB85235-12	¹ CC4			297	ША
REFRESH CURRENT 2	MB85235-10	т			495	
(CAS-before-RAS; t _{RC} =min)	MB85235-12	¹ CC5			405	MA
INPUT LEAKAGE CURRENT, all ing	outs	I _{IL1}	-30		30	μA
INPUT LEAKAGE CURRENT, $\overline{\text{CAS}}_8$ and D_8		I _{IL2}	-10		10	μA
OUTPUT LEAKAGE CURRENT	I _{OL}	-10		10	μΑ	
OUTPUT HIGH LEVEL (I _{OH} =-5mA)	v _{OH}	2.4			v	
OUTPUT LOW LEVEL (I _{OL} =4.2mA)		VOL			0.4	v

Note: * $I_{\rm CC}$ is dependent on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

	0 1 1	MB85235-10		MB85235-12		TT. 14
Parameter NOTES	Symbol	Min	Max	Min	Max	Unit
Time Between Refresh	tREF		8.2		8.2	ms
Random Read/Write Cycle Time	t _{RC}	180		210		ns
4						
Access Time from RAS 5,8	tRAC		100		120	ns
Access Time from CAS 6,8	tCAC		30		35	ns
Access Time from Column	t _{AA}		50		60	ns
Address 7,8						
Output Data Hold Time	tOH	10		10		ns
Output Buffer Turn On Delay	ton	5		5		ns
Time						
Output Buffer Turn Off Delay	tOFF		25		25	ns
Time 9						
Input Transition Time	^t T.	3	50	3	50	ns
RAS Precharge Time		70		80		ns
RAS Pulse Width	LRAS	100	100000	120	100000	ns
RAS Hold Time	LRSH	30		35		ns
CAS to RAS Precharge Time	LCRP	0		0		ns
RAS to CAS Delay Time 10,11	LRCD	20	70	20	85	ns
CAS Pulse Width	CAS	30		35		ns
CAS Hold Time	LCSH	100		120		ns
Row Address Setup Time	LASR	0		0		ns
Row Address Hold Time	^L RAH	15		15		ns
Column Address Setup Time	LASC	0		0		ns
Column Address Setup Time	CAH	15		20		ns
RAS to Column Address Delay	CRAD	20	50	20	60	ns
11me 12	+	= 0				
Column Address to RAS Lead Time	TRAL	50		60		ns
Read Command Setup Time		0		0		ns
Read Command Hold Time	~ KKH	0		0		ns
Referenced to RAS 13	theu			0		
Read Command Hold lime	- KCH	U		0		ns
Write Command Satur Time 14	tuce	0				70
Write Command Setup Time 14	twou	15		20		ns
WE Pulso Width		15		20		ns
Write Command to PAS Load Time	tput	25		30		ns
Write Command to CAS Load Time	tout	20		25		ne
DIN Setup Time	tns	0		0		ns
DIN Hold Time	t _{DH}	15		20		ns
Fast Page Mode Read/Write Cycle		60		70		ns
Time	10					
Access Time from CAS Precharge	t _{CPA}		60		70	ns
Fast Page Mode CAS Precharge	t _{CP}	15		15		ns
CAS Precharge Time	tCPN	15		15		ns
RAS Precharge Time to CAS	tRPC.	0		0		ns
Active Time (Refresh Cycles)				-		
CAS Setup Time for CAS-before-	tCSR	0		0		ns
CAS Hold Time for CAS-before-	tCHR	15		20		ns
INAS REITESN	1	1	1			1

AC CHARACTERISTICS (Cont'd)

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

Parameter		Symbol	MB85235-10		MB85235-12		Unit
Talametel	NOTES	Symbol	Min	Max	Min	Max	Unit
Read-Modify-Write Cycle	Time	tRWC	210		245		ns
	16						
Fast Page Mode Read-Mod	ify-Write	t _{PRWC}	85		100		ns
Cycle Time	16						
RAS to WE Delay Time	14,16	t _{RWD}	100		120		ns
CAS to WE Delay Time	14,16	tCWD	30		35		ns
Column Address to WE de	lay Time	tAWD	50		60		ns
	14,16						

NOTES;

1. An initial pause ($\overline{\text{RAS}=\text{CAS}/\text{CAS}_8=\text{V}_{IH}$) of 200 µs is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only cycle: before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ initialization cycles instead of 8 $\overline{\text{RAS}}$ cycles are required.

2. AC characteristics assume t_T =5ns

- 3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 4. The minimum cycle time depends upon the ambient temperature and cooling condition. See Fig.4.
- 5. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
- 6. If $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max), and $t_{ASC} \ge t_{AA}-t_{CAC}-t_T$, access time is t_{CAC} .
- 7. If $t_{RAD} \ge t_{RAD}$ (max), $t_{ASC} \ge t_{AA} t_{CAC} t_T$, access time is t_{AA} .
- 8. Measured with a load equivalent to two TTL loads and 100 pF.
- 9. t_{OFF} is specified that output buffer changes to high impedance state.
- 10. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- 11. t_{RCD} (min) = t_{RAH} (min) + $2t_T$ + t_{ASC} (min).
- 12. Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 14. t_{WCS} , t_{RWD} , t_{CWD} , and t_{AWD} are specified as a reference point only. If $t_{WCS} \ge t_{WCS}$ (min), the cycle is early write cycle and the output pins will maintain high impedance(High-Z) state throughout the entire cycle. If $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min), and $t_{AWD} \ge t_{AWD}$ (min), the cycle is a readmodify-write cycle and data from the selected cell will appear at the output pins. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear at the output pins, and write operation can be executed by satisfing t_{RWL} , t_{CWL} , and t_{RAL} specifications.
- 15. t_{CPA} is access time from the selection of a new column address (that is caused by changing CAS/CAS₈ from v_{II} to v_{IH} .). Therefore, if t_{CP} is short, t_{CAC} is longer than t_{CAC} (max).

16. For parify bit only.



Fig.3 - DERATING CURVE (Normal Cycle)

T.B.D.

Fig.4 - DERATING CURVE (Fast Page Mode Cycle)

T.B.D.

























HIGHZ







DESCRIPTION

Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85235 is composed of nine MB81C1000, and the memory selection of the each MB81C1000 consists of a 1024-by-1024 cell matrix. Operational modes of the device are shown in the FUNCTIONAL TRUTH TABLE below.

Address Inputs:

A total of twenty binary input address bits are required to decode any 9-bit of the 9,437,184 storage cells within the MB85235. Ten row address bits are established on the address input pins (A₀ to A₉) and latched with the Row Address Strobe, RAS. The ten column address bits are established on the address input pins(A₀ to A₉) and latched with the Column Address Strobe, $\overline{CAS}/\overline{CAS}_8$. All row and column addresses must be stable on or before the falling edge of RAS and $\overline{CAS}/\overline{CAS}_8$, respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after t_{RAH} (min)+ t_T. If t_{RAD} \geq t_{RAD} (max), access time is t_{CAC} or t_{AA} whichever occurs later.

Write Enable:

Read or Write mode is selected with the $\overline{\text{WE}}$ inputs. A high on $\overline{\text{WE}}$ selects read cycle and low selects write mode.

Data Input/Output:

1. Data Input;

In write cycle, the 9-bit data is written into the MB85235 during write cycle through each DQ and D pin. Each input data is strobed and latched by falling edge of $\overline{CAS/CAS_8}$ and WE must be brought to V_{IL} before falling edge of $\overline{CAS/CAS_8}$, data input is strobed by $\overline{CAS/CAS_8}$, and setup and hold times are referenced to $\overline{CAS/CAS_8}$.

2. Data Output;

The output buffers on each chip are three state TTL compatible with a fan out of 2 TTL loads. Output data has the same porality as input data. The outputs are in high impedance state until \overline{CAS} and \overline{CAS}_8 are brought low. In a read cycle, the output becomes valid within t_{RAC} from the falling edge of \overline{RAS} when $t_{RCD}(max)$ is satisfied. In the meanwhile when either t_{RCD} or t_{RAD} , or both, are equal or greater than their maximum value, the output data becomes valid within t_{CAC} or t_{AA} whichever occurs later after falling edge of $\overline{CAS}/\overline{CAS}_8$. The data output remains valid until \overline{CAS} and \overline{CAS}_8 return to high.

Read Cycle:

The read cycle is executed by the falling edge of both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}/\overline{\text{CAS}}_8$, and keeping $\overline{\text{WE}}$ to high throughout the cycle. The row and column addresses are latched with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}/\overline{\text{CAS}}_8$, respectively. The valid data will appear at the DQ and Q pins after determined by $\overline{\text{RAS}}(t_{\text{RAC}})$, $\overline{\text{CAS}}(t_{\text{CAC}})$, or Column address input(t_{AA}). If $t_{\text{RCD}}(\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time) is greater than the specification, the access time is t_{CAC} . If t_{RAD} is greater than the specification, the access time is t_{CAC} . If t_{RAD} is greater than the specification, the access time of t_{OH} , and the DQ and Q pins return to the high impedance with t_{OH} .

Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of $\overline{\text{WE}}$. The 9-bit data on DQ and D pins are latched with the falling edge of $\overline{\text{CAS}}/\overline{\text{CAS}}_8$ and written into memory. In addition, during write cycle, t_{RWL} , t_{CWL} , and t_{RAL} must be satisfied the specifications.



DESCRIPTION (Continued)

Fast Page Mode Read Cycle:

The fast page mode read cycle is executed after normal cycle with holding $\overline{\text{RAS}}$ low, applying column address and $\overline{\text{CAS}}/\overline{\text{CAS}}_8$, and keeping $\overline{\text{WE}}$ high. Since the row address during fast page mode cycle is latched by normal cycle, the cycle time is reduced. During this mode, the access time is t_{CAC} , t_{AA} , or t_{CPA} , whichever occur later. Any of the 1024 bits belonging to each internal row address can be accessed.

Fast Page Mode Write Cycle:

The fast page mode write cycle is executed by the same manner as fast page mode read cycle except for the state of WE. The data on each DQ and D are latched with the falling edge of $\overline{CAS}/\overline{CAS}_8$ and written into the memory. During this write cycle, t_{CWL} must be satisfied. Any of 1024 bits belonging to each internal row address can be accessed.

Refresh:

The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, A_0 through A_8 except for A_9 , are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85231 also has three types of refresh modes below.

1. RAS-only Refresh;

The \overline{RAS} -only refresh is executed by keeping \overline{RAS} low, and $\overline{CAS}/\overline{CAS}_8$ remains high through the cycle. The row address to be refreshed is latched with the falling edge of \overline{RAS} . During this refresh, the data pins are kept high impedance state.

2. \overline{CAS} -before- \overline{RAS} Refresh;

The \overline{CAS} -before- \overline{RAS} refresh is executed by bringing $\overline{CAS}/\overline{CAS}_8$ low before \overline{RAS} brought low. By this combination, the MB85235 executes \overline{CAS} -before- \overline{RAS} refresh. The row address input is not necessary because it is generated internally.

3. Hidden Refresh;

The hidden refresh is executed by keeping $\overline{\text{CAS}}/\overline{\text{CAS}}_8$ low to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the $\overline{\text{CAS}}$ and $\overline{\text{CAS}}_8$ are kept low continuously from previous cycle, followed refresh cycle should be $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh.

FUJITSU	MB85235-10
	MB85235-12

Operation	Clock Input			Addres	s Input	Data	Note
Mode	RAS	$\overline{CAS}(8)$	WE	Row	Column	I/0	
Standby	VIH	V _{IH}	х	х	х	High-Z	Cells are not refreshed.
Read (Normal)	VIL	VIL	VIH	Valid	Valid	Output Valid	t _{RCS} ≥ t _{RCS} (min)
Read (Fast Page)	VIL	V _{IL}	VIH	Valid	Valid	Output Valid	$t_{RCS} \ge t_{RCS}$ (min) Cells are not refreshed.
Write (Normal)	VIL	VIL	v _{IL}	Valid	Valid	Input Valid	$t_{WCS} \ge t_{WCS} (min)$
Write (Fast Page)	VIL	VIL	V _{IL}	Valid	Valid	Input Valid	t _{WCS} ≥ t _{WCS} (min) Cells are not refreshed.
RAS-only Refresh	VIL	VIH	х	Valid	х	High-Z	
\overline{CAS} -before- RAS Refresh	VIL	VIL	х	x	x	High-Z	$t_{CSR} \ge t_{CSR} (min)$
Hidden Refresh	V _{IL} *	VIL	VIH	X	х	Output Valid	Previous data is kept.

FUNCTIONAL TRUTH TABLE

Note: X; Either V_{IH} or V_{IL} . *; RAS puts V_{IH} at once.

FUJITSU	MB85235-10
	MB85235-12

PACKAGE DIMENSIONS

(Suffix: PJPS)



FUJITSU	MB85235-10
	MB85235-12

PACKAGE DIMENSIONS

(Suffix: PJPB)





1M x 9 SCRAM MODULE



1,048,576 x 9 BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85237 is a fully decoded, dynamic CMOS random access memory module with nine MB81C1002, in 26-pin SOJ packages, and nine $.22\mu$ F decoupling capacitors under the each memory, mounted on a 30-pin SIP or a 30-pad SIM module. Organized as 1,048,576 x 9-bit words, the MB85237 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85237 are the same as the MB81C1002 devices which feature a Static Column mode operation.

```
• 1,048,576 x 9 DRAM, 30-pin SIP and SIMM
• RAS access time (t<sub>RAC</sub>):
    100 ns max. (MB85237-10)
    120 ns max. (MB85237-12)
• Cycle time (t<sub>RC</sub>):
    180 ns min. (MB85237-10)
    210 ns max. (MB85237-12)
• Address access time (t<sub>AA</sub>):
     50 ns max. (MB85237-10)
     60 ns max. (MB85237-12)
• Static Column mode cycle time (tsc):
     55 ns max. (MB85237-10)
     65 ns max. (MB85237-12)
• Dual +5V supply, ±10% tolerance
• Low power:
    Active = 2970 mW max. (MB85237-10)
               2475 mW max. (MB85237-12)
    Standby = 49.5 mW max. (CMOS level)
• Refresh:
    - 8.2 ms / 512 refresh cycle
    - "RAS-only", "CAS-before-RAS" and "Hidden"
      refresh capability
• Static Column Mode Read and Write capability
• Leaded and Leadless type are available.
```

```
• JEDEC standard (30 pin SIP) pin assignment
```

ABSOLUTE MAXIMUM RATINGS (See Note)

		and the second se	
Rating	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1.0 to +7.0	v
Voltage on V_{CC} supply relative to V_{SS}	V _{cc}	-1.0 to +7.0	v
Storage temperature	T _{STG}	-55 to 125	°c
Power dissipation	PD	9.0	w
Short circuit output current	-	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





CAPACITANCE ($T_A=25$ °C, f=1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A ₀ to A ₉	C _{IN1}	-	60	pF
Input Capacitance, RAS	C _{IN2}	-	49	pF
Input Capacitance, CAS	C _{IN3}	-	49	pF
Input Capacitance, WE	C _{IN4}	-	48	pF
Input Capacitance, CAS ₈	C _{IN5}	-	9	pF
Input Capacitance, D ₈	C _D	-	7	pF
I/O Capacitance, DQ_0 to DQ_7	C _{DQ}		14	pF
Output Capacitance, Q ₈	с _о	-	10	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Demonster	Sumbal		Unit		
rarameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	v _{CC} v _{SS}	4.5 0	5.0 0	5.5 0	v v
Input High Level, all inputs	V _{IH}	2.4		6.5	v
Input Low Level, all inputs all DQs	$v_{IL1} v_{IL2}$	-2.0 -1.0*1		0.8 0.8	v v
Operating Temperature Range	T _A	0	25	70*²	°c

Note: $*^1$ The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20ns at the -1.5V level.

*² Maximum ambient temperature is permissible under certain conditions.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter (conditions)	Symbol		Uni+			
		Symbol	Min	Тур	Max	UIIL
OPERATING CURRENT*	MB85237-10	Icer			540	
(RAS, CAS cycling;t _{RC} =min.)	MB85237-12	+001			450	ша
STANDBY CURRENT	TTL level	Ŧ			18	
$(\overline{RAS} = \overline{CAS} = \overline{V}_{IH})$	CMOS level	¹ CC2			9	m A
REFRESH CURRENT 1	MB85237-10	т			495	
(CAS=V _{IH} , RAS=min cycling)	MB85237-12	1003			405	
STATIC COLUMN MODE CURRENT	MB85237-10	т			270	
(RAS=V _{IL} , CAS=cycling, t _{SC} =min)	MB85237-12	¹ CC4			207	mA .
REFRESH CURRENT 2	MB85237-10	Ŧ			495	_
(CAS-before-RAS; t _{RC} =min)	MB85237-12	¹ CC5			405	
INPUT LEAKAGE CURRENT, all inp	I _{IL1}	-30		30	μA	
INPUT LEAKAGE CURRENT, CAS ₈ an	I _{IL2}	-10		10	μA	
OUTPUT LEAKAGE CURRENT	IOL	-10		10	μA	
OUTPUT HIGH LEVEL (I _{OH} =-5mA)	v _{OH}	2.4			v	
OUTPUT LOW LEVEL (I _{OL} =4.2mA)		V _{OL}			0.4	v

Note: * $I_{\rm CC}$ is dependent on output loading and cycle rates. Specified values are obtained with the output open.

FUJITSU MB85237-10 MB85237-12

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

Parameter NOTES Symbol Min Max Min Max Unit Time Between Refresh TREF 8.2 8.2 ms Random Read/Write Cycle Time TRC 180 210 ns Access Time from RAS 5,6 tRAC 100 120 ns Access Time from CAS tCAC 30 35 ns Access Time from CAS tCAC 30 35 ns Access Time from CAS tCAC 30 35 ns Address 5,7 - - 0 ns Mutput Buffer Turn On Delay tON 5 5 ns ns Time t 3 50 3 50 ns RAS Precharge Time tRAS tOO 80 ns RAS ns Address Stor AdS Precharge Time tRAS 1000 120 100000 ns CAS tor AdS Precharge Time tCSH 100 120 ns			MB85237-10		MB85237-12		
Time Between RefreshtREF8.28.28.2msRandom Read/Write Cycle TimetRC180210nsRead-Modify-Write Cycle TimetRWC210245nsAccess Time from RAS5,6tRAC100120nsAccess Time from CAS5tCAC3035nsAccess Time from CAS5tCAC3035nsAccess Time from ColumntAA5060nsAddress5,700100000100000Output Buffer Turn On DelaytON55nsTimetGF2525nsMass Pucharge TimetRP7080nsRAS Precharge TimetRP7080nsRAS Precharge TimetCRP00nsRAS Precharge TimetCRP00nsRAS Precharge TimetCSH100120nsCAS to RAS Precharge TimetCSH100120nsCAS to RAS Precharge TimetCSH100120nsCAS to RAS Hold TimetRAS00nsCAS to RAS Stup TimetASC00nsCAS belay IIme1215nsCAS to RAS Hold TimetRAS00nsCAS to RAS Hold TimetRAS00nsCAS to RAS Refresh)trace15nsRow Address Setup TimetASR00ns	Parameter NOTES	Symbol	Min	Max	Min	Max	Unit
Random Read/Write Cycle Time tRC 180 210 ns Read-Modify-Write Cycle Time tRWC 210 245 ns Access Time from RAS 5,6 tRAC 100 120 ns Access Time from CAS 5 tCAC 30 35 ns Access Time from CAS 5 tCAC 30 35 ns Access Time from CAS 5,7 0 60 ns Address 5,7 0 60 ns Output Buffer Turn Off Delay tOFF 25 ns ns Time 8 T 30 35 ns RAS Precharge Time tRP 70 80 ns ns RAS Precharge Time tCRP 0 0 ns ns RAS Precharge Time tCRP 0 0 ns ns Address 30 35 ns ns cAs ns RAS told Time tRAS 160	Time Between Refresh	t _{REF}		8.2		8.2	ms
4 1 24 1 24 1 Read-Modify-Write Cycle Time 21 1 245 ns Access Time from RAS 5,6 tRAC 100 120 ns Access Time from CAS 5 tCAC 30 35 ns Access Time from Column tAA 50 60 ns Address 5,7 0 60 ns Output Data Hold Time tOFF 25 25 ns Output Buffer Turn On Delay tOFF 25 25 ns Time t T 3 50 ns Output Buffer Turn Off Delay tOFF 25 25 ns RAS Precharge Time tRP 70 80 ns ns RAS Precharge Time tCRP 0 0 ns ns RAS to CAS Delay Time 9,10 tRCD 25 70 25 85 ns CAS bola fime tCRP 100	Random Read/Write Cycle Time	t _{RC}	180		210		ns
Read-Modify-Write Cycle Time tRWC 210 245 ns Access Time from RAS 5,6 tRAC 100 120 ns Access Time from CAS 5 tCAC 30 35 ns Access Time from CAS 5,7 00 100 120 ns Address 5,7 00 60 ns Output Data Hold Time tOH 7 7 ns Output Buffer Turn On Delay tOFF 25 25 ns Time 8 100 100000 120 100000 ns RAS Precharge Time tRP 70 80 ns ns RAS Precharge Time tRAS 100 100000 120 100000 ns RAS to CAS Delay Time 9.10 tRCD 25 70 25 ns CAS Precharge Time tCAS 30 35 ns cAs ns CAS Precharge Time tCAS 30 35 ns	4						
21 21 120 120 ns Access Time from CAS 5 $tCAC$ 30 35 ns Access Time from CAS 5 $tCAC$ 30 35 ns Access Time from Colum tAA 50 60 ns Address 5.7 - - - ns Output Data Hold Time tOH 7 7 ns Output Buffer Turn On Delay tOH 5 5 ns Time 1 25 25 ns ns Input Transition Time tT 3 50 ns ns RAS Piese Width $tRAS 100$ 1000000 120 1000000 ns RAS to CAS Delay Time 9.10 $tRCD$ 25 70 25 85 ns CAS brecharge Time $tCSP$ 0 0 ns c ns CAS bold Time $tCSP$ 0 0 ns c ns ns	Read-Modify-Write Cycle Time	tRWC	210		245		ns
Access Time from RAS 5,6 tRAC 100 120 ns Access Time from CAS 5 tCAC 30 35 ns Access Time from Column tAA 50 60 ns Address 5,7 - - 60 ns Output Data Hold Time tOH 7 - 7 ns Output Buffer Turn On Delay tOH 7 7 ns ns Time 8 - - 25 ns ns Input Transition Time tRP 70 80 35 ns RAS Precharge Time tRP 70 80 35 ns CAS Diss Width tRAS 100 100000 120 100000 ns CAS Precharge Time tCRP 0 0 ns ns CAS Pulse Width tCAS 30 35 ns ns CAS Pulse Width tCAS 30 35 ns ns	21						
Access Time from CAS5 $tCAC$ 3035nsAccess Time from Column tAA 5060nsAddress5,7 tOH 77nsOutput Buffer Turn On Delay tON 55nsOutput Buffer Turn Off Delay $tOFF$ 2525nsInput Transition Time tT 350nsnsRAS Precharge Time tRP 7080nsnsRAS Precharge Time tRP 7080nsnsRAS Precharge Time $tCRP$ 00nsnsRAS Precharge Time $tCRP$ 00nsnsRAS bld Time $tRAS$ 100100000120100000nsRAS to RAS Precharge Time $tCRP$ 00nsnsCAS bolay Time9,10 $tRCD$ 25702585nsCAS break StereshtCAS100120nsnsnsCAS bolay Time $tASR$ 00nsnsnsCAS bolay Time $tASR$ 00nsnsnsColumn Address Setup Time $tASR$ 00nsnsColumn Address to RAS Lead $tRAL$ 5060nsnsRead Command Hold Time $tRAL$ 5060nsnsRead Command Hold Time $tRCH$ 00nsnsReferenced to CAS13nsnsnsns <td>Access Time from RAS 5,6</td> <td>tRAC</td> <td></td> <td>100</td> <td></td> <td>120</td> <td>ns</td>	Access Time from RAS 5,6	tRAC		100		120	ns
Access Time from Column tAA 50 60 ns Address 5,7 tOH 7 7 ns Output Buffer Turn On Delay tON 5 5 ns Output Buffer Turn Off Delay tOFF 25 25 ns Output Buffer Turn Off Delay tOFF 25 25 ns Input Transition Time tT 3 50 3 50 ns RAS Precharge Time tRP 70 80 ns ns ns RAS Hola Time tRAS 100 100000 120 100000 ns RAS to CAS Delay Time 9,10 tRCD 25 70 25 85 ns CAS Precharge Time tCSH 100 120 ns cCAS ns CAS to RAS Precharge Time tCSN 15 ns ns cCAS ns CAS Precharge Time tCAS 100 120 ns cCAS ns ns <	Access Time from CAS 5	tCAC		30		35	ns
Address 5,7 -	Access Time from Column	t _{AA}		50		60	ns
Output Data Hold Time tOR 7 7 ns Output Buffer Turn On Delay tON 5 5 ns Output Buffer Turn Off Delay tOFF 25 25 ns Time 8 - - - - Input Transition Time tT 3 50 3 50 ns RAS Precharge Time tRP 70 80 ns - - RAS Hold Time tRAS 100 100000 120 100000 ns RAS bold Time tRAS Hold Time tCRP 0 0 ns - CAS Delay Time 9,10 tRCD 25 70 25 85 ns CAS Pulse Width tCAS 30 35 ns - - ns CAS Precharge Time tCAS 100 120 ns - - CAS Precharge Time tCAS - 0 ns - - - -	Address 5,7						
Output Buffer Turn On Delay tON 5 5 ns Time 6 10 25 25 ns Time 8 1 50 3 50 ns Input Transition Time 1 7 3 50 3 50 ns RAS Precharge Time tRP 70 80 ns ns RAS Precharge Time tCRP 0 0 ns ns CAS to RAS Precharge Time tCRP 0 0 ns ns CAS to CAS Delay Time 9,10 tRCD 25 70 25 85 ns CAS Precharge Time tCRN 100 120 ns cas ns cas <t< td=""><td>Output Data Hold Time</td><td>t_{OH}</td><td>7</td><td></td><td>7</td><td></td><td>ns</td></t<>	Output Data Hold Time	t _{OH}	7		7		ns
Time volume volume <td>Output Buffer Turn On Delay</td> <td>toN</td> <td>5</td> <td></td> <td>5</td> <td></td> <td>ns</td>	Output Buffer Turn On Delay	toN	5		5		ns
Output Buffer Turn Off Delay Time to 8 to V 25 25 ns Time 8 T 3 50 3 50 ns Input Transition Time t_{RR} 70 80 ns ns RAS Precharge Time t_{RSH} 100 100000 120 100000 ns RAS Hold Time t_{RSH} 30 35 ns ns ns CAS to RAS Precharge Time t_{CRP} 0 0 ns ns CAS Pulse Width t_{CAS} 30 35 ns ns CAS Pulse Width t_{CAS} 30 35 ns ns CAS Precharge Time t_{CAS} 100 120 ns ns CAS Precharge Time t_{ASR} 0 0 ns ns Colum Address Setup Time t_{ASR} 0 0 ns ns Colum Address bold Time t_{RAL} 50 60 ns ns	Time						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Output Buffer Turn Off Delay	t _{OFF}		25		25	ns
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Time 8						
RAS Precharge Time ${}^{t}RP$ 70 80 ns RAS Pulse Width ${}^{t}RAS$ 100 100000 120 100000 ns RAS Hold Time ${}^{t}RSH$ 30 35 ns CAS to RAS Precharge Time ${}^{t}CRP$ 0 0 ns RAS to CAS Delay Time 9,10 ${}^{t}CRD$ 25 70 25 85 ns CAS bold Time ${}^{t}CRD$ 25 70 25 85 ns CAS bold Time ${}^{t}CAS$ 30 35 ns ns CAS Precharge Time ${}^{t}CAS$ 100 120 ns ns CAS Precharge Time ${}^{t}CAS$ 0 0 ns ns CAS bold Time ${}^{t}ASC$ 0 0 ns ns Row Address Hold Time ${}^{t}RAH$ 15 20 ns ns Column Address	Input Transition Time	t _T	3	50	3	50	ns
RAS Pulse Width t_{RAS} 100 100000 120 100000 ns RAS Hold Time t_{RSH} 30 35 ns CAS to RAS Precharge Time t_{CRP} 0 0 ns RAS to CAS Delay Time 9,10 t_{RCD} 25 70 25 85 ns CAS Delay Time 9,10 t_{RCD} 25 70 25 85 ns CAS Precharge Time t_{CSH} 100 120 ns rs CAS Precharge Time t_{CSH} 100 120 ns rs CAS Precharge Time t_{CRH} 15 15 ns rs rs rs Row Address Setup Time 1 t_{ASC} 0 0 ns rs Column Address Fold Time t_{CAH} 15 20 ns rs Time 12 0 0	RAS Precharge Time	t _{RP}	70		80		ns
RASHold Time t_{RSH} 3035nsCASto RASprecharge Time t_{CRP} 00nsRASto CASDelay Time9,10 t_{RCD} 25702585nsCASPulse Widtht t_{CAS} 3035nsnsnsCASPrecharge Timet t_{CSH} 100120nsnsCASPrecharge Timet t_{CSH} 100120nsCASPrecharge TimettNsnsnsCASPrecharge TimettNsnsnsCASPrecharge TimettNsnsnsCASPrecharge TimettNsnsnsCASPrecharge TimettNsnsnsCASPrecharge TimettNsnsnsCASPrecharge TimettNsnsnsCASPrecharge TimettNsnsnsColumn Address Setup TimettNs205020nsTime12Column Address to RASLeadtnsnsReadCommand Hold TimettNR0nsnsReferenced to CAS13ttnsnsnsWrite Command to CASLeadttNNnsnsTimetDS	RAS Pulse Width	t _{RAS}	100	100000	120	100000	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	RAS Hold Time	tRSH	30		35		ns
RAS to CAS Delay Time 9,10 t_{RCD} 25 70 25 85 ns CAS Pulse Width tCAS 30 35 ns CAS ns CAS ns CAS ns CAS hold 120 ns CAS precharge Time tCAS hold 120 ns CAS precharge Time tCS precharge Time tCSN 15 ns (CAS precharge Time tCPN 15 15 ns (CAS precharge Time tASR 0 0 ns (CAS precharge Time tASR 0 0 ns (CAS precharge Time tASR 0 0 ns (CAS precharge Time tRAS 0 0 ns (Cas ns (Cas precharge Time tRAH 15 15 ns (Cas 15 15 (Cas (CAS to RAS Precharge Time	tCRP	0		0		ns
CAS Pulse Width t_{CAS} 3035nsCAS Hold Time t_{CSH} 100120nsCAS Precharge Time t_{CPN} 1515ns(CAS-before-RAS Refresh)1515nsRow Address Setup Time t_{ASR} 00nsRow Address Hold Time t_{RAH} 1515nsColumn Address Hold Time t_{CAH} 1520nsColumn Address Hold Time t_{CAH} 1520nsRAS to Column Address Delay t_{RAD} 20502060Time12Column Address to RAS Lead t_{RAL} 5060nsRead Command Hold Time t_{RCH} 00nsReferenced to \overline{RAS} 13Write Command Hold Time t_{WH} 1520nsWrite Command Hold Time t_{WH} 2530nsWrite Command to CAS Lead t_{WH} 2530nsTimeWrite Command to CAS Lead t_{CWL} 2025nsTimeDIN Setup Time14,21 t_{RWD} 100120nsCAS to WE Delay Time14,21 t_{WD} 5060nsTimeTimeTime <t< td=""><td>RAS to CAS Delay Time 9,10</td><td>tRCD</td><td>25</td><td>70</td><td>25</td><td>85</td><td>ns</td></t<>	RAS to CAS Delay Time 9,10	tRCD	25	70	25	85	ns
CAS Hold Time t_{CSH} 100120nsCAS Precharge Time t_{CPN} 1515ns(CAS-before-RAS Refresh)1515nsRow Address Setup Time t_{ASR} 00nsRow Address Hold Time t_{RAH} 1515nsColumn Address Hold Time t_{RAH} 1520nsColumn Address Hold Time t_{CAH} 1520nsRAS to Column Address Delay t_{RAD} 20502060Time1212121313Column Address to RAS Lead t_{RAL} 5060nsTime1213131313Read Command Setup Time t_{RCH} 00nsReferenced to RAS13131313Write Command Hold Time t_{WCH} 1520nsWrite Command Hold Time t_{WP} 1520nsWrite Command to RAS Lead t_{WP} 1520nsTime1313131313Write Command to CAS Lead t_{CWL} 2025nsTime100120ns1313Keite Command to CAS Lead t_{CWL} 2025nsTime1421100120nsColumn Address to WE Delay Time14,21100120nsColumn Address to WE delay t_{AWD} 5060ns<	CAS Pulse Width	^t CAS	30		35		ns
$\begin{array}{c c} CAS \mbox{ Precharge Time} & tCPN & 15 & 15 & ns \\ \hline (CAS-before-RAS Refresh) & tASR & 0 & 0 & ns \\ \hline Row Address Setup Time & tASR & 0 & 0 & ns \\ \hline Row Address Hold Time & tRAH & 15 & 15 & ns \\ \hline Column Address Setup Time & 11 & tASC & 0 & 0 & ns \\ \hline Column Address Hold Time & tCAH & 15 & 20 & ns \\ \hline Column Address Hold Time & tCAH & 15 & 20 & ns \\ \hline RAS to Column Address Delay & tRAD & 20 & 50 & 20 & 60 & ns \\ \hline Time & 12 & & & & & & \\ \hline Column Address to RAS Lead & tRAL & 50 & 60 & ns \\ \hline Time & 12 & & & & & & \\ \hline Read Command Setup Time & tRCS & 0 & 0 & ns \\ \hline Read Command Hold Time & tRCH & 0 & & & & & \\ \hline Referenced to RAS & 13 & & & & & & \\ \hline Referenced to CAS & 13 & & & & & & \\ \hline Write Command Hold Time & tWCH & 15 & 20 & ns \\ \hline Write Command to RAS Lead & tRWL & 25 & 30 & ns \\ \hline Time & & & & & & \\ \hline Write Command to CAS Lead & tCWL & 20 & 25 & ns \\ \hline Time & & & & & & \\ \hline Write Command to CAS Lead & tCWL & 20 & 0 & & \\ \hline Time & & & & & & & \\ \hline Write Command to CAS Lead & tCWL & 20 & 0 & & \\ \hline Time & & & & & & & \\ \hline MWrite Command to CAS Lead & tCWL & 20 & 0 & & \\ \hline Time & & & & & & & & \\ \hline MWrite Command to CAS Lead & tCWL & 20 & 0 & & \\ \hline Time & & & & & & & \\ \hline DIN Setup Time & tDH & 20 & 25 & ns \\ \hline Time & & & & & & \\ \hline DIN Setup Time & 14,21 & tCWD & 300 & 35 & ns \\ \hline Column Address to WE delay & tAWD & 50 & 60 & & \\ \hline Time & & & & & & \\ \hline Time & & & & & & & \\ \hline Time & & & & & & & & \\ \hline Time & & & & & & & & \\ \hline Time & & & & & & & & & \\ \hline Time & & & & & & & & & & \\ \hline Time & & & & & & & & & & & & & \\ \hline Time & & & & & & & & & & & & & \\ \hline Time & & & & & & & & & & & & & & & \\ \hline Time & & & & & & & & & & & & & & & & & \\ \hline Time & & & & & & & & & & & & & & & & & & &$	CAS Hold Time	tCSH	100		120		ns
(CAS-before-RAS Refresh)tASR00nsRow Address Setup TimetASR00nsRow Address Hold TimetRAH1515nsColumn Address Setup Time11tASC00nsColumn Address Hold TimetCAH1520nsColumn Address Hold TimetCAH1520nsColumn Address DelaytRAD20502060Time12Column Address to RAS LeadtRAL5060nsTime12Read Command Setup TimetRCS00nsRead Command HoldTimetRRH00nsReferenced to RAS13Write Command Hold TimetWCH1520nsWrite Command to RAS LeadtRWL2530nsTimeWrite Command to CAS LeadtCWL2025nsTimeWrite Command to CAS LeadtDN200nsTimeWrite Command to CAS LeadtDN200nsTimeSto WE Delay Timet4,21tRWD100120nsColumn Address to WE delaythey to 3035nsColumn Address to	CAS Precharge Time	tCPN	15		15		ns
Row Address Setup Time t_{ASR} 00nsRow Address Hold Time t_{RAH} 1515nsColumn Address Setup Time11 t_{ASC} 00nsColumn Address Hold Time t_{CAH} 1520nsRAS to Column Address Delay t_{RAD} 20502060Time12Column Address to RAS Lead t_{RAL} 5060nsTime12Read Command Setup Time t_{RCS} 00nsRead Command Hold Time t_{RRH} 00nsReferenced to \overline{RAS} 13Write Command Hold Time t_{WCH} 1520nsWrite Command to RAS Lead t_{RWL} 2530nsTimeWrite Command to CAS Lead t_{CWL} 2025nsTimeWrite Command to CAS Lead t_{DW} 100120nsDIN Setup Time14,21 t_{RWD} 100120nsCAS to WE Delay Time14,21 t_{AWD} 5060ns	(CAS-before-RAS Refresh)						
Row Address Hold Time $LRAH$ 1515nsColumn Address Setup Time11 $LAGH$ 150nsColumn Address Hold Time $tCAH$ 1520nsRAS to Column Address Delay $tRAD$ 20502060Time121210nsColumn Address to RAS Lead $tRAL$ 5060nsTime121010nsRead Command Setup Time $tRCS$ 00nsRead Command Hold Time $tRRH$ 00nsReferenced to RAS131313nsRead Command Hold Time $tRCH$ 00nsReferenced to RAS13131520nsWrite Command Hold Time $tWCH$ 1520nsWrite Command to RAS Lead $tCWL$ 2530nsTime101520nsWrite Command to CAS Lead $tCWL$ 2025nsDIN Setup Time14,21 tWD 100120nsDIN Hold Time14,21 tWD 3035nsColumn Address to WE delay $tAWD$ 5060ns	Row Address Setup Time	TASR	0		0		ns
Column Address Setup Time11 $LASC$ 00nsColumn Address Hold Time $tCAH$ 1520nsRAS to Column Address Delay $tRAD$ 20502060Time12	Row Address Hold Time	CRAH	15		15		ns
Column Address Hold TimetCAH1520nsRAS to Column Address Delay $tRAD$ 20502060nsTime12121212121212Column Address to RAS Lead $tRAL$ 5060nsTime12 $tRAL$ 5060nsRead Command Setup Time $tRCS$ 00nsRead Command Hold Time $tRRH$ 00nsReferenced to \overline{RAS} 13131313Read Command Hold Time $tRCH$ 00nsReferenced to \overline{CAS} 13131313Write Command Hold Time tWP 1520nsWrite Command to RAS Lead tWP 1520nsTime1115201313Write Command to CAS Lead $tCWL$ 2025nsTime1421 tWD 100120nsDIN Setup Time14,21 tWD 3035nsColumn Address to WE delay tA 21 tWD 5060ns	Column Address Setup Time 11	LASC	0		0		ns
RAS to Column Address Delay TimeCRAD20502060nsTime12tRAL5060nsColumn Address to RAS LeadtRAL5060nsTimetRAL5000nsRead Command Setup TimetRCS00nsRead Command Hold Time Referenced to \overline{RAS} 1300nsReferenced to \overline{CAS} 13rRCH00nsWrite Command Hold Time Write Command to RAS LeadtWP1520nsTimetrwe1520nsnsWrite Command to CAS Lead TimetCWL2025nsDIN Setup TimetDS00nsDIN Setup Time14,21tRWD100120nsCAS to WE Delay Time14,21tCWD3035nsColumn Address to WE delaytAWD5060ns	Column Address Hold Time	CAH	15		20		ns
Time12tColumn Address to RAS Lead $tRAL$ 5060nsTimetRCS00nsRead Command Setup TimetRCS00nsRead Command Hold TimetRRH00nsReferenced to RAS13131313Read Command Hold TimetRCH00nsReferenced to CAS13131313Write Command Hold TimetWCH1520nsWrite Command to RAS LeadtWP1520nsTimetree14253013DIN Setup TimetDS00nsDIN Setup TimetDH2025nsCAS to WE Delay Time14,21tRWD100120nsColumn Address to WE delaytAWD5060ns	RAS to Column Address Delay	└RAD	20	50	20	60	ns
Column Address to RAS LeadCRAL5060nsTime $tRCS$ 00nsRead Command Hold Time $tRRH$ 00nsReferenced to RAS13130nsRead Command Hold Time $tRRH$ 00nsReferenced to CAS13130nsWrite Command Hold Time $tRCH$ 00nsWrite Command Hold Time $tWCH$ 1520nsWrite Command to RAS Lead $tRWL$ 2530nsTime tDS 00nsDIN Setup Time tDS 00nsDIN Setup Time tQS 100120nsCAS to WE Delay Time14,21 tWD 3035nsColumn Address to WE delay $tAWD$ 5060ns	Time 12	+=					
TimetRCS00nsRead Command Setup TimetRCS00nsRead Command Hold TimetRRH00nsReferenced to RAS13131313Read Command Hold TimetRCH00nsReferenced to CAS13131313Write Command Hold TimetWCH1520nsWF Pulse WidthtWP1520nsWrite Command to RAS LeadtRWL2530nsTimetDN Setup TimetDS00nsDIN Setup TimetDH2025nsRAS to WE Delay Time14,21tRWD100120nsColumn Address to WE delaytAWD5060nsTime14,21tRWD5060ns	Column Address to RAS Lead	CRAL	50		60		ns
Read Command Setup Time-RCS00nsRead Command Hold Time tRH 00nsReferenced to RAS13131313Read Command Hold TimetRCH00nsReferenced to CAS13131313Write Command Hold TimetWCH1520nsWF Pulse WidthtWP1520nsWrite Command to RAS LeadtRWL2530nsTime14CML2025nsDIN Setup TimetDH2025nsDIN Hold TimetDH2025nsCAS to WE Delay Time14,21tRWD100120Column Address to WE delaytAWD5060ns	Time	trag					
Read Command Hold TimeCRRH00nsReferenced to \overline{RAS} 13130nsRead Command Hold Time $tRCH$ 00nsReferenced to \overline{CAS} 13130nsWrite Command Hold Time $tWCH$ 1520nsWe Pulse Width tWP 1520nsWrite Command to RAS Lead $tRWL$ 2530nsTime $tCWL$ 2025nsDIN Setup Time tDS 00nsDIN Hold Time tDH 2025nsRAS to WE Delay Time14,21 $tRWD$ 100120nsColumn Address to WE delay $tA21$ $tAWD$ 5060ns	Read Command Setup Time	TRUS	-0				ns
Referenced to RAS13Read Command Hold Time $tRCH00nsReferenced to CAS13$	Read Command Hold Time	CRKH	0		0		ns
Read Command Hold TimeCRCH00nsReferenced to \overline{CAS} 130nsWrite Command Hold TimetwcH1520nsWE Pulse Widthtwp1520nsWrite Command to RAS LeadtRWL2530nsTimettCWL2025nsDIN Setup TimetDS00nsDIN Hold TimetDH2025nsCAS to WE Delay Time14,21tRWD100120nsColumn Address to WE delaytAWD5060ns	Referenced to RAS 13	thau					
Referenced to CAS13Write Command Hold TimetwcH1520nsWE Pulse Widthtwp1520nsWrite Command to RAS LeadtRWL2530nsTimetrimetCWL2025nsDIN Setup TimetDS00nsDIN Hold TimetDH2025nsCAS to WE Delay Time14,21tRWD100120nsColumn Address to WE delaytAWD5060ns	Read Command Hold Time	CRCH	0		0		ns
Write Command Hold TimeWWCH1520nsWE Pulse Width tWP 1520nsWrite Command to RAS Lead $tRWL$ 2530nsTime $tCWL$ 2025nsDIN Setup Time tDS 00nsDIN Hold Time tDH 2025nsRAS to WE Delay Time14,21 $tRWD$ 100120nsColumn Address to WE delay $tAWD$ 5060ns	Referenced to CAS 13	tuan	15				
WE Pulse WidthWP1520nsWrite Command to RAS Lead t_{RWL} 2530nsTimetrwing2530nsWrite Command to CAS LeadtCWL2025nsTimetDN Setup TimetDS00nsDIN Setup TimetDH2025nsRAS to WE Delay Time14,21tRWD100120nsColumn Address to WE delaytAWD5060ns	Write Command Hold Time	tun	15		20		ns
Write Command to KAS LeadCKWL2530nsTimetCWL2025nsWrite Command to CAS LeadtCWL2025nsDIN Setup TimetDS00nsDIN Hold TimetDH2025nsRAS to WE Delay Time14,21tRWD100120nsCAS to WE Delay Time14,21tCWD3035nsColumn Address to WE delaytAWD5060ns	WE Pulse width	t put	15		20		ns
IlmetCWL2025nsWrite Command to CAS LeadtCWL2025nsTimetDS00nsDIN Setup TimetDH2025nsRAS to WE Delay Time14,21tRWD100120nsCAS to WE Delay Time14,21tCWD3035nsColumn Address to WE delaytAWD5060ns	Write command to RAS Lead	RWL	25		30		ns
Write command to CAS Lead CWL 20 25 ns Time tDS 0 0 ns DIN Setup Time tDH 20 25 ns DIN Hold Time tDH 20 25 ns CAS to WE Delay Time 14,21 tRWD 100 120 ns Column Address to WE delay tAWD 50 60 ns	lime	tour	20		05		
IlmetDS00nsDIN Setup TimetDS00nsDIN Hold TimetDH2025nsRAS to WE Delay Time14,21tRWD100120nsCAS to WE Delay Time14,21tCWD3035nsColumn Address to WE delaytAWD5060ns	Write command to CAS Lead	-CMT	20		25		ns
DIN Setup Time 1 DS011sDIN Hold Time 1 DB025nsRAS to WE Delay Time14,21 1 RWD100120nsCAS to WE Delay Time14,21 1 CWD3035nsColumn Address to WE delay 1 AWD5060ns	DIM Setur Time	the					
DIA Nord TimeDiaDia2023ItsRAS to WE Delay Time14,21 t_{RWD} 100120nsCAS to WE Delay Time14,21 t_{CWD} 3035nsColumn Address to WE delay t_{AWD} 5060ns	DIN Setup Time	tnu	20				ns
Res to WE Delay Time14,21RWD100120ItsCAS to WE Delay Time14,21 t_{CWD} 3035nsColumn Address to WE delay t_{AWD} 5060nsTime14,21 t_{AWD} 5060ns	PAS to WE Dolay Time 14 21	tpum	100	<u> </u>	120		
Column Address to WE delay T4,21 Comp 30 35 Its Column Address to WE delay tAWD 50 60 ns	CAS to WE Delay Time 14,21	tcum	30	<u> </u>	120		115
Time 14.21 IIS	Column Address to WE dolar	taum	50		<u> </u>		
	Time 14 21				00		115

FUJITSU	MB85237-10
	MB85237-12

AC CHARACTERISTICS (Cont'd) (At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

Devenue form	Crown has 1	MB85237-10		MB85237-12		11-14
Parameter NOTES	Symbol	Min	Max	Min	Max	Onit
RAS Precharge Time to CAS	t _{RPC}	0		0		ns
Active Time (Refresh Cycles)						
CAS Setup Time for CAS-before-	tCSR	0		0		ns
RAS Refresh						
CAS Hold Time for CAS-before-	t _{CHR}	15		20		ns
RAS Refresh					Í	
Static Column Mode Read/Write	tSC	55		65	ĺ	ns
Cycle Time 4			L			
Static Column Mode CAS Precharge	τCP	15		15		ns
Time						
Static Column Mode Read-Modify-	^t SRWC	95		115		ns
Write Cycle Time 21						
Access Time from Last Write 5,15	LALW	-	90		110	ns
Access Time from WE Precharge	UWPA		30		35	ns
5	+		ļ			
Output Hold Time from Column	CAOH	10		10		ns
Address Change	tuan					
Write Latched Data Hold Time	CWOH TANK	0		0		ns
Column Address Hold Time 16	CAHR	15		15		ns
Referenced to RAS	trup	0.5				
Last Write to Column Address	LWAD	25	40	30	50	ns
Delay lime 17,18	LATT W	05		100		
Column Address Hold lime	ARLW	95		120		ns
Referenced to Last write	tpeum	100		100		+
WE Treating time	tur	100		100		IIS
WE Inactive time	tue	15	+	20		ns
Dischlo 19	- WD	U		0	1	115
WE Hold Time for Output	twu	0		0		ne
Disable 19	•11	U		0		115
WE Setup Time for Output	two	0			+	
Disable 20 21		U				113
WE Hold Time for Output	twn	0	+	1 0		
Disable 20.21		v		Ĭ		
			1		1	



AC CHARACTERISTICS (Cont'd)

NOTES;

- 1. An initial pause ($\overline{\text{RAS}=\text{CAS}/\text{CAS}}_8^{-V}$ I_H) of 200 µs is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ initialization cycles instead of 8 $\overline{\text{RAS}}$ cycles are required.
- 2. AC characteristics assume t_T =5ns
- 3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 4. The minimum cycle time depends upon the ambient temperature and cooling condition. See Fig. 2 and 3.
- 5. Measured with a load equivalent to two TTL loads and 100 pF.
- 6. Assumes that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} and/or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} (or t_{RAD}) exceeds the value shown. Refer to Fig. 3 and 4.
- 7. If $t_{RAD} > t_{RAD}$ (max), access time is t_{AA} .
- 8. t_{DFF} is specified that output buffer changes to high impedance state.
- 9. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC}. Refer to Fig. 5.
- 10. t_{RCD} (min) = t_{RAH} (min) + $2t_T$ + t_{ASC} (min).
- 11. Assumes that write cycle only.
- 12. Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by $t_{\Delta\Delta}$. Refer to Fig. 6.
- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 14. t_{RWD} , t_{CWD} , t_{AWD} , and t_{WS} are specified as a reference point only. If $t_{WS} \ge t_{WS}$ (min), the cycle entire cycle. If $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min), and $t_{AWD} \ge t_{AWD}$ (min), the cycle is a readmodify-write cycle and data from the selected cell will appear at the output pins. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear at the output pins, and write operation can be executed by satisfing t_{RWL} , t_{CWL} , and t_{RAL} specifications.
- 15. Assumes tha $t_{LWAD} \le t_{LWAD}$ (max). If t_{LWAD} is greater than the maximum recommended value, t_{ALW} will be increased by the amount of the t_{IWAD} exceeds the value shown. Refer to Fig. 7.
- 16. t_{AHR} is specified to latch column address by the rising edge of \overline{RAS} .
- 17. Operation within t_{LWAD} (max) limit insures that t_{ALW} (max) can be met. t_{LWAD} (max) is specified as a refrence point only; if t_{LWAD} is greater than the specified t_{LWAD} (max) limit, then access time is controlled by t_{AA} .
- 18. t_{LWAD} (min) = t_{CAH} (min) + t_T .
- 19. Both t_{ws} (min) and t_{wh} (min) must be satisfied for a write cycle to avoid output confliction.
- 20. t_{WS} , t_{WH} and t_{RWD} are specified as a reference point only. If $t_{WS} \ge t_{WS}$ (min) and $tWH \ge tWH$ (min), the data output pin will remain High-Z state through entire cycle. If $t_{RWD} \ge t_{RWD}$ (min), the data output will contain data read from the selected cell.
- 21. For parify bit only.



Fig.3 - DERATING CURVE (Normal Cycle)

T.B.D.

Fig.4 - DERATING CURVE (Static Column Mode Cycle)

T.B.D.



























FUJITSU MB85237-10 MB85237-12









DESCRIPTION

Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85237 is composed of nine MB81C1002, and the memory selection of the each MB81C1002 consists of a 1024-by-1024 cell matrix. Operational modes of the device are shown in the FUNCTIONAL TRUTH TABLE below.

Address Inputs:

A total of twenty binary input address bits are required to decode any 9-bit of the 9,437,184 storage cells within the MB85237. Ten row address bits are established on the address input pins(A₀ to A₉) and latched with the Row Address Strobe, \overline{RAS} . All row addresses must be stable on or before the falling edge of \overline{RAS} . Since the flow through type address latches are used, address information at address pins are automatically latched as column address after $t_{RAH}(min) + t_T$. If $t_{RAD} \ge t_{RAD}(max)$, access time is t_{CAC} or t_{AA} , whichever occurs later. In case of write mode, all column addresses are latched with the Column Address Strobe, $\overline{CAS}/\overline{CAS}_8$, and must be stable on or before the falling edge of $\overline{CAS}/\overline{CAS}_8$.

Write Enable:

Read or Write mode is selected with the \overline{WE} inputs. A high on \overline{WE} selects read cycle and low selects write mode.

Data Input/Output:

1. Data Input;

In write cycle, the 9-bit data is written into the MB85237 during write cycle through each <u>DQ</u> and <u>D</u> pin. Each input data is strobed and latched by later falling edge of $\overline{CAS}/\overline{CAS}_8$ or \overline{WE} . In case of early write(\overline{CAS} controll write) cycle, data input is strobed by $\overline{CAS}/\overline{CAS}_8$, and setup and hold times are referenced to $\overline{CAS}/\overline{CAS}_8$.

2. Data Output;

The output buffers on each chip are three state TTL compatible with a fan out of 2 TTL loads. Output data has the same porality as input data. The outputs are in high impedance state until CAS and CAS₈ are brought low. In a read cycle, the output becomes valid within t_{RAC} from the falling edge of RAS when $t_{RCD}(max)$ is satisfied. In the meanwhile when either t_{RCD} or t_{RAD} , or both, are equal or greater than their maximum value, the output data becomes valid within t_{CAC} or t_{AA} whichever occurs later after falling edge of CAS/CAS₈. The data output remains valid until CAS and CAS₈ return to high.

Read Cycle:

The read cycle is executed by the falling edge of both \overline{RAS} and $\overline{CAS}/\overline{CAS}_8$, applying column addresses, and keeping \overline{WE} to high throughout the cycle. The row address are latched with \overline{RAS} . The valid data will appear at the DQ and Q pins after determined by $\overline{RAS}(t_{RAC})$, $\overline{CAS}(t_{CAC})$, or Column address input(t_{AA}). If t_{RCD} (\overline{RAS} to \overline{CAS} delay time) is greater than the specification, the access time is t_{CAC} . If t_{RAD} is greater than the specification, the access time of t_{OH} , and the DQ and Q pins return to the high impedance with t_{OH} . During this cycle, all column addresses must be held before \overline{RAS} is brought high with t_{AHR} .

Write Cycle:

The write cycle is executed by almost same manner as read cycle. The column addresses are latched with falling edge of $\frac{\overline{CAS}}{\overline{CAS}_8}$. The 9-bit data on DQ and D pins are also latched with the falling edge of $\overline{CAS}/\overline{CAS}_8$ and are written into memory. In addition, during write cycle, t_{RWL} , t_{CWL} , and t_{RAL} must be satisfied the specifications.



DESCRIPTION (Continued)

Static Column Mode Read Cycle:

The static column mode read cycle is executed after normal cycle with holding \overline{RAS} low, applying column address and $\overline{CAS}/\overline{CAS}_8$, and keeping \overline{WE} high. Since the row address during static column mode cycle is latched by normal cycle, the cycle time is reduced. During this mode, the access time is determined by t_{CAC} , or t_{AA} , whichever occur later. Any of the 1024 bits belonging to each internal row address can be accessed.

Static Column Mode Write Cycle:

The static column mode write cycle is executed by the same manner as static column mode read cycle except for the state of \overline{WE} . The data on each DQ and D are latched with the falling edge of $\overline{CAS}/\overline{CAS}_8$ and written into the memory. During this write cycle, two and twi must be satisfied. Any of 1024 bits belonging to each internal row address can be accessed.

Read-Modify-Write Cycle:

The read-modify-write cycle is permitted on parity chip, and is executed by changing WE high to low after the output data appears the Q pin. The input data on D pin is written into the same address as read out.

Static Column Mode Read-Modify-Write Cycle:

The static column mode read-modify-write cycle is also permitted on parity chip, and is executed by \overline{WE} low pulse. The WE must be brought low after t_{RWD} , t_{CWD} , and t_{AWD} to strobe output data.

Refresh:

The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, A_0 through A_8 except for A_9 , are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85237 also has three types of refresh modes below.

1. RAS-only Refresh;

The \overline{RAS} -only refresh is executed by keeping \overline{RAS} low, and $\overline{CAS}/\overline{CAS}_8$ remains high through the cycle. The row address to be refreshed is latched with the falling edge of \overline{RAS} . During this refresh, the data pins are kept high impedance state.

2. \overline{CAS} -before- \overline{RAS} Refresh;

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is executed by bringing $\overline{\text{CAS}}/\overline{\text{CAS}}_8$ low before $\overline{\text{RAS}}$ brought low. By this combination, the MB85237 executes $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh. The row address input is not necessary because it is generated internally.

3. Hidden Refresh;

The hidden refresh is executed by keeping $\overline{CAS}/\overline{CAS}_8$ low to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the \overline{CAS} and \overline{CAS}_8 are kept low continuously from previous cycle, followed refresh cycle should be \overline{CAS} -before- \overline{RAS} refresh.



Operation	Clock Input			Address Input		Data	Note
Mode	RAS	$\overline{CAS}(8)$	WE	Row	Column	I/0	
Standby	V _{IH}	VIH	х	x	x	High-Z	Cells are not refreshed.
Read (Normal)	V _{IL}	V _{IL}	v _{IH}	Valid	Valid	Output Valid	$t_{RCS} \ge t_{RCS} (min)$ $t_{RCH} \ge t_{RCH} (min)$
Read (Static Column)	V _{IL}	VIL	VIH	Valid	Valid	Output Valid	t _{RCS} ≥ t _{RCS} (min) Cells are not refreshed.
Write (Normal)	V _{IL}	V _{IL}	VIL	Vali d	Valid	Input Valid	$t_{WS} \ge t_{WS} (min)$ $t_{WH} \ge t_{WH} (min)$
Write (Static Coulmn)	VIL	V _{IL}	VIL	Vali d	Valid	Input Valid	t _{WS} ≥ t _{WS} (min) Cells are not refreshed.
RAS-only Refresh	VIL	VIH	х	Valid	x	High-Z	
CAS-before- RAS Refresh	V _{IL}	VIL	x	x	x	High-Z	t _{CSR} ≥ t _{CSR} (min)
Hidden Refresh	v _{IL}	VIL	VIH	x	x	Output Valid	Previous data is kept.

FUNCTIONAL TRUTH TABLE

Note: X Either V_{IH} or V_{IL} . * RAS puts V_{IH} at once.


PACKAGE DIMENSIONS







PACKAGE DIMENSIONS (Suffix: PJPB)





[•]262144×9 BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

MB85240-10 MB85240-12

December 1987 Edition 1.0

262,144 x 9 BIT CMOS STATIC COLUMN RANDOM ACCESS MEMORY

This Fujitsu MB85240 is a fully decoded, 262,144 words x 9 bits CMOS static column random access memory composed of nine 256k SCRAM chips (MB81C258x9). This module is designed for high speed, high performance applications such as main frame memory, buffer memory, and video memory, and for applications to battery backed-up systems where very low power dissipation and compact layout is required. The electrical characteristics of the MB85240 are quite same as the original MB81C258; each timing requirements are noncritical, and power supply tolerance is very wide. All inputs and outputs are TTL compatible.

- 262,144 x 9 SCRAM MODULE, 30-pin SIP and socket type
- Row Access Time (t_{RAC}) 100 ns max. (MB85240-10) 120 ns max. (MB85240-12)
- Random Cycle Time (t_{RC}) 200 ns min. (MB85240-10) 230 ns min. (MB85240-12)
- Address Access Time (t_{AA})
 45 ns max. (MB85240-10)
 55 ns max. (MB85240-12)
- Static Mode Cycle Time (t_{SC})
 50 ns min. (MB85240-10)
 60 ns min. (MB85240-12)
- Low Power Dissipation
 - 2970 mW max. (MB85240-10) 2475 mW max. (MB85240-12) 99 mW max. standby with TTL level input
 - 15 mW max. standby with CMOS level input
- +5V supply, ±10% tolerance
- 32ms/256 refresh cycles capability
- RAS-only, CAS-before-RAS and Hidden refresh capability

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1.0 to +7.0	v
Voltage on V_{CC} supply relative to V_{SS}	V _{cc}	-1.0 to +7.0	v
Storage temperature	T _{STG}	-55 to 125	°C
Power dissipation	PD	9.0	w
Short circuit output current	-	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

FUJITSU	MB85240-10
	MB85240-12



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A ₀ to A ₈	CINI		80	pF
Input Capacitance, RAS	C _{1N2}		88	pF
Input Capacitance, CAS	CIN3		70	pF
Input Capacitance, WE	C _{IN4}		49	pF
Input Capacitance, CAS ₈	C _{IN5}		11	pF
Input Capacitance, D ₈	C _{IN6}		7	pF
I/O Capacitance, DQ ₀ to DQ ₇	C _{DQ}		15	pF
Output Capacitance, Q ₈	Co		11	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	Vcc	4.5	5.0	5.5	V	
Supply Voltage	Vss	0	0	0	V	
Input High Voltage	ViH	2.4	-	6.5	V	0°C to +70°C*
Input Low Voltage	VIL	-1.0		0.8	V	

Note *: Ambient temperature is dependent on cycle time and cooling conditions.

See the derating curve Fig. 3 for normal cycle, and Fig. 4 for static mode cycle.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit
OPERATING/REFRESH CURRENT*	MB85240-10			540	m A
(RAS, CAS cycling; t _{RC} = min)	MB85240-12	CC1		450	
STANDBY CURRENT	TTL Level			18	mA
$(\overrightarrow{RAS}, \overrightarrow{CAS} = V_{IH})$	CMOS Level			2.7	
STATIC MODE OPERATING CURRENT* Average Power Supply Current	MB85240-10			360	0
$(\overline{RAS} = \overline{CAS} = V_{IL}, \overline{WE} \text{ or Address} = cycling; t_{SC} = min)$	MB85240-12	ICC3		315	mA
CAS-BEFORE-RAS REFRESH CURRENT* Average Power Supply Current	MB85240-10			495	mΔ
(RAS cycling, CAS -before-RAS refresh; t _{RC} = min)	MB85240-12	'CC4		405	
INPUT LEAKAGE CURRENT, ALL INPUTS ($V_{IN} = 0V$ to 5.5V, $V_{CC} = 5V$, $V_{SS} = 0V$, all other inputs not under test = 0V)		I _{I(L)1} (CAS ₈ , D ₈)	- 10	10	uΔ
		I _{I(L)2} (Others)	-30	30	μι
OUTPUT LEAKAGE CURRENT Each output is high impedance (Data is disable, $V_{OUT} = 0V$ to 5.5V)		1 _{0(L)}	-10	10	μΑ
OUTPUT LEVELS Output High Voltage (I _{OH} = -5 mA) Output Low Voltage (I _{OL} = 4.2 mA)		V _{он} V _{о∟}	2.4	0.4	v

Note 1): I_{CC} is dependent on the output loading and cycle time. Output pins are open.

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Note 1, 2

		MB8	5240-10	MB85	:40-12	
Parameter NOTE	Symbol	Min	Max	Min	Max	Unit
Time between Refresh	t _{REF}	-	32		32	ms
Random Read/Write Cycle Time	t _{RC}	200	-	230	-	ns
Read-Modify-Write Cycle Time	t _{RWC}	245	-	285	-	ns
Access Time from RAS 25	t _{RAC}	-	100	-	120	ns
Access Time from CAS	^t cac	_	25		30	ns
Output Buffer Turn Off Delay Time	t _{off}	0	25	0	25	ns
Transition Time	tī	3	50	3	50	ns
Column Address Access Time 4 5	t _{AA}	-	45	_	55	ns
Output Hold Time from Column Address Change	^t аон	5	-	5	_	ns
Access Time from WE Precharge 15	t _{WPA}	-	25	_	30	ns
Access Time Relative to Last Write 6 15	t _{ALW}	-	90		110	ns
Write latched Output Hold Time 15	t _{woн}	0		0	-	ns
RAS Precharge Time	t _{RP}	90	-	100	-	ns
RAS Pulse Width	t _{RAS}	65	100000	75	100000	ns
RAS Hold Time	t _{RSH}	25	-	30	-	ns
CAS Pulse Width (Read)	t _{CAS}	25	100000	30	100000	ns
CAS Pulse Width (Write)	t _{CAS}	15	100000	20	100000	ns
CAS Hold Time (Read)	t _{CSH}	100		120	_	ns
CAS Hold Time (Write)	t _{CSH}	80		95	-	ns
RAS to CAS Delay Time	t _{RCD}	25	75	25	90	ns
CAS to RAS Set Up Time	t _{CRS}	20	-	25	-	ns
Row Address Set Up Time	t _{ASR}	0		0		ns
Row Address Hold Time	t _{RAH}	15	_	15		ns
Column Address Set Up Time 7	t _{ASC}	0	-	0	-	ns
Column Address Hold Time 7	t _{CAH}	20	-	25	-	ns
RAS to Column Address Delay Time 89	t _{RAD}	20	55	20	65	ns
Column Address Hold Time Reference to RAS	t _{AR}	100		120	_	ns
Write Address Hold Time Referenced to RAS	t _{awr}	80	_	90	-	ns

MB85240-10	FUJITSU
MB85240-12	

AC CHARACTERISTICS (Cont'd) (Recommended operating conditions unless otherwise noted.) Note 1,2

Description NOTE		MB85	240-10	MB85	240-12	
Parameter NOTE	Symbol	Min	Max	Min	Max	Unit
Read Address to RAS Lead Time	t _{RAL}	45	-	55	-	ns
Column Address Hold Time Referenced to RAS Rising Time	t _{AHR}	15	-	15	-	ns
Last Write to Column Address 11 12 15 Delay Time	tlwad	25	45	30	55	ns
Column Address Hold Time Referenced to Last Write	t _{ahlw}	90	_	110	-	ns
Read Command Set Up Time Referenced to CAS	t _{RCS}	0	-	0	-	ns
Read Command Hold Time Referenced to RAS	t _{RRH}	10	-	10	-	ns
Read Command Hold Time Referenced to CAS	t _{RCH}	0	-	0	-	ns
WE Pulse Width	t _{WP}	15	-	20	-	ns
WE Inactive Time	twi	15	-	20	-	ns
Write Command Hold Time	twcH	15	-	20	-	ns
Write Command to RAS Lead Time	t _{RWL}	25	-	30	-	ns
Write Command to CAS Lead Time 15	t _{cwl}	25	-	30	-	ns
RAS to WE Delay Time 14 15	t _{RWD}	100	-	120	-	ns
CAS to WE Delay Time 15	t _{CWD}	25	-	30	-	ns
Column Address to WE Delay Time 15	t _{AWD}	45	-	55	-	ns
RAS to Second Write Delay Time	t _{RSWD}	105	-	125	-	ns
Wri <u>te C</u> ommand Hold Time Referenced to RAS	twcr	80	-	95	-	ns
Write Set Up Time for Output Disable 14	tws	0	-	0	-	ns
Write Hold Time for Output Disable 14	twn	0	-	0	-	ns
D _{IN} Set Up Time	t _{DS}	0	-	0	-	ns
D _{IN} Hold Time	t _{DH}	20	-	25	-	ns
D _{IN} Hold Time Reference to RAS	t _{DHR}	80	-	90	-	ns
Refresh Set Up Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCS}	20	_	25	_	ns



AC CHARACTERISTICS (Cont'd)

(Recommended operating conditions unless otherwise noted.) Note 1, 2

Paramoter NOTES	Symbol	MB852		MB85240-12		Unit
ralameter 10723	Symbol	Min	Max	Min	Max	Omt
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCH}	20	_	25		ns
CAS Precharge Time (CAS-before-RAS cycle)	t _{CPR}	20	-	25	-	ns
RAS Precharge Time to CAS Active Time (Refresh cycles)	t _{RPC}	20	_	20	-	ns
Static Mode Read/Write Cycle Time	t _{sc}	50	_	60	_	ns
Static Mode Read-Modify-Write Cycle Time	tsrwc	95		115	-	ns
Static Mode \overline{CAS} Precharge Time	t _{CP}	15	-	20	-	ns

NOTES:

- An Initial pause ($\overline{RAS} = \overline{CAS} = V_{IH}$) of 200 μ s is required after power-up followed by any 8 \overline{RAS} -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} -before- \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
- **2** AC characteristics assume $t_T = 5ns$, $V_{IN} = 0V$ to 3V, $V_{IH} = 2.4V$, $V_{IL} = 0.8V$, $V_{OH} = 2.4V$, and $V_{OL} = 0.4V$.
- **B** Assumes that $t_{RAD} \le t_{RAD}$ (max). If t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RAD} exceeds the value shown.
- 4 Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- Measured with a load equivalent to 2 TTL loads and 100pF.
- **G** Assumes that $t_{LWAD} \le t_{LWAD}$ (max). If t_{LWAD} is greater than the maximum recommended value shown in this table, t_{ALW} will be increased by the amount that t_{LWAD} exceeds the value shown.
- Write Cycle Only.

- Coperation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled by t_{AA} .
- $\mathbf{9} t_{\mathsf{RAS}} (\mathsf{min}) = t_{\mathsf{RAH}} (\mathsf{min}) + t_{\mathsf{T}} (t_{\mathsf{T}} = 5\mathsf{ns})$
- t t_{AHR} is specified to latch column address by the rising edge of RAS.
- **1** Operation within the t_{LWAD} (max) limit insures that t_{ALW} (max) can be met. t_{LWAD} (max) is specified as a reference point only; if t_{LWAD} is greater than the specified t_{LWAD} (max) limit, then access time is controlled by t_{AA} .
- 12 t_{LWAD} (min) = t_{AHW} (min) + t_T (t_T = 5ns)
- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 12 t_{WS} , t_{WH} , and t_{RWD} are specified as a reference point only. If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), the data output pin will remain High-Z state throughout entire cycle. It $t_{RWD} \ge t_{RWD}$ (min). The data output will contain data read from the selected cell.
- 15 Parity bit only.

MB85240-10	FUJITSU
MB85240-12	



*; If $t_{RAD} \ge t_{RAD}$ (max), access time is t_{AA}



*; If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), D_{OUT} is high-Z.

FUJITSU	MB85240-10
	MB85240-12



valid Data.

MB85240-10	FUJITSU
MB85240-12	



^{*;} If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), D_{OUT} is high-Z.



FUJITSU MB85240-10 MB85240-12



*; Only for parity bit.



MB85240-10	FUJITSU
MB85240-12	





RAS	\overline{CAS} and \overline{CAS}_8	WE	DQ_0 to DQ_7 , D_8 and Q_8	Function
н	н	Don't Care	High-Z	Standby
L	L	н	Valid Data Out ¹⁾	Ready cycle
L	L	L	Valid Data In ²⁾	Write cycle
L	L ³⁾	Don't Care	High-Z	CAS-before RAS Refresh cycle
L	н	Don't Care	High-Z	RAS-only Refresh cycle
L	H (<u>CAS</u>) L (<u>CAS</u> 8)	H → L ⁴⁾	High-Z (DQ ₀ to DQ ₇) Valid Data In (D ₈) Valid Data Out (Q ₈)	RAS-only Refresh cycle (Except for Pairyt bit) Read-Write/Read-Modify-Write (Parity bit)

FUNCTIONAL TRUTH TABLE

Notes: 1): DQ Pins are output mode.

2): DQ pins are input mode.

3): $t_{FCS} \ge t_{FCS}$ (min)

4): $t_{CWD} \ge t_{CWD}$ (min)

MB85240-10 FUJITSU MB85240-12

DESCRIPTION

Address Inputs:

A total of eighteen binary input address bits are required to decode any one of the 262,144 storage cells within each MB81C258. Nine row address bits are established on the address input pins $(A_0 \text{ to } A_8)$ and latched with the Row Address Strobe (RAS). The nine column address bits are established on the address input pins (Ao to Aa) after the Row Address Hold Time (tRAH) has been satisfied. In read cycle, the column address are not latched by the Column Address Strobe (CAS), so the column address must be stable until the output becomes valid. In write cycle, the column address are latched by the later falling edge of CAS or WE.

Write Enable:

Read or Write cycle is selected with the \overline{WE} inputs. A high on \overline{WE} selects read cycle and low selects write cycle. The write operation is asserted on the later falling edge of \overline{CAS} or \overline{WE} (Both \overline{CAS} and \overline{WE} are low). The time period of the write operation is determined by internal circuit, thus next write operation will be inhibited during the write operation.

Data Input:

Data is written into the MB85240 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of \overline{CAS} or \overline{WE} .

Data Output:

Each output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. Each output is in high impedance state until \overline{CAS} is brought low. In a read cycle, the access time is determined by the following conditions:

1. t_{RAC} from the falling edge of \overline{RAS} . 2. t_{AA} from the column address inputs. 3. t_{CAC} from the falling edge of \overline{CAS} . When both t_{RCD} and t_{RAD} satisfy their maximum limits, $t_{RAC} = t_{RCD} + t_{CAC}$ or $t_{RAC} = t_{RAD} + t_{AA}$.

Data outputs remain valid while the column address inputs are kept constant. However, when CAS goes high, the output returns to high impedance state.

Static Mode:

The static mode operation allows continuous read, write, or read-modifywrite cycle within a row by applying new column address. In the static mode, CAS can be kept low throughout static mode operation. The following four cycles are allowed in the static mode. 1. Static mode read cycle:

In a static mode read cycle, the access time is $t_{\rm RAC}$ from the falling edge of RAS or $t_{\rm AA}$ from the column address input. The data remains valid for a time $t_{\rm AOH}$ after the column address is changed.

 Static mode write cycle; In a static mode write cycle, the data is written into the cell triggered by

the later falling edge of \overrightarrow{CAS} or \overrightarrow{WE} . If both t_{WS} and t_{WH} are greater than their minimum limits, the data output pin is kept high impedance state through the static mode write cycle.

- Static mode read-modify-write cycle; In the static mode read-modify-write cycle, WE goes low after t_{AWD} from the column address inputs and t_{CWD} from the falling edge of CAS. The data and column address inputs are strobed and latched by the falling edge a of WE.
- Static mode mixed cycle; In the static mode, read, write, and read-modify-write cycles can be mixed in any order.

In the next read cycle of static mode write cycle or read-modify-write cycle, the access time is determined by the following conditions.

1. $t_{A \perp W}$ from the later falling edge of \overline{CAS} or \overline{WE} at previous write cycle.

- 2. t_{AA} from the column address inputs. 3. t_{WPA} from the rising edge of \overline{WE} at
- the read cycle. 4. the from the falling adapt of \overline{CAS}
- 4. t_{CAC} from the falling edge of \overline{CAS} .

Refresh:

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row addresses $(A_0 \text{ to } A_7)$ at least every 32ms.

The MB85240 offers the following three types of refresh.

1. RAS-only refresh;

The RAS-only refresh avoids any output during refresh because each output buffer is high impedance state due to \overline{CAS} high. Strobing of each 256 row address (A₀ to A₇) with \overline{RAS} will cause all bits in each row to be refreshed. During \overline{RAS} -only refresh cycle, either V_{IH} or V_{IL} is permitted to A₈.

2. CAS-before-RAS refresh;

 $\label{eq:cases} \hline CAS-before-\overline{RAS} refreshing available on the MB85240 offers an alternate refresh method. If <math display="inline">\overline{CAS}$ is held low for the specified period (t_{FCS}) before \overline{RAS} goes low, on chip refresh control clock generator and the internal refresh address counter are enabled, and an internal refresh operation is executed. After the refresh operation, the refresh address counter is automatically incremented in preparation for the next \overline{CAS} -before \overline{RAS} refresh.

3. Hidden refresh;

A hidden refresh cycle will be executed while maintaining latest valid output datas at the DQ pins by extending the \overline{CAS} low time. For the MB85240, a hidden refresh cycle is \overline{CAS} -before \overline{RAS} refresh. The internal refresh address counter provides the refresh address, as in a normal \overline{CAS} -before \overline{RAS} refresh cycle.

Notice for using MB8520

The MB85240 is a SIP (Single-In-Line-Package) module which is composed of nine MB81C258 DRAMs housed in plastic LCC, and assembled on the epoxy printed circuit board. Generally the multilayer PCB board has large wiring capacitance. This disadvantage causes relatively noise induction between signal lines and power supply lines (V_{SS} or V_{CC}).

Furthermore, as the MB85240 is a very high-speed memory, the timing windows to strobe address WE and $D_{\rm IN}$ signals are very short (Approx. 10ns). Therefore, it is very sensitive even to very sharp noise.

From the above reasons, special care should be taken for use the MB85240. The following notices are recommended;



DESCRIPTION

- 1. Provide a externally capacitor of approx. a few μ F each module, the MB85240 has the nine decoupling capacitors (0.22 μ F on each SCRAM 0.22 μ F x 9).
- 2. Remove noise, riging, overshoot and undershoot from the address, clocks

and DQ lines, so that the MB85240 won't latch wrong signals due to the noise induction between signal lines and between signal and power supply lines.

3. Keep enough timing margin and remove critical timing in the board design, to avoid the problem mentioned in the above item 2.

 Provide an appropriate dumping if necessary, to avoid excessive overshoot or undershoot on the TTL input waveforms.



MB85240-10	FUJITSU
MB05240-12	

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS





: DATA SHEET 🗆

MB85254-80 / -10 / -12 CMOS 512K x 40 DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85254 is a fully decoded, CMOS dynamic random access memory module consists of twenty MB81C1000 devices, the MB85254 is optimized for those applications requiring high speed, high performance, large momory storage, and high density in ECC (Error Checking and Correction) memory organizations.

- Organization : 524,288 words x 40 bit
- Memory : MB81C1000, 20 pcs
- MAS Access time : 80ns max. (MB85254-80) 100ns max. (MB85254-10) 120ns max. (MB85254-12)
- CAS Access time : 25ns max. (MB85254-80) 30ns max. (MB85254-10) 35ns max. (MB85254-12)
- Column Address Access time : 45ns max. (MB85254-80) 50ns max. (MB85254-10) 60ns max. (MB85254-12)

- Active Power : 3.960mW max. (MB85254-80) 3.410mW max. (MB85254-10) 2.860mW max. (MB85254-12)
- Standby : 220mW max. (CMOS Level) 110mW max. (TTL Level)
- Single +5V supply ±10% torelance
- TTL compatible I/O
- Decoupling Capacitor : 0.22µF, 20 pcs
- JEDEC Standard 72-pin SIMM Package Outline

•	NARY
RELIM	
Pro	
MSS-7	2P-Pxx
PIN ASSIC	
DQ0 2 1 VSS DQ2 3 DQ1 DQ2 4 5 DQ3	I
DQ4 6 7 DQ5 DQ6 8 9 DQ7	
A1 12 11 A0 A3 14 13 A2	
A5 16 17 VSS DQ8 18 17 VSS	
DQ10 20 19 DQ19 DQ12 22 21 DQ11 DQ12 22 23 DQ13	
DQ14 24 25 DQ15 VCC 26 27 A6	
NC 30 29 A8 NC 30 31 VSS NC 32 31 VSS	
DQ17 34 35 DQ18 DQ19 36 35 DQ18	
DO21 28 37 DQ20	
DQ23 40 39 DQ22 DQ23 40 41 NC VSS 42 41 NC	
/OE1 44 43 /OE0 /WE1 46 45 /WE0 /WE1 46 47 VCC	
DQ24 48 49 DQ25 DQ26 50 51 DQ27	
DQ28 52 53 DQ29 DQ30 54 55 DQ31	
/RAS1 58 59 /CAS0 /CAS1 60 51 //CAS0	
DQ32 62 63 DQ33 DQ34 64 65 DQ35	
DQ36 66 67 DQ37 DQ38 68 67 DQ39	
VSS 72 71 NC	

ABSOLUTE MAXIMUM RATINGS (See NOTE.)

	and the second		the second se
Rating	Symbol	Value	Unit
Supply Voltage	vcc	-1.0 to +7.0	v
Input Voltage	VIN	-1.0 to +7.0	v
Output Voltage	VOUT	-0.5 to + 7.0	v
Short Circuit Output Current	ЮЛТ	±50	mA
Power Dissipation	PD	20.0	w
Storage Temperature	TSTG	-45 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGES are exceeded. Functioncal operation should be restricted to the conditions as detailed in the operationcal sections of this data sheet. Exposure to absolute maximu rating conditions for exteded period may affect devise reliability.

Copyright © 1989 by FUJITSU LIMITED

This device contains circuitry to protect the inputs against damage due to static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rede voltages to this high impedance circuit. MB85254-10 MB85254-12



PACKAGE DIMENSIONS

(Suffix : PJPBK)





1M x 8 DRAM MODULE

MB85260-10

MB85260-12

1,048,576 x 8 BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85260 is a fully decoded, dynamic CMOS random access memory module with eight MB81C1000, in 26-pin SOJ packages, and eight .22µF decoupling capacitor under the each memory, mounted on a low profile 30-pin SIP module. Organized as 1,048,576 x 8-bit words, the MB85260 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85260 are the same as the MB81C1000 devices which feature a Fast Page mode operation.

•	1,048,576 x 8 DRAM, 30-pin SIP
٠	Row access time (tpac):
	100 ns max. (MB85260-10)
	120 ns max. (MB85260-12)
٠	Cycle time (tpc):
	180 ns min. (MB85260-10)
	210 ns max. (MB85260-12)
٠	Column access time (trac):
	30 ns max. (MB85260-10)
	35 ns max. (MB85260-12)
٠	Fast Page mode cycle time (tpc):
	60 ns max. (MB85260-10)
	70 ns max. (MB85260-12)
٠	Dual +5V supply, ±10% tolerance
٠	Low power:
	Active = 2640 mW max. (MB85260-10)
	2200 mW max. (MB85260-12)
	Standby = 44 mW max. (CMOS level)
٠	Refresh:
	- 8.2 ms / 512 refresh cycle
	- "RAS-only", "CAS-before-RAS" and "Hidden"
	refresh capabilities
٠	TIL compatible inputs and outputs

- Leaded and Leadless type are available.
- JEDEC standard (30-pin SIP) pin assignment

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	VIN, VOUT	-1 to +7	V
Voltage on V _{CC} supply relative to V _{SS}	V _{cc}	-1 to +7	V
Storage temperature	T _{STG}	-55 to 125	°C
Power dissipation	Po	9.0	w
Short circuit output current	- 1	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. TS033-A882 Feb. 1988

PLASTIC PACKAGE

MSP-30P-P06



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A9	CINI	-	TBD	pF
Input Capacitance, RAS	C _{IN2}		TBD	pF
Input Capacitance, CAS	C _{IN3}	-	TBD	pF
Input Capacitance, WE	C _{IN4}	-	TBD	pF
I/O Capacitance, DQO to DQ7	C _{DQ}	-	TBD	pF



RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol		Unit		
	bymbol	Min	Тур	Max	01110
Supply Voltage	V _{CC} V _{SS}	4.5 0	5.0 0	5.5 0	V V
Input High Level, all inputs	VIH	2.4		6.5	v
Input Low Level, all inputs all DQs	V _{IL1} V _{IL2}	-2.0 $-1.0*^{1}$		0.8 0.8	V V
Operating Temperature Range	TA	0	25	70* ²	°C

Note: $*^1$ The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20ns at the -1.5V level.

*² Maximum ambient temperature is permissible under certain conditions.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter (conditions)		Symbol	Value			Unit
		Dymbol	Min	Тур	Max	
OPERATING CURRENT*	MB85260-10	Teer			480	mΔ
(RAS, CAS cycling;t _{RC} =min.)	MB85260-12	+CC1			400	IIIZA
STANDBY CURRENT	ANDBY CURRENT TTL level	т			16	
$(RAS = CAS = V_{IH})$	CMOS level	¹ CC2			8	ША
REFRESH CURRENT 1	MB85260-10	Τ			440	
(CAS=V _{IH} , RAS=min cycling)	S=min cycling) MB85260-12	¹ CC3			360	шА
FAST PAGE MODE CURRENT	FAST PAGE MODE CURRENT MB85260-10	т			320	
(RAS=V _{IL} , CAS=cycling, t _{SC} =min)	MB85260-12	¹ CC4			264	ша
REFRESH CURRENT 2	MB85260-10	T			440	mA
(CAS-before-RAS; t _{RC} =min)	MB85260-12	¹ CC5			360	ша
INPUT LEAKAGE CURRENT		I _{IL1}	-30		30	μA
OUTPUT LEAKAGE CURRENT		IOL	-10		10	μA
OUTPUT HIGH LEVEL (I _{OH} =-5mA)		V _{OH}	2.4			v
OUTPUT LOW LEVEL (I _{OL} =4.2mA)		VOL			0.4	v

Note: * $I_{\rm CC}$ is dependent on output loading and cycle rates. Specified values are obtained with the output open.



AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

Dementer	0 1 1	MB852	60-10	MB85260-12		Unit
NOTES	Symbol	Min	Max	Min	Max	Unit
Time Between Refresh	t _{REF}		8.2		8.2	ms
Random Read/Write Cycle Time	t _{RC}	180		210		ns
4						
Access Time from RAS 5,8	tRAC		100		120	ns
Access Time from CAS 6,8	t _{CAC}		30		35	ns
Access Time from Column	tAA		50		60	ns
Address 7,8						
Output Data Hold Time	tOH	7		7		ns
Output Buffer Turn On Delay	TON	5		5		ns
Time	+					
Output Buffer Turn Off Delay	LOFE		25		25	ns
l'ime 9	+			-		
Input Transition Time		3	50	3	50	ns
RAS Precharge Time		/0	10000	80	10000	ns
RAS Pulse Width	L RAS	100	100000	120	100000	ns
RAS Hold Time	URSH E	30		35		ns
CAS to RAS Precharge Time	CRP	0		0		ns
RAS to CAS Delay Time 10,1	L CRCD	25	70	25	85	ns
CAS Pulse Width	CAS	30		35		ns
CAS Hold Time	^L CSH	100		120		ns
CAS Precharge Time	CPN	15		15		ns
(CAS-before-RAS Refresh)	+					
Row Address Setup Time	LASR	0		0		ns
Row Address Hold Time	CRAH	15		15		ns
Column Address Setup Time	LASC	0		0		ns
Column Address Setup Time	CAH	15		20		ns
RAS to Column Address Delay	^L RAD	20	50	20	60	ns
Time 12	+ + + + + + + + + + + + + + + + + + + +			(0)		
Column Address to RAS Lead	CRAL	50		60		ns
	than	ļ				
Read Command Setup Time	CRCS	0		0	+	ns
Read Command Hold Time	CRRH	0		0.		ns
Referenced to KAS 13	there					
Read Command Hold lime	CRCH	0		U		ns
Referenced to CAS 15	tuce		+			
Write Command Setup lime 14	tucu	15		20		
Write command hold lime	tup	15	+	20		
Write Command to PAS Load	t Dur	25		20		
Time	- KWL	25		50		115
Write Command to CAS Load	town	20		25	+	
Time	-CMT	20		25		115
DIN Setup Time	tng	1 0		0		ng
DIN Hold Time	t _{DH}	15		20		ng
RAS Precharge Time to CAS	tppc	15		0		
Active Time (Refresh Cycles)	ALC .		1			115
CAS Setup Time for CAS-before-	tCSP	1 0		0		ns
RAS Refresh				l ŭ		1
CAS Hold Time for CAS-before-	t _{CHR}	15		20		ns
RAS Refresh						

AC CHARACTERISTICS (Cont'd)

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

Parameter	Symbol	MB85260-10		MB85260-12		Unit	
NOTE	S Symbol	Min	Max	Min	Max	Unit	
Fast Page Mode Read/Write 4	t _{PC}	60		70		ns	
Cycle Time							
Access Time from CAS Precharge	tCPA		60		70	ns	
	15						
Fast Page Mode CAS Precharge	t _{CP}	15		15		ns	
Time							

NOTES:

- 1. An initial pause ($\overline{RAS}=CAS=V_{IH}$) of 200µs is required after power-up followed by any 8 \overline{RAS} -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} -before- \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
- 2. AC characteristics assume t_T=5ns
- 3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{II} (max).
- The minimum cycle time depends upon the ambient temperature and cooling condition. See Fig. 3 and 4.
- 5. Assumes that $t_{RCD} \leq t_{RCD}(max)$ and $t_{RAD} \leq t_{RAD}(max)$. If t_{RCD} (or t_{RAD}) is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} (or t_{RAD}) exceeds the value shown. Refer to Fig. 5 and 6.
- 6. If $t_{RCD} \ge t_{RCD}(max)$ and $t_{ASC} \ge t_{RCD}(max) t_{RAD}(max)$, access time is t_{CAC} .
- 7. If $t_{RAD} \ge t_{RAD}(max)$, access time is t_{AA} .
- 8. Measured with a load equivalent to two TTL loads and 100 pF.
- 9. t_{OFF} is specified that output buffer changes to high impedance state.
- 10. Operation within the $t_{RCD}(max)$ limit insures that $t_{RAC}(max)$ can be met. $t_{RCD}(max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(max)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- 11. t_{RCD} (min) = t_{RAH} (min) + $2t_T$ + t_{ASC} (min).
- 12. Operation within the $t_{RAD}(max)$ limit insures that $t_{RAC}(max)$ can be met. $t_{RAD}(max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(max)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 14. t_{WCS} is specified as a reference point only and must be satisfied for a write cycle.
- 15. t_{CPA} is access time from the selection of a new column address (that is caused by changing \overline{CAS} from Low to High.). Therefore, if t_{CP} is short, t_{CAC} is longer than $t_{CAC}(max)$.







60 80 100 120 t_{RAD} (ns)

0 60 80 t_{RCD} (ns)

20 40 60







FUJITSU	MB85260-10
	MB85260-12





5-100

FUJITSU	MB85260-10
	MB85260-12











DESCRIPTION

Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85260 is composed of eight MB81C1000, and the memory selection of the each MB81C1000 consists of a 1024-by-1024 cell matrix. Operational modes of the device are shown in the FUNCTIONAL TRUTH TABLE below.

Address Inputs:

A total of twenty binary input address bits are required to decode any 8-bit of the 8,388,608 storage cells within the MB85260. Ten row address bits are established on the address input pins (A₀ to A₉) and latched with the Row Address Strobe, \overline{RAS} . The ten column address bits are established on the address input pins (A₀ to A₉) and latched with the Column Address Strobe, \overline{CAS} . All row and column addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} , respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after $t_{RAH}(\min)+t_T$. Therefore, to get valid data within t_{RAC} , it is necessary to apply column address within $t_{RAD}(\max)$. If $t_{RAD} \geq t_{RAD}(\max)$, access time is t_{CAC} or t_{AA} whichever occurs later.

Write Enable:

Read or Write mode is selected with the $\overline{\text{WE}}$ inputs. A high on $\overline{\text{WE}}$ selects read cycle and low selects write mode.

Data Input/Output:

1. Data Input;

The 8-bit data is written into the MB85260 during write cycle through each DQ pin. In write cycle, $\overline{\text{WE}}$ must be brought to low before falling edge of $\overline{\text{CAS}}$. Each input data is strobed and latched by falling edge of $\overline{\text{CAS}}$, and setup and hold times are referenced to $\overline{\text{CAS}}$.

2. Data Output;

The output buffers on each chip are three state TTL compatible with a fan out of 2 TTL loads. Output data has the same porality as input data. The outputs are in high impedance state until CAS is brought low. In a read cycle, the output becomes valid within t_{RAC} from the falling edge of RAS when $t_{RCD}(max)$ and $t_{RAD}(max)$ are satisfied. In the meanwhile when either t_{RCD} or t_{RAD} , or both, are greater than their maximum value, the output data <u>becomes</u> valid within t_{CAC} or t_{AA} whichever occur later after falling edge of CAS. The data output remains valid until CAS returns to high.

Read Cycle:

The read cycle is executed by keeping both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, and keeping $\overline{\text{WE}}$ to high throughout the cycle. The row and column addresses are latched with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, respectively. The valid data will appear at the DQ pins after determined by t_{RAC} , t_{CAC} , or t_{AA} . If t_{RCD} is greater than the specification, the access time is t_{CAC} . If t_{RAD} is greater than the specification, the access time is t_{CAC} . If t_{RAD} is greater than the specification, the access time is t_{CAC} . The output data becomes invalid after $\overline{\text{CAS}}$ is brought high, with a delay time of t_{OH} , and the DQ pins return to the high impedance with t_{OFF} .

Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of $\overline{\text{WE}}$. The 8-bit data on DQ pins are latched with the falling edge of $\overline{\text{CAS}}$ and written into memory. In addition, during write cycle, t_{RWL} , t_{CWL} , and t_{RAL} must be satisfied the specifications.



DESCRIPTION (Continued)

Fast Page Mode Read Cycle:

The fast page mode read cycle is executed after normal cycle with holding $\overline{\text{RAS}}$ low, applying column address and $\overline{\text{CAS}}$, and keeping $\overline{\text{WE}}$ high. Since the row address during fast page mode cycle is latched by normal cycle, the cycle time is reduced. During this mode, the access time is t_{CAC} , t_{AA} , or t_{CPA} , whichever occur later. Any of each 1024 bits belonging to the internal row addresses can be accessed.

Fast Page Mode Write Cycle:

The fast page mode write cycle is executed by the same manner as fast page mode read cycle except for the state of \overline{WE} . The data on each DQ pins are latched with the falling edge of \overline{CAS} and written into the memory. During this write cycle, t_{CWL} must be satisfied. Any of each 1024 bits belonging to the internal row addresses can be written into data within one \overline{RAS} cycle.

Refresh:

The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, A_0 through A_8 except for A_9 , are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85260 also has three types of refresh modes below.

1. RAS-only Refresh;

The \overline{RAS} -only refresh is executed by keeping \overline{RAS} low, and \overline{CAS} remains high through the cycle. The row address to be refreshed is latched with the falling edge of \overline{RAS} . During this refresh, the data pins are kept high impedance state.

2. CAS-before-RAS Refresh;

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is executed by bringing $\overline{\text{CAS}}$ low before $\overline{\text{RAS}}$ brought low. By this combination, the MB85260 executes $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh. The row address input is not necessary because it is generated internally. This internal row address counter is incremented automatically after every $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is done.

3. Hidden Refresh;

The hidden refresh is executed by keeping \overline{CAS} low to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the \overline{CAS} is kept low continuously from the previous cycle, followed refresh cycle should be \overline{CAS} -before- \overline{RAS} refresh.

FUJITSU	MB85260-10
	MB82260-12

and the second								
Operation	Clock Input			Address Input		Data	Note	
Mode	RAS	CAS	WE	Row	Column	I/O		
Standby	VIH	V _{IH}	х	x	х	High-Z	Cells are not refreshed.	
Read (Normal)	VIL	VIL	VIH	Valid	Valid	Output Valid	t _{RCS} ≥ t _{RCS} (min)	
Read (Fast Page)	VIL	V _{IL} .	VIH	Valid	Valid	Output Valid	t _{RCS} ≥ t _{RCS} (min) Cells are not refreshed.	
Write (Normal)	VIL	VIL	v _{IL}	Valid	Valid	Input Valid	t _{WCS} ≥ t _{WCS} (min)	
Write (Fast Page)	VIL	VIL	VIL	Valid	Valid	Input Valid	t _{WCS} ≥ t _{WCS} (min) Cells are not refreshed.	
RAS-only Refresh	VIL	VIH	x	Valid	x	High-Z		
$\frac{\overline{CAS}}{RAS} - before - RAS Refresh$	VIL	VIL	x	x	x	High-Z	$t_{CSR} \ge t_{CSR} (min)$	
Hidden Refresh	v _{il}	VIL	VIH	x	x	Output Valid	Previous data is kept.	

FUNCTIONAL TRUTH TABLE

Note: X; Either V_{IH} or V_{IL} . *; RAS puts V_{IH} at once.
FUJITSU MB85260-10 MB85260-12

PACKAGE DIMENSIONS (Suffix: PJPS)





MB85265-10 MB85265-12

IM WORDS x 9-BIT HIGH SPEED CMOS DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85265 is a fully decoded, CMOS dynamic random access memory module consists of nine MB81C1000 devices, the MB85265 is optimized for those applications requiring high speed, high performance, large momory storage, and high density.

- Organization : 1,048,576 words x 9 bit
- Memory : MB81C1000, 9 pcs
- RAS Access time (t RAC): 100ns max. (MB85265-10) 120ns max. (MB85265-12)
- CAS Access time (t CAC) : 30ns max. (MB85265-10) 35ns max. (MB85265-12)
- Column Address Access time (t AA) : 100ns max. (MB85265-10) 120ns max. (MB85265-12)
- Fast Page Mode Cycle time (t PC): 60ns max. (MB85265-10) 70ns max. (MB85265-12)

- Low power :
 - Active
 2970mW max. (MB85265-10)

 2475mW max. (MB85265-12)

 Standby
 49.5mW max. (CMOS level)

 247.5mW max. (TTL level)
- Refresh :
 - 8.2ms / 512 refresh cycle - "RAS-only", "CAS-before-RAS", and "Hidden" refresh capability
- Fast Page Mode Read and Write capability
- Decoupling Capacitor : 0.22µF, 9 pcs
- JEDEC Standard 30-pin SIP Package

Rating	Symbol	Value	Unit
Supply Voltage	VCC	-0.5 to +7.0	v
Input Voltage	VIN	-3.5 to +7.0	v
Output Voltage	VOUT	-0.5 to + 7.0	v
Short Circuit Output Voltage	IOUT	±20	mA
Power Dissipation	PD	9.0	w
Temperature under Bias	TBIAS	-10 to +85	°C
Storage Temperature	TSTG	-45 to +125	°C

ABSOLUTE MAXIMUM RATINGS (See NOTE.)

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGES are exceeded. Functioncal operation should be restricted to the conditions as detailed in the operationcal sections of this data sheet. Exposure to absolute maximu rating conditions for exteded period may affect devise reliability.



This device contains circuitry to protect the inputs against damage due to static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum reted voltages to this high impedance circuit.

PACKAGE DIMENSIONS

(Suffix : PJPS)



Section 6

Quality and Reliability — At a Glance

Page

- 6--3 6--4 Quality Control at Fujitsu Quality Control Processes at Fujitsu

Dynamic RAM Data Book

Quality Control at Fujitsu

Built-in Quality and Reliability

Fujitsu's integrated circuits work. The reason they work is Fujitsu's single-minded approach to built-in quality and reliability, and its dedication to providing components and systems that meet exacting requirements allowing no room for failure.

Fujitsu's philosophy is to build quality and reliability into every step of the manufacturing process. Each design and process is scrutinized by individuals and teams of professionals dedicated to perfection.

The quest for perfection does not end when the product leaves the Fujitsu factory. It extends to the customer's factory as well, where integrated circuits are subsystems of the customer's final product. Fujitsu emphasizes meticulous interaction between the individuals who design, manufacture, evaluate, sell, and use its products.

Quality control for all Fujitsu products is an integrated process that crosses all lines of the manufacturing cycle. The quality control process begins with inspection of all incoming raw materials and ends with shipping and reliability tests following final test of the finished product. Prior to warehousing, Fujitsu products have been subjected to the scrutiny of man, machine, and technology, and are ready to serve the customer in the designated application.

Quality Control Processes at Fujitsu

Quality and Reliability



Continued on next page

Quality Control Processes at Fujitsu (Continued)





Quality and Reliability

Dynamic RAM Data Book

6-6

Section 7

Ordering Information — At a Glance

.

Page	
7–3	IC Product Marking
7–3	IC Ordering Code (Part Number)
7–3	IC Package Codes
7-4	IC Module Ordering Code (Part Number)
74	IC Module Package Codes

Dynamic RAM Data Book

IC Product Marking



Note: Marking formats may vary, depending on the product. The country of origin appears on all finished parts.

IC Ordering Code (Part Number)





Note: Please contact your nearest Fujitsu sales office, representative, or distributor for exact part number/order information.

IC Package Codes

Ceramic		
Package Type	Package Code	
LCC (Leadless Chip Carrier)	TV,CV	
PGA (Pin Grid Array)	CR	
DIP (Side Brazed) ¹	С	
DIP (CERDIP) ²	Z	
Shrink DIP	CSH	
Flatpack, Metal Seal	CF	
Flatpack, Glass Seal	ZF	
SOJ (Single Outline Junction)	CJ	

Plastic	
Package Type	Package Code
LCC (Leadless Chip Carrier)	PV
PLCC (Leaded Chip Carrier)	PD
PGA (Pin Grid Array)	PR
DIP (Dual In-line Package)	P,M
Shrink DIP	PSH
Flatpack	PF
Single In-line, straight leads	PS
Single in-line, zig-zag leads	PSZ,PZ
SOJ (Single Outline Junction)	PJ





IC Module Ordering Codes



 MB
 Identifies an IC designed and manufactured by Fujitsu that uses a Fujitsu-designated device number.

 MBM
 Identifies an IC designed and manufactured by Fujitsu that uses a device number designated by the industry to be the industry standard number.

Note: Please contact your nearest Fujitsu sales office, representative, or distributor for exact part number/order information.

IC Module Package Codes

Ceramic		Plastic	
Package Type	Module Code	Package Type	Module Code
Ceramic dual leads	CDL	Single in-line, leads	PL
		Single in-line, zig-zag leads	PZ
		Single in-line, pads	PS

Section 8

Sales Information — At a Glance

Page	
8-3	Introduction to Fujitsu
8-7	Integrated Circuits Corporate Headquarters - Worldwide
8-8	FMI Sales Offices for North and South America
8-9	FMI Representatives – USA
8-11	FMI Representatives – Canada
8-11	FMI Representatives – Mexico
8-11	FMI Representatives – Puerto Rico
8-12	FMI Distributors – USA
8-16	FMI Distributors – Canada
8-17	FMG Sales Offices for Europe
818	FMG Distributors - Europe
8-20	FMA Sales Offices for Asia and Australia
8-20	FMA Representatives – Asia and Australia
8-21	FMA Distributors – Asia and Australia

Dynamic RAM Data Book

Sales Information

Dynamic RAM Data Book

Introduction to Fujitsu

Fujitsu Limited

Fujitsu Limited, headquartered near Tokyo, Japan, is the largest supplier of computers in Japan and is among the top ten companies operating in Japan. Fujitsu is also one of the world's largest suppliers of telecommunications equipment and semiconductor devices.

Established in 1935 as the Communications Division spinoff of Fuji Electric Company Limited, Fujitsu Limited, in 1985, celebrated 50 years of service to the world through the development and manufacture of state-of-the-art products in data processing, telecommunications and semiconductors.

Fujitsu has five plants in key industrial regions in Japan covering all steps of semiconductor production. Five wholly-owned Japanese subsidiaries provide additional capacity for production of advanced semiconductor devices. Two additional facilities operate in the U.S. and one in Europe to help meet the growing worldwide demand for Fujitsu semiconductor products.

Introduction to Fujitsu (Continued)

Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. (FMI), with headquarters in San Jose, California, was established in 1979 as a wholly-owned Fujitsu Limited subsidiary for the marketing, sales, and distribution of Fujitsu integrated circuit and component products. Since 1979, FMI has grown to include one research and development division, two marketing divisions, two manufacturing divisions and a subsidiary. FMI offers a complete array of semiconductor products for its customers.

The Advanced Products Division (APD) is responsible for the complete product development cycle, from design through operations support and worldwide marketing and sales. Products are the result of both internal development and external relationships, such as joint development agreements, technology licenses, and joint ventures. The SPARC[™] RISC processor was developed by both APD and Sun Microsystems, Inc.

In addition to designing and selling a full line of SPARC processors and peripheral chips, APD also designed and is selling the EtherStar™ LAN controller — the first VLSI device to integrate both StarLAN™ and Ethernet® protocols into one device. The core of APD's EtherStar chip was the result of APD's cooperative venture with Ungermann-Bass.

The Microwave and Optoelectronics Division (MOD) markets GaAs, FETs, and FET power amplifiers, lightwave and microwave devices, optical devices, emitters, and SI transistors.

The largest FMI marketing division is the Integrated Circuits Division (ICD).

Memory and programmable devices marketed by ICD include the following:

DRAMs and DRAM Modules EPROMs EEPROMS NOVRAMS CMOS masked ROMs CMOS SRAMs and CMOS SRAM Modules BiCMOS SRAMs Bipolar PROMs ECL RAMs STRAMs (self-timed RAM) Hi-Rel PROMs and SRAMs Ultra High-speed ECL/ECL—TTL Translator Circuits Linear ICs and Transistors

Introduction to Fujitsu (Continued)

ASIC products offered by ICD include the following:

CMOS, ECL, and BiCMOS gate arrays CMOS standard cells Design Software Support

Customer support and customer training for ASIC products are available through the following FMI design centers:

San Jose	Gresham
Dallas	Chicago
Atlanta	Boston

Microcomputer and communications products offered by ICD include the following:

4-bit MCUs 8- and 16-bit MPUs SCSI and controllers DSPs Prescalers PLLs Memory Cards

FMI's manufacturing divisions are in San Diego, California and Gresham, Oregon. The San Diego Manufacturing Division assembles and tests memory devices. In 1988, the Gresham Manufacturing Division began manufacturing ASIC products and DRAM memories. This facility, when completed, will have one million square feet of manufacturing—the largest Fujitsu manufacturing plant outside Japan.

FMI's subsidiary, Fujitsu Components of America, markets connectors, keyboards, plasma displays, relays, and hybrid ICs.

Fujitsu Mikroelektronik GmbH (European Sales Operation)

Fujitsu Mikroelektronik GmbH (FMG) was established in June, 1980, in Frankfurt, West Germany, and is a wholly-owned subsidiary of Fujitsu Limited, Tokyo. FMG is the sole representative of the Fujitsu Electronic Device Group in Europe. The wide range of ICs, LSI memories, microprocessors, and ASIC products are noted throughout Europe for design excellence and unmatched reliability. Branch offices are located in Munich, London, Paris, Stockholm, and Milan.

Introduction to Fujitsu (Continued)

Fujitsu Microelectronics Ireland, Ltd. (European Production Operation)

Fujitsu Microelectronics Ireland, Ltd. (FME) was established in 1980, in the suburbs of Dublin, as Fujitsu's European Production Center for integrated circuits. FME assembles DRAMs, EPROMs, and other LSI memory products.

Fujitsu Microelectronics, Ltd. (European ASIC Design Operation)

Fujitsu Microelectronics, Ltd., Fujitsu's European VLSI Design Center, opened in October of 1983 in Manchester, England. The Design Center is equipped with highly sophisticated CAD systems to ensure fast and reliable processing of input data. An experienced staff of engineers is available to assist in all phases of the design process.

Fujitsu Microelectronics Asia PTE Ltd. (Asian/Oceanian Sales Operation)

Fujitsu Microelectronics Asia PTE Ltd. (FMA) opened in August 1986 in Hong Kong as a wholly-owned Fujitsu subsidiary for sales of electronic devices to Asian and Southwest Pacific markets.

SPARC[™] is a trademark of Sun Microsystems, Inc. Ethernef^R is a registered trademark of Xerox Corporation. EtherStar[™] is a trademark of Fujitsu Microelectronics, Inc. StarLAN[™] is a trademark of AT&T.

Integrated Circuits Corporate Headquarters — Worldwide

International Corporate Headquarters

FUJITSU LIMITED Marunouchi Headquarters 6–1, Marunouchi 1–chome Chiyoda–ku, Tokyo 100 Japan Tel: (03) 216-3211 Telex: 781–22833 FAX: (03) 213-7174

For integrated circuits marketing information please contact the following:

Headquarters for Japan

FUJITSU LIMITED Integrated Circuits and Semiconductor Marketing Furukawa Sogo Bldg. 6–1, Marunouchi 2–chome Chiyoda–ku, Tokyo 100 Japan Tel: (03) 216-3211 Telex: 781–2224361 FAX: (03) 211-3987

Headquarters for North and South America

FUJITSU MICROELECTRONICS, INC. Integrated Circuits Division 3545 North First Street San Jose, CA 95134–1804 USA Tel: (408) 922–9000 Telex: 910–338–0190 FAX: (408) 432–9044

Headquarters for Europe

FUJITSU MIKROELEKTRONIK GmbH Lyoner Strasse 44–48 Arabella Centre 9. OG D–6000 Frankfurt 71 Federal Republic of Germany Tel: (069) 66320 Telex: 441963 FAX: (069) 6632122

Headquarters for Asia and Australia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED 06-04/06-07 Plaza by the Park No. 51 Bras Basah Road Singapore 0719 Tel: (65) 336–1600 Telex: 55573 FAX: (65) 336–1609

Fujitsu Microelectronics, Inc. (FMI) Sales Offices for North and South America

NORTHERN CALIFORNIA

Fujitsu Microelectronics, Inc.

10600 N. De Anza Blvd. Suite 225 Cupertino, CA 95014 Tel: (408) 996–1600 FAX: (408) 725–8746

SOUTHERN CALIFORNIA

Fujitsu Microelectronics, Inc. Century Centre 2603 Main Street Suite 510 Irvine, CA 92714 Tel: (714) 724–8777 FAX: (714) 724–8778

GEORGIA (Atlanta)

Fujitsu Microelectronics, Inc. 3500 Parkway Lane Suite 210 Norcross, GA 30092 Tel: (404) 449–8539 FAX: (404) 441–2016

ILLINOIS (Chicago)

Fujitsu Microelectronics, Inc. One Pierce Place Suite 910 Itasca, IL 60143–2681 Tel: (708) 250–8580 FAX: (708) 250–8591

MASSACHUSETTS (Boston)

Fujitsu Microelectronics, Inc. 75 Wells Avenue Suite 5 Newton Center, MA 02159–3251 Tel: (617) 964–7080 FAX: (617) 964–3301

MINNESOTA (Minneapolis)

Fujitsu Microelectronics, Inc. 3460 Washington Drive Suite 209 Eagan, MN 55122–1303 Tel: (612) 454–0323 FAX: (612) 454–0601

NEW JERSEY (Mt. Laurel)

Fujitsu Microelectronics, Inc. Horizon Corporate Center 3000 Atrium Way Suite 100 Mt. Laurel, NJ 08054 Tel: (609) 727–9700 FAX: (609) 727–9797

NEW YORK (Hauppauge)

Fujitsu Microelectronics, Inc. 601 Veterans Memorial Highway Suite P Hauppauge, NY 11788–1054 Tel: (516) 361–6565 FAX: (516) 361–6480

OREGON (Portland)

Fujitsu Microelectronics, Inc. 5285 SW Meadows Road Suite 222 Lake Oswego, OR 97035–9998 Tel: (503) 684–4545 FAX: (503) 684–4547

TEXAS (Dallas)

Fujitsu Microelectronics, Inc. 14785 Preston Road Suite 670 Dallas, TX 75240 Tel: (214) 233–9394 FAX: (214) 386–7917



FMI Representatives — USA

For product information, contact your nearest Representative.

Alabama

The Novus Group, Inc. 2905 Westcorp Blvd. Suite 120 Huntsville, AL 35805 Tel: (205) 534–0044 FAX: (205) 534–0186

Arizona

Aztech Component Sales Inc. 15230 N 75th Street Suite 1031 Scottsdale, AZ 85260 Tel: (602) 991–6300 FAX: (602) 991–0563

California

Harvey King, Inc. 6393 Nancy Ridge Drive San Diego, CA 92121 Tel: (619) 587–9300 FAX: (619) 587–0507

Infinity Sales, Inc. 4500 Campus Drive Suite 300 Newport Beach, CA 92660 Tel: (714) 833–0300 FAX: (714) 833–0303

Norcomp 3350 Scott Blvd., Suite 24 Santa Clara, CA 95054 Tel: (408) 727–7707 FAX: (408) 986–1947

Norcomp 2140 Professional Drive Suite 200 Roseville, CA 95661 Tel: (916) 782–8070 FAX: (916) 782–8073

Colorado

Front Range Marketing 3100 Arapahoe Road Suite 404 Boulder, CO 80303 Tel: (303) 443–4780 FAX: (303) 447–0371

Connecticut

Conntech Sales, Inc. 182 Grand Street Suite 318 Waterbury, CT 06702 Tel: (203) 754–2823 FAX: (203) 573–0538

Florida

Semtronic Associates, Inc. 657 Maitland Avenue Altamonte Springs, FL 32701 Tel: (407) 831–8233 FAX: (407) 831–2844

Semtronic Associates, Inc. 1467 S. Missouri Avenue Clearwater, FL 33516 Tel: (813) 461–4675 FAX: (813) 442–2234

Semtronic Associates, Inc. 3471 NW 55th Street Ft. Lauderdale, FL 33309 Tel: (305) 731–2484 FAX: (305) 731–1019

Georgia

The Novus Group, Inc. 6115-A Oakbrook Pkwy Norcross, GA 30093 Tel: (404) 263–0320 FAX: (404) 263–8946

ldaho

Cascade Components 2710 Sunrise Rim Road Suite 130 Boise, ID 83705 Tel: (208) 343–9886 FAX: (208) 343–9887

Illinois

Beta Technology 1009 Hawthorn Drive Itasca, IL 60143 Tel: (708) 256–9586 FAX: (708) 256–9592

Indiana

Fred Dorsey & Associates 3518 Eden Place Carmel, IN 46032 Tel: (317) 844–4842 FAX: (317) 844–4843

lowa

Electromec Sales 1500 2nd Avenue Suite 205 Cedar Rapids, IA 52403 Tel: (319) 362–6413 FAX: (319) 362–6535

Maryland

Arbotek Associates 102 W. Joppa Road Towson, MD 21204 Tel: (301) 825–0775 FAX: (301) 337–2781

Massachusetts

Mill-Bern Associates 2 Mack Road Woburn, MA 01801 Tel: (617) 932-3311 FAX: (617) 932-0511

Michigan

Greiner Associates, Inc. 15324 E. Jefferson Avenue Suite 12 Grosse Point Park, MI 48230 Tel: (313) 499–0188 FAX: (313) 499–0665

Minnesota

Electromec Sales 1601 E Highway 13 Suite 200 Burnsville, MN 55337 Tel: (612) 894–8200 FAX: (612) 894–9352

FMI Representatives — USA (Continued)

New Jersey

BGR Associates Evesham Commons 525 Route 73 Suite 100 Marlton, NJ 08053 Tel: (609) 983–1020 FAX: (609) 983–1879

Technical Applications & Marketing 91 Clinton Road Suite 1D Fairfield, NJ 07006 Tel: (201) 575–4130 FAX: (201) 575–4563

New York

Quality Components 3343 Harlem Road Buffalo, NY 14225 Tel: (716) 837–5430 FAX: (716) 837–0662

Quality Components 116 Fayette Street Manlius, NY 13104 Tel: (315) 682–8885 FAX: (315) 682–2277

Quality Components 2318 Titus Ave. Rochester, NY 14622 Tel: (716) 342–7229 FAX: (716) 342–7227

North Carolina

The Novus Group, Inc. 1026 Commonwealth Court Cary, NC 27511 Tel: (919) 460–7771 FAX: (919) 460–5703

Ohio

Spectrum ESD 3947 Ray Court Road Morrow, OH 45152 Tel: (513) 899–3260 FAX: (513) 899–3260

Spectrum ESD 8925 Galloway Trail Novelty, OH 44072 Tel: (216) 338–5226 FAX: (216) 338–3214

Oregon

L–Squared Limited 15234 NW Greenbrier Pkwy Beaverton, OR 97006 Tel: (503) 629–8555 FAX: (503) 645–6196

Texas

Technical Marketing, Inc. 3320 Wiley Post Road Carrollton, TX 75006 Tel: (214) 387–3601 FAX: (214) 387–3605 Technical Marketing, Inc. 2901 Wilcrest Drive Suite 139 Houston, TX 77042 Tel: (713) 783–4497 FAX: (713) 783–5307

Technical Marketing, Inc. 1315 Sam Bass Circle Suite B–3 Round Rock, TX 78681 Tel: (512) 244–2291 FAX: (512) 338–1596

Washington

L-Squared Limited 105 Central Way Suite 203 Kirkland, WA 98033 Tel: (206) 827–8555 FAX: (206) 828–6102

Wisconsin

Beta Technology 9401 W Beloit Street Suite 304C Milwaukee, WI 53227 Tel: (414) 543–6609 FAX: (414) 543–9288

FMI Representatives — Canada, Mexico and Puerto Rico

Canada

Mexico

Pipe-Thompson Limited 5468 Dundas Street W. Suite 206 Islington, Ontario M9B 6E3 Tel: (416) 236–2355 FAX: (416) 236–3387

Pipe-Thompson Limited RR2 North Gower Ottawa, Ontario K0Z 2T0 Tel: (613) 258–4067 FAX: (613) 258–7649 Solano Electronica Ermita 1039-10 Colonia Chapalita Guadalajara, JAL. 45042 Tel: (36) 47–4250 FAX: (36) 473433

Solano Electronicas Thiers 100 Colonia Anzures Mexico City, D.F. 11590 Tel: (55) 31–5915 FAX: (55) 31–5915

Puerto Rico

Semtronic Associates Mercantil Plaza Building Suite 816 Hato Rey, Puerto Rico 00918 Tel: (809) 766–0700

FMI Distributors — USA

Alabama

Marshall Industries 3313 S. Memorial Highway Suite 121 Huntsville, AL 35801 (205) 881–9235

Repton Electronics 4950 Corporate Drive Suite 105C Huntsville, AL 35805 (205) 722–9565

Arizona

Insight Electronics 1515 W. University Drive Suite 103 Tempe, AZ 85281 (602) 829–1800

Sterling Electronics 3501 E. Broadway Road Phoeniz, AZ 85040 (602) 268–2121

Marshall Industries 9830 S. 51st Street Suite B121 Phoenix, AZ 85044 (602) 496–0290

California

Insight Electronics 28035 Dorothy Drive Suite 220 Agoura, CA 91301 (818) 707–2100

Insight Electronics 15635 Alton Parkway Suite 120 Irvine, CA 92718 (714) 727–2111

Insight Electronics 6885 Flanders Drive Suite G San Diego, CA 92126 (619) 587–9757

Marshall Industries 9710 Desoto Ave. Chatsworth, CA 91311 (818) 407–4100

Marshall Industries 9674 Telstar Ave. El Monte, CA 91731 (818) 459–5500 Marshall Industries One Morgan Irvine, CA 92718 (714) 458–5308

Marshall Industries 336 Los Coches Street Milpitas, CA 95035 (408) 942–4600

Marshall Industries 3039 Kilgore Ave. Rancho Cordova, CA 95670 (916) 635–9700

Marshall Industries 10105 Carroll Canyon Road San Diego, CA 92131 (619) 578–9600

Merit Electronics 2070 Ringwood Avenue San Jose, CA 95131 (408) 434–0800

Sterling Electronics 55310 Derry Unit X Agoura, CA 91301 (818) 707–0911

Sterling Electronics 9410 Topanga Canyon Rd. Chatsworth, CA 91311 (818) 407–8850

Sterling Electronics 1342 Bell Avenue Tustin, CA 92680 (714) 259–0900

Western Microtechnology 28720 Roadside Dr. Suite 175 Agoura Hills, CA 91301 (818) 356–0180

Western Microtechnology 1637 North Brian Orange, CA 92667 (714) 637–0200

Western Microtechnology 6837 Nancy Ridge Drive San Diego, CA 92121 (619) 453–8430

Western Microtechnology 12900 Saratoga Ave. Saratoga, CA 95070 (408) 725–1660

Colorado

Marshall Industries 12351 N. Grant Road Suite A Thornton, CO 80241 (303) 451–8383

Sterling Electronics 8200 South Akron Street Suite 111 Englewood, CO 80112 (303) 792-3939

Connecticut

Marshall Industries 20 Sterling Drive Wallingford, CT 06492 (203) 265–3822

Milgray Electronics 326 W. Main Street Milford, CT 06460 (203) 795–0711

Western Microtechnology, Inc. 731 Main Street Suite B2 Lantern Ridge Monroe, CT 06468 (203) 452-0533

Florida

Marshall Industries 380 S. Northlake Blvd Suite 1024 Altamonte Springs, FL 32701 (407) 767–8585

Marshall Industries 2700 W. Cypress Creek Rd. Suite C 106 Ft. Lauderdale, FL 33309 (305) 977–4880

Marshall Industries 2840 Sherer Drive St. Petersburg, FL 33716 (813) 573–1399

Milgray Electronics 1850 Lee Road Suite 104 Winter Park, FL 32789 (407) 647–5747

FMI Distributors — USA (Continued)

Florida (Continued)

Reptron Electronics 33320 N.W. 53rd Street Suite 206 Ft. Lauderdale, FL 33309 (305) 735–1112

Reptron Electronics 14501 McCormick Drive Tampa, FL 33626 (813) 855–2351

Georgia

Marshall Industries 5300 Oakbrook Pkwy Suite 146 Norcross, GA 30093 (404) 923–5750

Georgia

Milgray Electronics 3000 Northwoods Parkway Suite 270 Norcross, GA 30071 (404) 446–9777

Reptron Electronics 3040 H Business Park Drive Norcross, GA 30071 (404) 446–1300

Illinois

Classic Components 3336 Commercial Ave. Northbrook, IL 60062 (312) 272–9650

Marshall Industries 50 E. Commerce Dr. Suite I Schaumburg, IL 60173 (312) 490–0155

Milgray Electronics 3223 N. Wilkey Road Arlington Heights, IL 60004 (312) 253–1573

Reptron Electronics 1000 E. State Hwy Suite K Schaumburg, IL 60173 (312) 882–1700

Indiana

Marshall Industries 6990 Corporate Drive Indianapolis, IN 46278 (317) 297–0483

Kansas

Marshall Industries 10413 W. 84th Terrace Lenexa, KS 66214 (913) 492–3121

Milgray Electronics 6901 W. 63rd Street Overland Park, KS 66202 (913) 236–8800

Maryland

Marshall Industries 2221 Broadbirch Suite G Silver Springs, MD 20910 (301) 622–1118

Milgray Electronics 9801 Broken Land Parkway Columbia, MD 21045 (301) 995–6169

Vantage Components, Inc. 6925-R Oakland Mills Road Columbia, MD 21045 (301) 720–5100

Massachusetts

Interface Electronic Corp. 228 South Street Hopkinton, MA 01748 (617) 435–6858

Marshall Industries 33 Upton Drive Wilmington, MA 01887 (508) 658–0810

Milgray Electronics 187 Ballardvale Street Wilmington, MA 01887 (508) 657–5900

Vantage Components, Inc. 200 Bulfinch Drive Andover, MA 01810 (508) 687-3900

Western Microtechnology 20 Blanchard Road 9 Corporate Place Burlington, MA 01803 (617) 273–2800

Michigan

Marshall Industries 31067 Schoolcraft Rd. Livonia, MI 48150 (313) 525–5850

Michigan

Reptron Electronics 34403 Glendale Livonia, MI 48150 (313) 525–2700

Minnesota

Marshall Industries 3955 Annapolis Lane Plymouth, MN 55447 (612) 559–2211

Reptron Electronics 5929 Baker Road Minnetonka, MN 55345 (612) 938–0000

Missouri

Marshall Industries 3377 Hollenberg Drive Bridgeton, MO 63044 (314) 291–4650

New Jersey

Marshall Industries 101 Fairfield Road Fairfield, NJ 07006 (201) 882–0320

Marshall Industries 158 Gaither Drive Mt. Laurel, NJ 08054 (609) 234–9100

Milgray Electronics 3002 Greentree Exec. Campus Suite B Marlton, NJ 08053 (609) 983–5010

Vantage Components, Inc. 23 Sebago Street P.O. Box 2939 Clifton, NJ 07013 (201) 777–4100

Western Microtechnology, Inc. 387 Passaic Avenue Fairfield, NJ 07006 (201) 882-4999

New Mexico

Sterling Electronics 3450-D Pan American Freeway Albuquerque, NM 87107 (505) 884-1900

FMI Distributors — USA (Continued)

New York

Marshall Industries 275 Oser Avenue Hauppauge, NY 11788 (516) 273–2424

Marshall Industries 129 Brown Street Johnson City, NY 13790 (607) 798–1611

New York

Marshall Industries 1280 Scottsville Road Rochester, NY 14624 (716) 235–7620

Mast Distributors 95 Oser Avenue P.O. Box 12248 Hauppauge, NY 11788 (516) 273–4422

Micro Genesis 90–10 Colin Drive Holbrook, NY 11741 (516) 472–6000

Milgray Electronics 77 Schmitt Blvd. Farmingdale, NY 11735 (516) 420–9800

Milgray Electronics 1200 A Scottsville Rd. Rochester, NY 14624 (716) 235–0830

Vantage Components, Inc. 1041-G West Jericho Turnpike Smithtown, NY 11787 (516) 543–2000

North Carolina

Marshall Industries 5224 Greens Dairy Road Raleigh, NC 27604 (919) 878–9882

Reptron Electronics 5954-A Six Fork Road Raleigh, NC 27609 (214) 783-0800

Ohio

Marshall Industries 3520 Park Center Drive Dayton, OH 45414 (513) 898–4480

Marshall Industries 30700 Bain Bridge Road Unit A Solon, OH 44139 (216) 248–1788

Milgray Electronics 6155 Rockside Road Cleveland, OH 44131 (216) 447–1520

Reptron Electronics 404 E. Wilson Bridge Road Suite A Worthington, OH 43085 (614) 436–6675

Oklahoma

Radio Inc. 1000 South Main Tulsa, OK 74119 (918) 587–9123

Oregon

Marshall Industries 9705 S.W. Gemin Drive Beaverton, OR 97005 (503) 644–5050

Western Microtechnology 1800 N.W. 169th Place Suite B300 Beaverton, OR 97006 (503) 629–2082

Pennsylvania

Interface Electronic Corp. 7 Great Valley Parkway Malvern, PA 19355 (215) 889-2060

Marshall Industries 701 Alpha Drive Pittsburg, PA 15237 (412) 788–0441

Texas

Insight Electronics, Inc. 1778 Plano Road Suite 320 Richardson, TX 75081 (214) 783–0800

Marshall Industries 8504 Cross Park Drive Austin, TX 78754 (512) 837–1991

Marshall Industries 2045 Chenault Carrollton, TX 75006 (214) 233–5200

Marshall Industries 2635 South Highway 77 Harlingen, TX 78550 (512) 421-4621

Marshall Industries 7250 Langtry Houston, TX 77040 (713) 895–9200

Milgray Electronics 16610 N. Dallas Pkwy Suite 1300 Dallas, TX 75248 (214) 248–1603

Reptron Electronics 3410 Midcourt Carrollton, TX 75006 (214) 702-9373

Western Microtechnology, Inc. 18333 Preston Road Suite 460 Dallas, TX 75252 (214) 248-3775

Western Microtechnology, Inc. 2500 Wilcrest, 3rd Floor Houston, TX 77042 (713) 954-4850

FMI Distributors — USA (Continued)

Utah

Marshall Industries 466 Lawndale Drive Suite C Salt Lake City, UT 84115 (801) 485–1551

Milgray Electronics 4190 S. Highland Drive Suite 102 Salt Lake City, UT 84124 (801) 272–4999

Washington

Insight Electronics, Inc. 12002 115th Avenue, NE Kirkland, WA 98034 (206) 820-8100 Marshall Industries 11715 N. Creek Parkway Suite 112 Bothell, WA 98011 (206) 486–5747

Western Microtechnology 14636 N.E. 95th Street Redmond, WA 98052 (206) 881–6737

Wisconsin

Classic Components 2925 S. 160th Street New Berlin, WI 53151 (414) 786–5300 Marsh Electronics 1563 S. 101st Street Milwaukee, WI 53214 (414) 475–6000

Marshall Industries 20900 Swenson Drive Suite 150 Waukesha, WI 53186 (414) 797–84004

FMI Distributors — Canada

British Columbia

ITT Industries 3455 Gardner Court Burnaby, B.C. V5G 4J7 (604) 291–1227

Space Electronics 1695 Boundry Road Vancouver, B.C. V5K 4X7 (604) 294–1166

Ontario

ITT Industries 300 North Rivermede Road Concord, ON L4K 2Z4 (416) 736–1114 Marshall Industries 4 Paget Road Unit 10 & 11 Framton, ON L6T 5G3 (416) 458–8046

Milgray Electronics 150 Consumers Road Suite 502 Willowdale, ON M2J 4R4 (416) 756-4481

Quebec

Marshall Industries 3869 Sources Blvd Suite 207 D.D.O., QUE H9B 2A2 (514) 683–9440

Space Electronics 5651 Rue Ferrier Street Montreal, QUE H4P 2K5 (514) 697–8676

Fujitsu Mikroelektronik GmbH (FMG) Sales Offices for Europe

France

Fujitsu Immeuble le Trident 3–5, Voie Felix Eboue F–94024 Creteil Cedex Tel: (1)4–207–8200 Telex: 262861 FAX: (1)4–207–7933

F.R. Germany

Fujitsu Mikroelektronik GmbH Lyoner Strasse 44–48 Arabella Center 9. OG D–6000 Frankfurt am Main 71 Tel: (69)66320 Telex: 411963 FAX: (69)66321

Fujitsu Mikroelektronik GmbH Am Joachimsberg 10–12 D–7033 Herrenberg Tel: (07032) 4085 FAX: (07032) 4088 Fujitsu Mikroelektronik GmbH Carl-Zeiss-Ring 11 D-8045 Ismaning bei Munchen Tel: (89)960–9440 Telex: 8974464 FAX: (89)960–9442

Italy

Fujitsu Microelectronics Italia S.R.L. Centro Direzionale Milanofiori Strada 4 – Palazzo A/2 I–20094 Milano Tel: (39)(2)824–6170/176 Telex: 318546 FAX: (39)(2)824–6189

Netherlands

Fujitsu Benelux Europalaan 6/B 5623 LJ Eindhoven Tel: (31)44–7440 Telex: 59265 FAX: (31)44–4158

Sweden

Fujitsu Microelectronics Ltd. Torggatan 8 17154 Solna Tel: (8)764–6365 Telex: 13411 FAX: (8)28–0345

United Kingdom

Fujitsu Microelectronics Ltd. Hargrave House Belmont Road Maidenhead Berkshire SL6 6NE Tel: (0628)76100 Telex: 848955 FAX: (0628)781484



FMG Distributors — Europe

Austria

Eljapex Handelsges. MBH Eitnergasse 6 1232 Wien Tel: (222)861531 Telex: 112344 FAX: (222)863211200

MHV/EBV Elektronik Diefenbachgasse 35/6 1150 Wien Tel: (222)838519 Telex: 134946 FAX: (222) 838530

Belgium

Eriat SA 83, Rue des Fraisiers 4410 Herstal Vottem Tel: (41)271993 Telex: 41782 FAX: (41)278085

MHV/EBV Elektronik Excelsiorlaan 35 Avenue Excelsion 35 1930 Zaventem Tel: (2)7209936 Telex: 62590 FAX: (2)7208152

Denmark

Nordisk Elektronik AS Transformervej 17 2730 Herlev Tel: (2)842000 Telex: 35200 FAX: (2)921552

Finland

Gadelius OY Kaupintie 18 00440 Helsinki Tel: (90)5626644 Telex: 121274 FAX: (90)5626196 Aspecs OY Myyrmaentie 2 A 01600 Vantaa Helsinki Tel: (90)5668686

France

D P A 12, Avenue des Pres 78180 Montigny le Bretonneux Tel: (1)30575040 Telex: 689423 FAX: (1)30571863

Microram 6, Rue le Corbusier Silic 424 94583 Rungis Cedex Tel: (1)46868170 Telex: 2265909 FAX: (1)45605549

Germany

Eljapex GmbH Felsenauerstr. 18 7890 Waldshut-Tiengen Tel: (07751)2035 Telex: (07751)6603

Micro Halbleiter GmbH Jagerweg 10 8012 Ottobrunn Tel: (089)6096068 Telex: 5213807 FAX: (089)6093758

Italy

Unidis Group Bologna Malpassi SRL Via Baravelli, 1 40012 Calderara di Reno Tel: (051)727252 Telex: 583118 FAX: (051)727515 Unidis Group Torino PCM SnC Via Piave 54/B 10099 Rivoli Tel: (011)9532256 FAX: (011)9534238

Netherlands

MHV/EBV Elektronik Planetenbaan 2 3606 AK-Maarssenbroek Tel: (3465)62353 Telex: 76089 FAX: (3465)64277

P & T Electronics B.V. Esse Baan 77 P.O. Box 329 2908 LJ Capelle A/D Ijssel Tel: 104501444 Telex: 26096 FAX: 104507092

Norway

Odin Electronics AS Postboks 72 Edv. Griegsvei 2 1472 Fjellhamar Tel: (02)703730 Telex: 19732 FAX: (02)700310

Republic of Ireland

Allied Semiconductors International Ltd. Unit 1 Distribution Park Shannon Industrial Estate Shannon Co. Clare Tel: (61)61777 Telex: 70358 FAX: (61)363141

FMG Distributors — Europe (Continued)

Spain

Comelta S.A. Pedro IV--84, 5 PI 08005 Barcelona Tel: (93)3007712 Telex: 51934 FAX: (93)3005156

Comelta S.A.

Emilio Munoz 41 Nave 1–1–2 28037 Madrid Tel: (1)7543001 Telex: 42007 FAX: (1)7542151

Sweden

Martinsson Elektronik AB Box 9060 Instrumentvagen 16 12609 Hagersten Tel: (8)7440300 Telex: 13077 FAX: (8)7443403

Switzerland

Eljapex AG Hardstrasse 72 5430 Wettingen Tel: (56)275777 Telex: 826300 FAX: (56)261486

United Kingdom

Hawke Components Amotex House 45 Hanworth Road Sunbury on Thames Middlesex TW16 5DA Tel: (0197)97799 Telex: 923592 FAX: (9327)87333

Pronto Electronic Systems Ltd. City Gate House 399/425 Eastern Avenue Gants Hills Ilford Essex IG2 6LR Tel: (15)546222 Telex: 8954213 FAX: (15)183222 Sales Information

Fujitsu Microelectronics Asia PTE Limited (FMA) Sales Offices for Asia and Australia

Taiwan

Singapore

Fujitsu Microelectronics Asia PTE Ltd. 1906 No. 333 Keelung Road Sec.1 Taipei, Taiwan 10548 Republic of China Tel: (02) 757–6548 Telex: 17312 FMPTPI FAX: (02) 757–6571 Fujitsu Electronics PTE Ltd. 7500A Beach Road 05-301/2, The Plaza Singapore 0719 Tel: (65) 296–1818 Telex: RS55573 FESPL FAX: (65) 298–1571



.

FMA Representatives — Asia and Australia

Australia

Pacific Microelectronics Unit A20, 4 Central Ave. Thornleigh. NSW 2120 Australia Tel: (2)481–0065 Telex: 24844460

Korea

KML Corporation 3RD/F, Bangbae 3–Dong 981–15 Bangbae 3–Dong Shucho-gu, Seoul C.P.O. Box 7981 Korea Tel: (2)588–2011/6 Telex: K25981 KMLCORP FAX: (2)588–2017

FMA Distributors — Asia

Hong Kong

Famint Ltd. Room 1502, No. 111 Leighton Road Causeway Bay, Hong Kong Tel: 5–760130 / 5–760146 FAX: 5–765519

Tektron Electronics Ltd. 1702, Bank Centre, 636 Nathan Road Kowloon, Hong Kong Tel: 3–880629 Telex: 38513 TEKHL FAX: 123–40746 / 3–7234029

Singapore

Cony Electronics PTE Ltd. 10 Jalan Besar 03–25 Sim Lim Tower Singapore 0820 Tel: 2962111 Telex: CONY RS34808 FAX: 2960339 Famint Electronics Ltd. 7500A Beach Road, 01/302 The Plaza Singapore 0719 Tel: 2984566 Telex: RS37295 FAMINT FAX: 2972597

Taiwan

Advance Microelectronics Co., Ltd. 5/F., No. 52 Tien Tsin Street Taipei, Taiwan Republic of China Tel: (02) 5613361 Telex: 12284 ADVMICRO FAX: (02) 5635958 Fametech Inc. 2/F, No. 298, Sec. 5 Nanking E. Road Taipei, Taiwan, Republic of China Tel: (02) 7670101 Telex: 27271 COMMOTEK FAX: (02) 7617743

Famint Co., Ltd. Room 9–3, 9/F. No. 106 Sec. 2 Chang An East Road Taipei, Taiwan Republic of China Tel: (02) 5051963 FAX: (02) 5080385

Section 9

Design Information — At a Glance

Page	Title
9–3	Appendix. Application Note: Various Features of Fujitsu's DRAMs
Application Note

Dynamic RAM Data Book

Appendix

Application Note

Application Note

Dynamic RAM Data Book

November 1989 Edition 1.1

APPLICATION NOTE

Dynamic RAMs

Various Features of Fujitsu DRAMs

Applications Engineering Department Fujitsu Microelectronics, Inc. Integrated Circuits Division Copyright© 1989 by Fujitsu Microelectronics, Inc.

Abstract

DRAMs are not only becoming denser, but also increasingly varied in scope. This note comprehensively describes the assorted features and various refresh modes available in Fujitsu DRAMs. Also discussed are standard memory board design tips and a 32-bit microprocessor application.

FUJITSU

Copyright© 1990 Fujitsu Microelectronics, Inc., San Jose, California

All Rights Reserved.

Circuit diagrams using Fujitsu products are included to illustrate typical semiconductor applications. Information sufficient for construction purposes may not be shown.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu Microelectronics, Inc. assumes no responsibility for inaccuracies.

The information conveyed in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu Limited, its subsidiaries, or Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu Microelectronics, Inc.

This document is published by the Publications Department, Fujitsu Microelectronics, Inc., 3545 North First Street, San Jose, California, U.S.A. 95134–1804; U.S.A.

Printed in the U.S.A.

Edition 1.1

9

Contents

Chapter	Page
Introduction	9–9
DRAM Features	9–9
Fast Page Mode	
Nibble Mode	9–9
Static Column Mode	9–11
Comparison of DRAMs	9–13
Internal DRAM Operation	9–13
Multiplexed Addressing	9–13
Word Line versus Bit Line	9–13
Sense Amplifiers	9–14
Memory Board Design Rules of Thumb	9–14
Decoupling and Isolation Capacitors	9–14
Power Up Recommendations	9–14
Undershoot and Ringing	9–15
The Difference Between Soft and Hard Errors	9–15
Soft Error Causes	9–15
Hard Error Causes	9–16
Latchup	
Electrostatic Discharge	9–16
Dual-Port DRAMs	9–17
Bit Masking	9–17
DRAM Refresh Methods	9–18
RAS-Only Refresh	9–18
CAS Before RAS Refresh	9–19
Hidden CAS Before RAS On-Chip Refresh	9–20
DRAM Implementation in an MBL80286 Environment	9–21
DRAM Modules	
Summary	
References	9-25

Illustrations

Figure	s Page
1.	Fast Page Mode Read Cycle
2.	Typical Static Column Mode Read Cycle
3.	One Transistor (and One Capacitor) RAM Cell
4.	1-megabit CMOS DRAM Input Protection Circuit
5.	Bit Masking
6.	Typical RAS-Only Refresh Cycle
7.	CAS Before RAS Refresh Cycle 9–20
8.	Typical Hidden CAS before RAS Refresh Cycle
9.	Schematic of 1 Megabit x 32 DRAM With Zero Wait States
10.	RAS Timing of Interleaving Memory

Tables

Page

1.	Address Generation Using Nibble Mode
2.	Comparison of DRAMs
3.	Failures Per Billion Device Hours 9–16
4.	Relationship Between BHE, A0, and Size of Operation
5.	MBL80286 Bus Cycle Status Definition

Introduction

DRAMs are almost as old as the first microprocessor-based computers, yet new features are continually being introduced to DRAM technology. This publication consolidates and explains many of the various features found on present day DRAMs. Although all these features are not found on a single DRAM, they are available in Fujitsu's extensive DRAM family.

DRAM Features

Fast Page Mode

Fast page mode (also known as ripple mode) is a unique mode designed to decrease power consumption and access times between memory read or write cycles. Quick access to different columns in the same row is accomplished by keeping the Row Address Strobe (\overline{RAS}) low throughout the operation. Then a new column address is applied and the Column Address Strobe (\overline{CAS}) is brought low and valid data is either read from or written to the memory cell depending upon the value of the Write Enable (\overline{WE}). \overline{CAS} is then brought high and a new address is applied. \overline{CAS} is again brought low to latch the address. A timing diagram for the CMOS 1-megabit DRAM (MB81C1000) is shown in Figure 1.

Nibble Mode

Nibble mode allows high-speed reading and writing of data. An example of 1-megabit DRAM address generation using nibble mode is shown in Table 1 where the starting address is 0. The procedure represented by this table is to access a memory cell, either in the normal read or write manner, then to toggle CAS which enables an internal address generator that automatically sets row address (RA)9 to high (1) yet leaves all other bits unchanged. By toggling CAS once more the internal address generator causes RA9 to go to low (0) and column address (CA)9 to go to high (1). Another toggle of CAS causes RA9 to go to high (1) and CA9 to remain high (1). One last toggle of CAS causes RA9 and CA9 to return to their original state and the entire process repeats.

There are two advantages to using this method of internal address generation. The first advantage is that read/write cycle times are reduced to 50 ns (for Fujitsu's MB81C1001–80, a 1,048,576 x 1 bit Nibble Mode DRAM), which is faster than comparable DRAM cycle times by at least a factor of three. The second advantage is that the system chip count is reduced since there is no longer a need for external glue logic. One practical implementation of nibble mode is accomplished by grounding A9, thereby making RA9 and CA9 the least significant bits (LSBs) in an address. Once A9 is grounded, sequential memory accesses can be made simply by toggling CAS.



Figure 1. Fast Page Mode Rea	d Cy	cle
------------------------------	------	-----

Sequence	Bit Accessed	RA9	RAB	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RAO	CA9	САВ	CA7	CA6	CA5	CA4	САЗ	CA2	CA1	CAO
Normal CAS	1	o	o	0	0	٥	0	0	0	0	0	0	0	0	0	0	o	o	0	Q	0
CAS	2	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CAS	3	0	o	0	0	0	0	0	o	0	0	1	0	0	0	0	0	0	0	o	0
CAS	4	1	0	0	0	0	ò	0	o	0	0	1	0	0	0	0	o	0	0	0	0
Normal CAS	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1. Address Generation Using Nibble Mode

Static Column Mode

A Static Column DRAM (SCRAM) offers a significant speed advantage. Sequential accesses are made in nearly 50 percent of the time it takes to make random accesses. A typical read/write cycle can be done in 55 ns (Fujtsu's MB81C1002-10, a 1,048,576 x 1 bit Static Column DRAM). This is the closest a DRAM comes to being operated as a less complex, fast SRAM. The procedure followed by a SCRAM is to apply a row address, latch it by dropping the RAS then apply a column address and latch it by dropping the CAS. To access more column addresses there is no need to strobe a column address anymore. Instead, the new column address is applied at any time and new data becomes available after a short delay time (tAA). To access any random column, apply the column address and the data appears after a short delay time. A comparison of static column mode versus fast page mode reveals that random column addresses for fast page mode are latched by dropping the CAS, while column addresses for the static column mode are randomly applied while the CAS is low. See Figure 2 for a timing diagram.



Figure 2. Typical Static Mode Read Cycle

Comparison of DRAMs

Table 2 lists the specifications of the various DRAM features.

Type of DRAM	Mode Access Time (ns)	Cycle Time (ns)	Type of Access	Total Accessible Bits
Fast page mode (80)	t _{cac} = 25 ns	t _{pc} = 55 ns	Random columns	1024
Nibble mode (-80)	t _{cac} = 25 ns	t _{nc} = 50 ns	Sequential columns	4
Static column mode (-80)	t _{AA} = 50 ns	t _{sc} = 55 ns	Random columns	1024

Table 2. Comparison of DRAMs

Internal DRAM Operation

To the average user, DRAMs are thought of as a simple storage device. However, DRAMs consist not only of storage capacitors but also internal decoders, sense amplifiers, buffers and address transition detectors (ATD). The following paragraphs will discuss DRAM inner circuitry in more detail.

Multiplexed Addressing

Present day DRAMs have exactly half the number of actual address pins needed to address all the words in the DRAM. Clever use of multiplexed address pins makes it possible to address 1 megabit of words with only 10 actual addresses in the pin assignment. This is accomplished by latching RA0 through RA9 (the row address) on the fall of the RAS and then applying new addresses to CA0 through CA9 (the column address) and latching them on the fall of the CAS, thereby accessing 1 megabit of words by applying only 10 address lines at one time. This approach allows for more compact packages.

Word Line versus Bit Line

Even though a 1-megabit DRAM is physically arranged as 1024 rows and 1024 columns, for refresh purposes the operation is that of 512 rows and 2048 columns. This effectively halves the number of refresh cycles needed from 1024 to 512 thereby decreasing the amount of time the system wastes in refreshing.

A schematic of a single cell is given in Figure 3. Access to each cell in the DRAM is accomplished by connecting to one of 512 row lines (referred to as word lines), and to one of 2048 column lines (referred to as bit lines). The input row address is applied to a row decoder which selects one of the 512 rows. The input column address is applied to a column decoder which selects one of the 2048 columns. By this method one of the 1,048,576 storage cells is singled out.



Figure 3. One Transistor (and One Capacitor) RAM Cell

Sense Amplifiers

Sense amplifiers are necessary to correctly read the stored value in each cell storage capacitor. Since each cell capacitance has a value in the femtofarad $(10^{-15}$ farads) range, while the interconnecting lines have capacitance values in the picofarad $(10^{-12}$ farads) range, it is not difficult to understand why the stored voltage can be corrupted by noise during transfer to the output buffers. This obstacle is overcome by comparing the stored or unstored charge to a known charge in a "dummy cell." Once the comparison is completed the output is amplified by the sense amplifiers resulting in better noise immunity.

Memory Board Design Rules of Thumb

Decoupling and Isolation Capacitors

An inherent system-level problem in DRAM designs is transient noise resulting from switching internal currents during refresh cycles. During refresh, DRAMs can require peak currents in the 50- to 100-mA range. Most of the instantaneous current demand is supplied by the decoupling capacitor. In addition to supplying instantaneous current, the capacitor must also meet the following requirements:

- Low inductance and low effective series resistance to minimize the voltage drop across the device. (These parameters are a function of the capacitor type.)
- A capacity to absorb the voltage bumps that occur due to fast edge rates during DRAM access.

Ceramic capacitors have been found to best meet the above requirements. Using a 0.22 µF decoupling capacitor for each DRAM in a 1-megabit application yields the following acceptable voltage undershoot for a 250 ns cycle:

Vunder =
$$(I * t)/C = (100 \text{ mA} * 250 \text{ ns})/0.22 \mu F = 114 \text{ mV}$$

Another necessary capacitor needed on a DRAM memory board is the isolation capacitor for the incoming main power bus. Since wiring from the power supply to the memory card can have significant resistance and inductance, which results in power supply ripple and noise, it is recommended that a 50- to 100-mF electrolytic capacitor be inserted.

Power Up Recommendations

DRAMs have historically needed multiple input voltages for substrate bias generation. Currently, all that is needed is 5 V because the substrate bias generator is internal to the chip. The bias generator takes approximately 200 ms to stabilize the substrate voltage hence it is recommended that the \overline{CAS} and \overline{RAS} be on high during this time period. There are two reasons for keeping the \overline{RAS} and \overline{CAS} high in a dense memory board. The first is that if the \overline{RAS} and \overline{CAS} were both low, the DRAMs would draw much larger currents, which could result in a system failure. The second reason is that all the DRAM output levels during power up are unknown, so if the \overline{RAS} and \overline{CAS} were low, there could be data contention in the case of wired AND outputs. However, if the \overline{RAS} and \overline{CAS} were high then the outputs would not conflict since they are guaranteed to be in the high-impedance state.

Once power up has been established, it is necessary to perform eight dummy cycles to stabilize the internal circuitry. The type of cycle (read, write, CAS-before-RAS, hidden refresh) required depends on

whether the internal refresh counter will be implemented or not. (Check the data sheet of the specific device.)

Undershoot and Ringing

Undershoot and ringing occur only when line voltages go from high to low or from low to high respectively and not during static state operation. Undershoot and ringing are caused by noise, inherent transistor switching characteristics, and mismatched impedances between the driver output, the signal line, and the load.

Undershoot and ringing due to mismatched impedances can be effectively eliminated by understanding their cause and implementing good design techniques. In present high-frequency applications, line impedance is a function of line capacitance and line inductance is as given by the following equation:

 $Z = (L/C)^{1/2}$

There is approximately 10 nH of inductance per inch in a 13-mil wide trace. Similarly, there is approximately 4 pF of capacitance per inch in a 13-mil wide trace. So it is easy to see how the impedance of traces can be 50 ohms.

From physics we know that if an initial voltage (V_0) meets a mismatch between the line impedance (Z_0) and the load impedance (Z_l), V_0 will break into two separate components: transmitted voltage (V_t) and reflected voltage (V_r). The reflected voltage equation is as follows:

$$Vr = [Vo (Zl - Zo)]/(Zl + Zo)$$

When load impedance is equal to line impedance there is no reflected voltage wave. When there is mismatch between load and line impedance, the reflected wave causes oscillations in *Vo* resulting in ringing and undershoot.

The best way to prevent ringing and undershoot is to put a 20- to 30-ohm series damping resistor in all trace circuits to the DRAM. This generally decreases load and line impedance mismatch enough to significantly decrease undershoot and ringing.

The Difference Between Soft and Hard Errors

A soft error is a bit error that disappears when a system is rebooted. A hard error causes permanent damage to a particular cell, or group of cells, in a memory device. Consequently, random soft errors are much more difficult to trace and fix, whereas hard errors are only remedied by replacing the entire chip.

Soft Error Causes

There are two major causes of soft errors. The first cause is alpha particles emitted by radioactive impurities in memory component packages. The stray alpha particles cause ionization along their paths, thus changing the charge stored in the memory cell. The second cause of soft errors is internal noise in the die. Internal noise problems can only be eliminated by prudent and proven transistor design techniques such as those used by Fujitsu's Design Engineering Group in Kawasaki, Japan. Fujitsu has taken extensive steps to decrease soft errors due to alpha particles by implementing the following design techniques:

- Using metal bit lines which physically reduce the size of alpha particle-sensitive portions on the die.
- Applying a thin layer of polyamide (which is known to absorb alpha particles) to the die. For example, a 3.5-mil thick polyamide coating can stop most alpha particles from entering and corrupting cells.

Fujitsu has also designed and manufactured a full line of CMOS DRAMs since CMOS has better noise immunity and it is also inherently less prone to soft errors than NMOS.

The number of failures that can be expected due to soft and hard errors is minute. Table 3 displays the number of expected soft errors per device for a time period of one billion device hours. The industry nomenclature for device failures is failures in time (FITs).

Fujitsu Device	Soft Errors
256 k DRAM	<500 FITs
1 Mbit DRAM	<1000 FITs
4 Mbit DRAM	<1000 (target) FITs

Table 3. Failures Per Billion Device Hours

Hard Error Causes

Latchup

One of the disadvantages of CMOS is the inherent problem of latchup. Latchup occurs from parasitic bipolar actions and results in excessive current-sinking logic which destroys the device. Fujitsu reduces the possibility of latchup by using the following preventative measures:

- Incorporating substrate bias generators on the die so that uniform substrate potential of the transistors is maintained. This prevents the parasitic diodes from forward biasing (which would permit excess current to flow) when undershoot occurs.
- Clamping diodes on the inputs which prevents excessive undershoot voltages from occurring.

Electrostatic Discharge

Since MOS has high input impedance and low breakdown voltage, another inherent CMOS disadvantage is device sensitivity to electrostatic discharge (ESD). Fujitsu offers ESD protection in the thousands of volts range, in addition to undershoot and overshoot protection. The input protection circuitry for 1-megabit DRAMs is shown in Figure 4. Grounding any people or machinery that touch the device will nearly eliminate ESD failures.



Figure 4. 1-megabit CMOS DRAM Input Protection Circuit

Dual-Port DRAMs

Since memory is inherently parallel and video data is inherently serial, graphics systems have always needed parallel-to-serial shift registers. The extra logic needed to perform graphics tasks increased delay times, used board space, and was not very efficient in high-end graphics applications. These drawbacks have completely vanished with the introduction of Dual-Port DRAMs.

Dual-Port DRAMs are designed to bridge the parallel-to-serial gap by having separate parallel and serial ports. This feature permits image memory to be updated while previous data is being shifted out to the display. The transfer of parallel data to serial data is accomplished by an on-board parallel-to-serial shift register. Conversely, because the serial port has its own clock, it is possible to load the serial port, then shift the data to the parallel access RAM. This type of data manipulation reduces the problem of bus contention especially apparent in display applications. In fact, the Dual-Port DRAM is almost exclusively used for video applications; it is also called a Video RAM.

Bit Masking

Bit masking is used to inhibit (mask) writing to certain bits of nibbles. It is found only in Dual-Port DRAMs where it is most useful in quickly manipulating and operating on individual pixel data. The advantage of bit masking is that instead of doing a read-compare-modify-write cycle, only a masked write is necessary. The pins used in masking are RAS, CAS, WE mask enable (ME), masked data (MD) <0...3>/data out (DQ) <0...3>, and output enable (OE). Figure 5 shows the timing for bit masking.



Figure 5. Bit Masking

Notes: ¹At the fall of RAS (and if OE = H and ME = H), all MD inputs that are high will be prepared to receive new data. MD inputs that are low at the fall of RAS will not be prepared to be rewritten.

²At the fall of ME the new data present on all MD pins that were high at the fall of RAS will be written to the appropriate bit of the memory.

DRAM Refresh Methods

DRAMs are basically made up of decoders, latches and capacitors. Capacitors store charges applied to them. Due to leakage, capacitors also dissipate that charge. Consequently, in order to retain their data, all DRAMs need to be periodically refreshed with a pulse to each cell. Methods of refreshing vary from device to device. Some of these methods are discussed in the following paragraphs.

RAS-Only Refresh

RAS-only refresh causes the output buffer to remain in a high-impedance state until certain RAS and CAS timing parameters are met. This type of refresh cycle is ideal for wired-OR outputs. External glue logic

generates row addresses and timing parameters so that all rows are refreshed within the allotted refresh cycle time. Also, whenever a row is accessed for a read or write operation it is refreshed. A two-step process is required to refresh all the cells.

- 1. Initially the RAS and CAS are high. Then a row address is applied and the RAS is brought low, thereby refreshing all cells in that row.
- 2. After the RAS is brought high, a new row address is applied and the procedure repeats.



A timing diagram is shown in Figure 6.

Figure 6. Typical RAS-Only Refresh Cycle

CAS Before RAS Refresh

CAS before RAS refresh eliminates the need for external logic to generate refresh addresses. When using the CAS before RAS refresh, a one-time start-up procedure must be undertaken enabling this feature and ensuring proper device operation. This procedure initializes the internal address generator. One requirement of the procedure is that when power is applied, the CAS and RAS should be high. After power stabilization, the CAS should go low before the RAS goes low. This cycle has certain setup and hold time constraints, depending on the particular chip being used, but generally speaking at least eight CAS before RAS cycles must occur to initialize the internal counter.

Once this procedure is completed the normal CAS before RAS refresh operation is as follows:

- 1. The \overline{CAS} is brought low then the \overline{RAS} is brought low.
- 2. The refresh address is supplied by an internal address generator.

A timing diagram is shown in Figure 7.





Hidden CAS Before RAS On-Chip Refresh

Hidden CAS before RAS on-chip refresh is similar to a CAS before RAS refresh except that data remains valid on the data pins as long as the CAS is low. Because the internal address counter is used in this cycle, at least eight dummy CAS-before-RAS refresh cycles should occur immediately after power-up. For this type of refresh, keep the CAS low at the end of a normal read or read-write cycle, and then bring the RAS high, then back to low. Since data remains valid on the output until the CAS goes high, this cycle is an extended read or write cycle in the foreground and a "hidden" refresh cycle in the background. A timing diagram is shown in Figure 8.



Figure 8. Typical Hidden CAS before RAS Refresh Cycle

DRAM Implementation in an MBL80286 Environment

Figure 9 shows a typical implementation of an MBL80286 microprocessor, an MB1430A DRAM controller, an MBL82288 bus controller and several 1-megabit DRAMs. The memory is organized in two banks; one bank contains the data of odd addresses and the other bank contains the data of even addresses. This type of configuration is known as interleaving memory. The main advantage to such an organization is that while one bank of memory is in tRP (RAS precharge time) the second bank is accessed by the bus. Then, while the second bank is in tRP the first bank is accessed by the bus. This decreases the perceived DRAM cycle time. Interleaving memory is an optimum configuration as long as the same bank of memory cells doesn't need to be accessed sequentially.



Figure 9. Schematic of 1 megabit x 32 DRAM with Zero Wait States

9

Figure 10 shows the RAS0 and RAS1 timing that allows interleaving. If the same bank is accessed sequentially then the microprocessor must generate wait states and endure the tRP. The odd or even bank is selected depending on the value of bus high enable (BHE) and A0. The size of the operation taking place (word or byte) can also be determined by polling BHE and A0. This relationship is shown in Table 4.



Figure 10. RAS Timing of Interleaving Memory

BHE	A0	Operation			
0	0	Word Transfer			
0	1	Byte Transfer on Upper Half of Data Bus (D15–D8)			
1	0	Byte Transfer on Lower Half of Data Bus (D7–D0)			
1	1	Reserved			

Table 4. Relationship Between BHE, A0, and Size of Operation

The purpose of the octal latches in the Figure 9 schematic (MBL8282) is two-fold: first to demultiplex the address lines and secondly to increase the total drive capability to 32 mA. Once the address lines have been demultiplexed they become inputs to a DRAM controller. The DRAM controller generates the necessary RAS and CAS timing on the RAS0, CAS0, RAS1, and CAS1 lines. The MB1430A DRAM controller can accommodate various microprocessors including the Motorola 68000. In addition, the MB1430A can drive up to 44 DRAMs without the use of drivers.

The purpose of the bus transceivers in the Figure 9 schematic is two-fold: first to demultiplex the data lines from the multiplexed address-data lines, and secondly to allow microprocessor read-writes. In the case of a write operation, once the data has been demultiplexed it is put through a bidirectional bus driver which allows data to be read and increases the drive capability. The direction of data flow is determined by the data transmit/receive (DT/ \overline{R}) pin. The bus controller in the Figure 9 schematic orchestrates the entire system under the control of the microprocessor, MBL80286. The signals output by the microprocessor determine the operation taking place (see Table 5).

COD/INTA	м/10	S 1	<u>50</u>	Bus Cycle Initiated
0 (low)	0	0	0	Interrupt Acknowledge
0	0	0	1	Reserved
0	0	1	0	Reserved
0	0	1	1	None: Not a Status Cycle
0	1	0	0	If A1 = 1 Then Halt; Else Shutdown
0	1	0	1	Memory Data Read
0	1	1	0	Memory Data Write
0	1	1	1	None: Not a Status Cycle
1 (high)	0	0	0	Reserved
1	0	0	1	I/O Read
1	0	1	0	I/O Write
1	0	1	1	None: Not a Status Cycle
1	1	0	0	Reserved
1	1	0	1	Memory Instruction Read
1	1	1	0	Reserved
1	1	1	1	None: Not a Status Cycle

Table 5. MBL80286 Bus Cycle Status Definition

DRAM Modules

DRAM modules are dense memory packages that are a fraction of the size of the same memory structure in a board design. Some of the common module sizes are $1M \times 9$, $256 \text{ k} \times 9$, and $16 \text{ k} \times 32$.

Summary

Fujitsu DRAMs offer a selection of features that include: fast page mode, nibble mode, and static column mode. Fujitsu also manufactures dual-port DRAMs and DRAM modules.

References

- Fujitsu Microelectronics, Inc. 8/16-Bit Microprocessors Microcomputers Peripherals, 1987 Data Book. Tokyo, Japan: Fujitsu Limited; San Jose, CA: Fujitsu Microelectronics, Inc., 1986.
- ____. Memories, 1986-87 Data Book. Tokyo, Japan: Fujitsu Limited; San Jose, CA: Fujitsu Microelectronics, Inc., 1986.
- Iqbal, Mohammad S. *Effects of Soft Errors on Bipolar and MOS Memories*. Application Note. San Jose, CA: Fujitsu Microelectronics, Inc., 1989.

Sedra, Adel S. and Kenneth C. Smith. Microelectronic Circuits. New York: CBS College Publishing, 1982.

Stone, Harold S. Microcomputer Interfacing. Reading, Massachusetts: Addison-Wesley Publishing Company, 1982.

Dynamic RAM Data Book

Notes

Dynamic RAM Data Book

Notes

Dynamic RAM Data Book

Notes





CMOS DRAMs





MOS RAM Modules

5 CMOS DRAM Modules



Quality and Reliability



Ordering Information



Sales Information



Appendix – Design Information

FUJITSU LIMITED

Marunouchi Headquarters 6-1, Marunouchi 1-chome Chiyoda-ku, Tokyo 100, Japan Tel: (03) 216-3211 Telex: 781-22833 FAX: (03) 213-7174

For further information, please contact:

Japan

FUJITSU LIMITED Integrated Circuits and Semiconductor Marketing Furukawa Sogo Bldg. 6-1. Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan Tel: (03) 216-3211 Telex: 781-2224361 FAX: (03) 211-3987

Europe

FUJITSU MIKROELEKTRONIK GmbH Lyoner Strasse 44-48 Arabella Centre 9. 0G D-6000 Frankfurt 71 Federal Republic of Germany Tel: (49) (069) 66320 Telex: 441-963 FAX: (069) 663-2122

Asia

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 06-04/06-07 Plaza By the Park No. 51 Bras Basah Road Singapore Tel: (65) 336-1600 Telex: 55573 FAX: (65) 336-1609

North and South America

FUJITSU MICROELECTRONICS. INC Integrated Circuits Division 3545 North First Street San Jose, CA 95134-1804 USA Tel: (408) 922-9000 Telex: 910-338-0190 FAX: (408) 432-9044