

GENERAL DESCRIPTION – Fairchild 9400 Series TTL MACROLOGIC utilizes advanced Schottky technology to provide high performance peripheral and processor oriented LSI. The design of 9400 ensures maximum deisgn flexibility with no performance loss. The MACROLOGIC elements may be used with any bit length, instruction set or organization. Devices may be expanded with little or no extra components. Where applicable, bus oriented, 3-state outputs are provided. A new slim 24-pin package reduces PC board real estate by a third.

- 150-250 GATE COMPLEXITY
- COMPATIBLE WITH ALL TTL FAMILIES
- PERFORMANCE EQUIVALENT TO SCHOTTKY IMPLEMENTATION
- 14, 16, 18, AND SLIM 24-PIN PACKAGES
- INPUTS ABOUT 1/4 NORMAL TTL LOAD, i.e., 360-400 μA
- OUTPUTS DRIVE 16 mA (10U.L.) OR 8 mA (5U.L.) DEPENDING ON APPLICATION
- DESIGNED FOR MAXIMUM FLEXIBILITY
- OPERATES OVER COMMERCIAL OR MILITARY TEMPERATURE RANGE

ADVANCED SCHOTTKY PROCESS

The 9400 family uses an advanced Schottky TTL process to obtain the best speed/power product of any commercially available digital bipolar circuitry. Key characteristics are as follows:

- SHALLOW, LOW CAPACITANCE DIFFUSION TO PROVIDE TRANSISTOR fT OF 2 GHz
- SCHOTTKY DIODES TO ELIMINATE STORAGE TIME
- INTERNAL GATES –30 mils² (50 GATES PER mm²)
 - -4 ns DELAY
- -6.0 pJ DELAY POWER PRODUCT
- **OUTPUT BUFFERS**
- -70 mils²
- -6 ns DELAY
- -10 pJ DELAY POWER PRODUCT

TABLE OF CONTENTS

General Description	1
Table of Contents	1
Recommended Operating Conditions	2
Absolute Maximum Ratings	2
Definition of Symbols	2
9401 Cyclic Redundancy Check (CRC) Generator/Checker	4
9403 Serial/Parallel FIFO	8
9404 Data Path Switch (DPS)	21
9405 Arithmetic Logic Register (ALRS)	25
9406 P-Stack	31
9407 Data Access Register (DAR)	42
9410 16 x 4 Clocked RAM	48
Ordering Information	51
Packaging	51



464 ELLIS STREET, MOUNTAIN VIEW, CALIFORNIA 94042 (415) 962-5011/TWX 910-379-6435

©1975 Fairchild Semiconductor Components Group, Fairchild Camera and Instrument Corporation Printed in U.S.A. 2022-11-0034-055 12M Manufactured under one or more of the following U.S. Patents: 2981877, 3015048, 3025589, 3064167, 3108359, 3117260; other patents pending.

RECOMMEN	DED OPERATING CONDITI	ONS		,					
	PARAMETER		XM			XC			
	ANAMETEN	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Supply Volta		4.5	5.0	5.5	4.75	5.0	5.25	V	
Operating An	mbient Temperature Range	-55	25	125	0	25	75	°C	
D for Ceramic I	Dip, P for Plastic Dip.								
Storage Te Temperatu V _{CC} Lead * Input Volt * Input Curr Voltage Ap Output Cu	re (Ambient) Under Bias Potential to Ground Lead age (dc)	iH)			ed)		–55°0 –0.5 –0.5 –30 mA	C to +150°C C to +125°C V to +7.0 V V to +15 V to +5.0 mA V to +V _{CC} +50 mA	
	oltage limit or input Current limit	IS SUTTICIENT 1	to protect the	inputs.					
	DEFINITION OF SYM	BOLS A	ND TERM	AS USED	IN THIS	DATA SH	IEET		
	 Positive current is define current flow out of a device. Input current HIGH — The current LOW — The current LOW — The current HIGH — THE CONTROL CURRENT HIGH — THE CURRENT — THE CURRENT HIGH — THE CURRENT HIGH — THE CURRENT HIGH — THE C	urrent flow	ving into an i ng into an ir	input when a nput when a	a specified I specified L	HIGH voltag OW voltage i	e is applied. s applied.		
	applied.		-	-					
IOL IOS	Output current LOW – The of Short circuit output curren ground (or other specified p from ground potential (or ot	t — The cu potential) w	urrent flowin with input co	ng into an o onditions app	output whe	en that outp	out is short	circuited to	
IOZH	Output off current HIGH – voltage (VOH) applied.				ed 3-state o	utput with a	specified H	IGH output	
IOZL	Output off current LOW – voltage (VOL) applied.	The currer	nt flowing in	ito a disable	d 3-state o	utput with a	specified L	OW output	
lcc	Supply current — The curren	it flowing ir	nto the V _{CC}	supply term	iinal of a ci	rcuit when tl	he inputs are	e open.	
VOLTAGES	- All voltages are referenced	l to ground	ł.						
VIH	Input HIGH voltage — The ra	ange of inpu	ut voltages tl	hat represent	ts a logic H	IGH in the sy	/stem.		
VIL	Input LOW voltage – The rai	nge of inpu	t voltages th	at represents	s a logic LC)W in the sys	tem.		
VIH(MIN)	VIH(MIN) Minimum input voltage HIGH – The minimum allowed input HIGH in a logic system.								
VIL(MAX)	Maximum input voltage LOV	/ — The ma	ximum allov	ved input L(OW in a sys	tem.			
VOH	Output voltage HIGH — The inputs are conditioned to est				minal for s	pecified outp	out current I	OH. Device	
VOL	Output voltage LOW – The inputs are conditioned to est				minal for s	pecified out	out current	OL. Device	
V _{CD}	Input clamp diode voltage – flow into the device.	- The range	e of negative	voltage app	olied to an	input which	will cause	–18 mA to	
V _{CC}	Supply voltage – Typically 5	5 V.,		· .				e tana a	

2


AC SWITCHING PARAMETERS

- fMAX Toggle frequency/operating frequency The maximum rate at which clock pulses may be applied to a sequential circuit. Above this frequency the device may cease to function.
- ^tPLH Propagation delay time The time between the specified reference points, normally 1.3 V on the input and output voltage waveforms, with the output changing from the defined LOW to the defined HIGH.
- tPHL Propagation delay time The time between the specified reference, normally 1.3 V on the input and output voltage waveforms, with the output changing from the defined HIGH to the defined LOW.
- t_w Pulse Width The time between 1.3 V amplitude points on the leading and trailing edges of pulse.
- th Hold time The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative hold time indicates that the correct logic level may be released prior to the active transition of the timing pulse and still be recognized.
- ts Set-up time The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition. A negative set-up time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.
- tPHZ Output disable time (of a 3-state output) from HIGH level The time between the 1.3 V levels on the input and output voltage waveforms with the 3-state output changing from the defined HIGH to a high-impedance (off) state.
- tPLZ Output disable time (of a 3-state output) from LOW level The time between the 1.3 V levels on the input and output voltage waveforms with the 3-state output changing from the defined LOW level to a high-impedance (off) state.
- tPZH Output enable time (of a 3-state output) to a HIGH level The time between the 1.3 V levels of the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to a HIGH level.
- tPZL Output enable time (of a 3-state output) to a LOW level The time between the 1.3 V levels of the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to a LOW level.

trec Recovery time – The time between the 1.3 V levels of inputs which will allow the device to operate correctly.

9401 CRC GENERATOR/CHECKER FAIRCHILD MACROLOGIC

DESCRIPTION - The 9401 Cyclic Redundancy Check (CRC) Generator/Checker provides an advanced tool for the implementation of the most widely used error detection scheme in serial digital data handling systems. A 3-bit control input selects one-of-eight generator polynomials. The list of polynomials includes CRC-16 and CRC-CCITT as well as their reciprocals (reverse polynomials). Automatic right justification is incorporated for polynomials of degree less than 16. Individual clear and preset inputs are provided for floppy disc and other applications. The Error Output indicates whether or not a transmission error has occurred. Another control input inhibits feedback during check word transmission. The 9401 is a member of Fairchild's MACROLOGIC family and is fully compatible with all TTL families.



s٠ GND

LOGIC SYMBOL

a

ΕR

14

13

12

П 10

12

13


Pins 6 and 9 not connected.

NOTE:

0.23 U.L.

5 U.L.

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



• GUARANTEED 12 MHz DATA RATE

- **EIGHT SELECTABLE POLYNOMIALS**
- ERROR INDICATOR
- SEPARATE PRESET AND CLEAR CONTROLS
- AUTOMATIC RIGHT JUSTIFICATION
- FULLY COMPATIBLE WITH ALL TTL LOGIC FAMILIES
- **14-PIN PACKAGE**
- **TYPICAL APPLICATIONS:**
 - FLOPPY AND OTHER DISC STORAGE SYSTEMS DIGITAL CASSETTE AND CARTRIDGE SYSTEMS DATA COMMUNICATION SYSTEMS

PIN	NAMES

PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
s ₀ – s ₂	Polynomial Select Inputs	0.5 U.L.	0.23 L
D CP	Data Input	0.5 U.L.	0.23 U
CP	Clock (Operates on HIGH to	0.5 U.L.	0.23 U
	LOW Transition) Input		
CWE	Check Word Enable Input	0.5 U.L.	0.23 U
P	Preset (Active LOW) Input	0.5 U.L.	0.23 L
MR	Master Reset (Active HIGH) Input	0.5 U.L.	0.23 U
Q	Data Output (Note b)	10 U.L.	5 U
ER	Error Output (Note b)	10 U.L.	5 U



a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.

FUNCTIONAL DESCRIPTION - The 9401 Cyclic Redundancy Check (CRC) Generator/Checker is a 16-bit programmable device which operates on serial data streams and provides a means of detecting transmission errors. Cyclic encoding and decoding schemes for error detection are based on polynomial manipulation in modulo arithmetic. For encoding, the data stream (message polynomial) is divided by a selected polynomial. This division results in a remainder which is appended to the message as check bits. For error checking, the bit stream containing both data and check bits is divided by the same selected polynomial. If there are no detectable errors, this division results in a zero remainder. Although it is possible to choose many generating polynomials of a given degree, standards exist that specify a small number of useful polynomials. The 9401 implements the polynomials listed in Table 1 by applying the appropriate logic levels to the select pins S_0 , S_1 and S_2 .

The 9401 consists of a 16-bit register, a Read Only Memory (ROM) and associated control circuitry as shown in the Block Diagram. The polynomial control code presented at inputs S₀, S₁ and S₂ is decoded by the ROM, selecting the desired polynomial by establishing shift mode operation on the register with Exclusive OR gates at appropriate inputs. To generate the check bits, the data stream is entered via the Data Inputs (D), using the HIGH to LOW transition of the Clock Input (\overline{CP}). This data is gated with the most significant Output (Ω) of the register, and controls the Exclusive OR gates (Figure 1). The Check Word Enable (CWE) must be held HIGH while the data is being entered. After the last data bit is entered, the CWE is brought LOW and the check bits are shifted out of the register and appended to the data bits using external gating (Figure 2).

To check an incoming message for errors, both the data and check bits are entered through the D Input with the CWE Input held HIGH. The 9401 is not in the data path, but only monitors the message. The Error Output becomes valid after the last check bit has been entered into the 9401 by a HIGH to LOW transition of \overline{CP} . If no detectable errors have occurred during the data transmission, the resultant internal register bits are all LOW and the Error Output (ER) is LOW. If a detectable error has occurred, ER is HIGH. ER remains valid until the next HIGH to LOW transition of CP or until the device has been preset or reset.

A HIGH on the Master Reset Input (MR) asynchronously clears the register. A LOW on the Preset Input (P) asynchronously sets the entire register if the control code inputs specify a 16-bit polynomial; in the case of 12 or 8-bit check polynomials only the most significant 12 or 8 register bits are set and the remaining bits are cleared.

											
s		Ε	POLYNOMIAL	REMARKS							
s ₂	s ₁	s ₀	FOLTNOMIAL	NEMANKS							
L	L	L	X16+X15+X2+1	CRC-16							
L	L	н	x16+x14+x+1	CRC-16 REVERSE							
L	н	L	x16+x15+x13+x7+x4+x2+x1+1								
L	н	н	x12+x11+x3+x2+x+1	CRC-12							
н	L	L	x ⁸ +x ⁷ +x ⁵ +x ⁴ +x+1								
н	L	н	x ⁸ +1	LRC-8							
н	́н	L	x16+x12+x5+1	CRC-CCITT							
н	н	н	x16+x11+x4+1	CRC-CCITT REVERSE							

TADLE 1

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

CV/MDOL	DL PARAMETER			LIMITS		UNUTO	TEST CONDITIONS (Note 1)	
SYMBOL			MIN	ТҮР	MAX	- UNITS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
 V		ХМ			0.7	- v		
VIL	Input LOW Voltage	XC			0.8	7 V	Guaranteed Input LOW Voltage	
VCD	Input Clamp Diode Volta	age		-0.9	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
	Output HIGH Voltage	ХМ	2.4	3.4		v	V _{CC} = MIN, I _{OH} = -400 μA	
V _{OH}		хс	2.4	3.4				
	Output LOW Voltage	XM & XC		0.35	0.4	V	V _{CC} = MIN, I _{OL} = 4.0 mA	
VOL		XC		0.45	0.5	V	V _{CC} = MIN, I _{OL} = 8.0 mA	
1	Input HIGH Current			1.0	40	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
ін					1.0	mA	V _{CC} = MAX, V _{IN} = 5.5 V	
ΊL					-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V (Note 3)	
ICC	Supply Current			70	110	mA	V _{CC} = MAX, Inputs Open	

			LIMITS				
SYMBOL	PARAMETER		TYP (Note 2)	MAX	UNITS	CONDITIONS	
f _{max}	Maximum Clock Frequency	12	20		MHz		
^t PHL ^t PLH	HL Propagation Delay, Clock, MR to Data Output LH Propagation Delay, Preset to Data Output LH Propagation Delay, Preset to Data Output HL Propagation Delay, Clock,		30	55	ns		
^t PHL tPLH			40	60	ns	Fig. 3, 4, 5	C _L = 15 p
tPHL tPLH			40	60	ns		

AC SET-UP REQUIREMENTS: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}C$

CVMPO1			LIMITS					
SYMBOL	PARAMETER	MIN	ΤΥΡ	MAX	UNITS	CONDITIONS		
twCP (L)	Clock Pulse Width (LOW)	35			ns	Fig. 2		
t _s D	Set-up Time, Data to Clock		35	55	ns		-	
t _s CWE	Set-up Time, CWE to Clock		35	55	ns	5: 0		
t _h	Hold Time, Data and CWE to Clock		0		ns	Fig. 6	C _L = 15 pF	
t _w P (L)	Preset Pulse Width (LOW)	35	25		ns	Fig. 4	-	
t _w MR (H)	Master Reset Pulse Width (HIGH)	35	25		ns	Fig. 6	-	
t _{rec}	Recovery Time, MR and Preset to Clock		25	35	ns	Fig. 4, 5		

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$. 3. Not more than one output should be shorted at a time.

EQUIVALENT CIRCUIT FOR X¹⁶+X¹⁵+X²+1





Fig. 1



7

9403

FIRST-IN FIRST-OUT (FIFO) BUFFER MEMORY

FAIRCHILD MACROLOGIC

DESCRIPTION — The 9403 is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high speed disc or tape controllers and communication buffer applications. It is organized as 16 words by four bits and may be expanded to any number of words or any number of bits (in multiples of 4). Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 9403 has 3-state outputs which provide added versatility. It is a member of Fairchild's TTL MACROLOGIC family and is fully compatible with all TTL families.

- 14 MHz SERIAL OR PARALLEL DATA RATE
- SERIAL OR PARALLEL INPUT
- SERIAL OR PARALLEL OUTPUT
- EXPANDABLE WITHOUT EXTERNAL LOGIC
- 3-STATE OUTPUTS
- FULLY COMPATIBLE WITH ALL TTL FAMILIES
- 24-PIN PACKAGE

PIN NAMES		LOADING	G (Note a)
		HIGH	LOW
D ₀ – D ₃	Parallel Data Inputs	0.5 U.L.	0.23 U.L.
DS	Serial Data Input	0.5 U.L.	0.23 U.L.
PL	Parallel Load Input	0.5 U.L.	0.23 U.L.
CPSI	Serial Input Clock (Operates on	0.5 U.L.	0.23 U.L.
	Negative-Going Transition)		
IES	Serial Input Enable (Active LOW)	0.5 U.L.	0.23 U.L.
TTS	Transfer to Stack Input (Active LOW)	0.5 U.L.	0.23 U.L.
OES	Serial Output Enable Input	0.5 U.L.	0.25 U.L.
	(Active LOW)		
TOS	Transfer Out Serial Input	0.5 U.L.	0.23 U.L.
	(Active LOW)		
ТОР	Transfer Out Parallel Input	0.5 U.L.	0.23 U.L.
MR	Master Reset (Active LOW)	0.5 U.L.	0.23 U.L.
EO	Output Enable (Active LOW)	0.5 U.L.	0.23 U.L.
CPSO	Serial Output Clock Input	0.5 U.L.	0.23 U.L.
	(Operates on Negative-Going Transition)		
Q ₀ – Q ₃	Parallel Data Outputs (Note b)	130 U.L.	10 U.L.
O _S IRF	Serial Data Output (Note b)	10 U.L.	10 U.L.
IRF	Input Register Full Output	10 U.L.	5 U.L.
	(Active LOW) (Note b)		
ORE	Output Register Empty Output	10 U.L.	5 U.L.
-	(Active LOW) (Note b)		

V_{CC} = Pin 24 GND = Pin 12 **CONNECTION DIAGRAM DIP** (TOP VIEW) 24 Vcc 2 🗌 PL ORE 23 3 🗖 D₀ ٥s 22 4 🗖 D₁ Q₀ 21 5 🗖 D2 Q1 _____20 Q2 19 6 🗌 D₃ 7 🗖 D_S 18 0₃ 8 CPSI 17 ĒŌ 16 9 IES CPSO ŌES 15 10 TTS 14 11 MR TOS тор 13 12 GND NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC SYMBOL

 $D_2 D_1$

9403 ELEO

 $\mathsf{MR} \ \mathsf{Q}_3 \ \mathsf{Q}_2 \ \mathsf{Q}_1 \ \mathsf{Q}_0 \ \mathsf{Q}_S$

18 19 20 21 22

D₀

IRF

ORE

- 23

7 6 5 4 3

PL DS D3

TTS

IES

CPS

тор

TOS

OES

CPSO

11

ΕO

10

9

8 13

14 •

15

16 -


17

-0


NOTES:

a. 1 unit load (U.L.) = 40 μ A HIGH, 1.6 mA LOW.

b. Output fan-out with $V_{\mbox{OL}} \leqslant 0.5~V$







FUNCTIONAL DESCRIPTION – As shown in the Block Diagram the 9403 consists of three parts:

- 1. An Input Register with Parallel and Serial Data Inputs as well as control inputs and outputs for input handshaking and expansion.
- 2. A 4-bit wide, 14-word deep Fall-Through Stack with self-contained control logic.
- 3. An Output Register with Parallel and Serial Data Outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below:

INPUT REGISTER (DATA ENTRY):

The Input Register can receive data in either bit-serial or in 4-bit parallel form, store it until it is sent to the Fall-Through Stack and generate and accept the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting the F3 Flip-Flop and resetting the other flip-flops. The \overline{Q} Output of the last Flip-Flop (FC) is brought out as the "Input Register Full" output (IRF). After initialization this output is HIGH.

PARALLEL ENTRY:

A HIGH level on the PL Input loads the $D_0 - D_3$ Data Inputs into the F0 - F3 Flip-Flops and sets the FC Flip-Flop, which forces IRF LOW, indicating "Input Register Full". The D Inputs must be stable while PL is HIGH. During parallel entry, the IES Input should be LOW; the CPSI Input may be either HIGH or LOW.

SERIAL ENTRY:

Data on the DS Input is serially entered into the F3, F2, F1, F0, FC Shift Register on each HIGH-to-LOW transition of the CPSI Clock Input, provided IES and PL are LOW.

After the fourth clock transition the four serial data bits are aligned in the four data flip-flops and the FC Flip-Flop is set, forcing \overline{IRF} LOW (Input Register full) and internally inhibiting further \overline{CPSI} clock pulses. Figure 3 illustrates the final positions in a 9403 resulting from a 64-bit serial bit train. B0 is the first bit, B63 the last bit.

TRANSFER TO THE FALL-THROUGH STACK:

The outputs of Flip-Flops F0 – F3 feed the Stack. A LOW level on the TTS Input attempts to initiate a "fall-through" action. If the top location of the Stack is empty, data is loaded into the Stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the IRF output to the TTS input.

Data falls through the Stack automatically, pausing only when it is necessary to wait for an empty next location. In the 9403, as in most modern FIFO designs, the MR input only initializes the Stack control section and does not clear the data.

OUTPUT REGISTER (DATA EXTRACTION):

The Output Register receives 4-bit data words from the bottom Stack location, stores it and outputs data on a 3-state 4-bit parallel data bus or on a 3-state serial data bus. The output section generates and receives the necessary status and control signals. Figure 2 is a conceptual logic diagram of the output section.




Fig. 3 FINAL POSITIONS IN A 9403 RESULTING FROM A 64-BIT SERIAL TRAIN

PARALLEL DATA EXTRACTION:


When the FIFO is empty after a LOW pulse is applied to \overline{MR} , the Output Register Empty (\overline{ORE}) Output is LOW. After data has been entered into the FIFO and has fallen through to the bottom Stack location, it is transferred into the output register, provided the "Transfer Out Parallel" (TOP) Input is HIGH, and the \overline{OES} Input is LOW. As a result of the data transfer \overline{ORE} goes HIGH, indicating valid data on the data outputs (provided the 3-state buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW, \overline{ORE} will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until the next LOW-to-HIGH transition of TOP transfers the next word (if available) into the output register as explained above. During parallel data extraction, \overline{TOS} , \overline{CPSO} , and \overline{OES} should be LOW.

SERIAL DATA EXTRACTION:

When the FIFO is empty after a LOW pulse is applied to \overline{MR} , the Output Register Empty (\overline{ORE}) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom Stack location, it is transferred into the output shift register provided the "Transfer Out Serial" (TOS) is LOW. TOP must be HIGH, and \overline{OES} and \overline{CPSO} must be LOW. As a result of the data transfer \overline{ORE} goes HIGH indicating valid data in the shift register. The 3-state serial Data Output Q_S is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of \overline{CPSO} . The fourth transition empties the shift register, forces \overline{ORE} LOW and disables the serial output Q_S . For serial operation the \overline{ORE} output may be tied to the TOS input, requesting a new word from the Stack as soon as the previous one has been shifted out.


EXPANSION:

Vertical Expansion – The 9403 may be vertically expanded to store more words without external parts. The interconnections necessary to form a 46-word by 4-bit FIFO are shown in Figure 4. Using the same technique, any FIFO of 15n + 1 words by four bits can be constructed. Note that expansion does ot sacrifice any of the FIFO's flexibility for serial/parallel input and output.




Horizontal Expansion – The 9403 may also be horizontally expanded to store long words (in multiples of four bits) without external logic. The interconnections necessary to form a 16-word by 12-bit FIFO are shown in Figure 5. Using the same technique, any FIFO of 16 words by 4 X n bits can be constructed. When expanding in the horizontal direction, it is usual to connect the IRF and ORE outputs of the right most device (most significant device) to the TTS and TOS inputs respectively of all devices to the left (less significant devices) to guarantee that no operation is initiated before all devices are ready.

As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the FIFO's flexibility for serial/parallel input and output.



Horizontal and Vertical Expansion – The 9403 can be expanded in both the horizontal and vertical direction without any external parts and without sacrificing any of the FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in Figure 6. Using the same technique, any FIFO of $15n_1 + 1$ words by 4 X n₂ bits can be constructed.

Figures 7 and 8 show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in Figure 6. The final position of data after serial insertion of 496 bits into the FIFO array of Figure 6 is shown in Figure 9.






Fig. 9 FINAL POSITION OF A 496-BIT SERIAL INPUT

INTERLOCKING CIRCUITRY:

Most conventional FIFO designs provide status signals analogous to IRF and ORE. However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 9403 incorporates simple but effective "master/slave" interlocking circuitry to eliminate the need for external gating.

In the 9403 array of Figure 6 devices 1 and 5 are defined as "row masters" and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its IES input from a row master or a slave of higher priority.

In a similar fashion, the \overline{ORE} outputs of slaves will not go HIGH until their \overline{OES} input has gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the \overline{IRF} output of the final slave in that row goes LOW and that output data for the array may be extracted when the \overline{ORE} of the final slave in the output row goes HIGH.

The row master is established by connecting its IES input to ground while a slave receives its IES input from the IRF output of the next higher priority device. When an array of 9403 FIFOs is initialized with a LOW on the MR inputs of all devices, the IRF outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the IES input during initialization. Figure 10 is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever MR and IES are LOW, the master latch is set. Whenever TTS goes LOW the request initialization flip-flop will be set. If the master latch is HIGH, the input register will be immediately initialized and the request initialization flip-flop reset. If the master latch is reset, the input register is not initialized until IES goes LOW. In array operation, activating the TTS initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a TOS or TOP input initiates a load-from-stack operation and sets the ORE request flip-flop. If the master latch is set, the last Output Register flip-flop is set and ORE goes HIGH. If the master latch is reset, the ORE output will be LOW until an OES input is received.

OUTPUT CONDITION	INTERNAL STATE			
	Master Operation – IES LOW when Initialized	Slave Operation — IES HIGH when Initialized		
IRF LOW	Input Register Full	Input Register Full and IES LOW		
ORE LOW	Output Register not Full	Output Register not Full and OES LOW		

TABLE 1

Table 1 summarizes master/slave status outputs.

FAIRCHILD MACROLOGIC • 9403




Fig. 10 CONCEPTUAL DIAGRAM, INTERLOCKING CIRCUITRY

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

SYMBOL	PARAMETER		LIMITS					
STIVIBUL			MIN	ТҮР	MAX	UNITS	TEST CONDITIONS (Note 1)	
VIH	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage	
VIL	Input LOW Voltage	ХМ			0.7	v	Guaranteed Input LOW Voltage	
*1L		xc			0.8	ľ ľ		
VCD	Input Clamp Diode Voltage			-0.9	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
Val	Output HIGH Voltage	ХМ	2.4	3.4		v	Vcc = MIN, IoH =400 μA	
^V OH	Q _S , QRE, OES	хс	2.4	3.4		Ň	$V_{CC} = W_{III}, V_{OH} = -400 \mu A$	
Vau		ХМ	2.4	3.4		v	$\frac{I_{OH} = -2.0 \text{ mA}}{I_{OH} = -5.7 \text{ mA}} V_{CC} = \text{MIN}$	
Vон	Output HIGH Voltage, Q ₀ -Q ₃	хс	2.4	3.1		ľ	IOH = -5.7 mA	
 V	Output LOW Voltage, Q ₀ –Q ₃ , Q ₅			0.25	0.4	V	V _{CC} = MIN, I _{OL} = 8.0 mA	
VOL				0.35	0.5	V	V _{CC} = MIN, I _{OL} = 16 mA	
Va	Output LOW Voltage, ORE, OES			0.25	0.4	- V	$\frac{I_{OL} = 4.0 \text{ mA}}{I_{OL} = 8.0 \text{ mA}} V_{CC} = MIN$	
VOL				0.35	0.5		I _{OL} = 8.0 mA	
lozн	Output Off Current HIGH, Q0-C	03, QS			100	μA	V _{CC} = MAX, V _{OUT} = 2.4 V, V _E = 0.8 V	
IOZL	Output Off Current LOW, Q0-Q	3, QS			-100	μA	V _{CC} = MAX, V _{OUT} = 0.5 V, V _E = 0.8 V	
				1.0	40	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
ЧН	Input HIGH Current	Input HIGH Current			1.0	mA	V _{CC} = MAX, V _{IN} = 5.5 V	
1	Input LOW Current, all except O	ES			-0.36			
11	OES				-0.86	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
IOS	Output Short Circuit Current, OF	E, OES	-10		-42	mA	V _{CC} = MAX, V _{OUT} = 0 V	
los	Output Short Circuit Current, QO	–Q3, QS	-30		-100	mA	V _{CC} = MAX, V _{OUT} = 0, (Note 3)	
ICC	Supply Current			105	160	mA	V _{CC} = MAX, Inputs Open	

NOTES:


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$. 3. Not more than one output should be shorted at a time.

	- PARAMETER		LIMITS			001115150
SYMBOL			TYP	MAX	UNITS	COMMENTS
tPWH	CPSI Pulse Width (HIGH)		25		ns	
^t PWL	CPSI Pulse Width (LOW)		12		ns	Stack not full, PL LOW, Figures 11 & 12
tPWH	PL Pulse Width (HIGH)		15		ns	Stack not full, Figures 17 & 18
^t PWL	TTS Pulse Width (LOW) Serial or Parallel Mode		6.0		ns	Stack not full, Figures 11, 12, 17, 18
^t PWL	MR Pulse Width (LOW)		15		ns	Figure 16
tPWH	TOP Pulse Width (HIGH)		17		ns	CPSO LOW, Data available in stack,
tpwl	TOP Pulse Width (LOW)		25		ns	Figure 15
^t PWH	CPSO Pulse Width (HIGH)		16		ns	
^t PWL	CPSO Pulse Width (LOW)		20		ns	TOP HIGH, Data in stack, Figures 13 & 14
t _s	Set-Up Time D _S to Negative CPSI		20		ns	PL LOW, Figures 11 & 12
ts	Set-Up Time, TTS to IRF Serial or Parallel Mode		0		ns	Figures 11, 12, 17, 18
	Set-Up Time Negative-Going ORE to		0			
t _s	Negative-Going TOS		0		ns	TOP HIGH, Figures 13 & 14
^t rec	Recovery Time \overline{MR} to any Input		5.0		ns	Figure 16


AC SET-UP REQUIREMENTS: V_{CC} = 5.0 V, C_{L} = 15 pF, T_{A} = 25°C


AC CHARACTERISTICS: V_{CC} = 5.0 V, C_{L} = 15 pF, T_{A} = 25°C


SYMBOL	PARAMETER		LIMIT	S	UNITS	COMMENTS
STIMBUL	PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
^t PHL	Propagation Delay, Negative-Going CP to IRF Output		18		ns	Stack not full, PL LOW, Figures 11 & 12
tPLH	Propagation Delay, Negative-Going TTS to IRF		50		ns	
^t PLH	Propagation Delay, Negative-Going CPSO		30			Serial Output OES LOW, TOP HIGH,
tPHL	to QS Output		20		ns	Figures 13 & 14
^t PLH	Propagation Delay, Positive-Going TOP		42			EO, CPSO LOW, Figure 15
^t PHL	to Outputs $Q_0 - Q_3$		32		ns	EO, CPSO LOW, Figure 15
^t PHL	Propagation Delay, Negative-Going CPSO to ORE		35			Serial Output OES LOW, TOP HIGH,
^t PLH	Propagation Delay, Positive-Going TOS to ORE				ns	Figures 13 & 14
^t PHL	Propagation Delay, Negative-Going TOP to ORE					Parallel Output, EO, CPSO LOW,
^t PLH	Propagation Delay, Positive-Going TOP to ORE		45		ns	Figure 15
t _{ft}	Fall Through Time		450		ns	TTS connected to IRF TOS connected to ORE IES, OES, EO, CPSO LOW, TOP HIGH, Figure 16
^t PLH	Propagation Delay, Negative-Going TOS to Positive-Going ORE		48		ns	Data in stack, TOP HIGH, Figures 13 & 14
^t PHL	Propagation Delay, Positive-Going PL to Negative-Going IRF		35		ns	Stack not full, Figures 17 & 18



18







9404 DATA PATH SWITCH FAIRCHILD MACROLOGIC

DESCRIPTION – The 9404 Data Path Switch (DPS) is a combinatorial array for closing data path loops around arithmetic/logic networks such as the 9405 (Arithmetic Logic Register Stack). A total of 30 instructions (see Table 1) facilitate logic shifting, masking, sign extension, introduction of common constants and other operations.

The 5-bit Instruction Word Inputs (10-14) selects one of the thirty instructions operating on two sets of 4-bit Data Inputs $(\overline{D}_0 - \overline{D}_3, \overline{K}_0 - \overline{K}_3)$. Left Input (\overline{LI}) and Left Output (\overline{LO}) and Right Input (RI) and Right Output (RO) are available for expansion in 4-bit increments. An active LOW Output Enable Input (EO) provides 3-state control of the Data Outputs $(\overline{O}_0 - \overline{O}_3)$ for bus oriented applications.

The 9404 is a member of Fairchild's MACROLOGIC family and is fully compatible with all TTL families.

2 9404 3 DATA PATH SWITCH 13 5 ۱л 22 FO LO 03 02 01 00 RO Ŷ • EXPANDABLE IN MULTIPLES OF FOUR BITS 30 ns DELAY OVER 16-BIT WORD • TWO 4-BIT DATA INPUT BUSSES $V_{CC} = Pin 24$ • 4-BIT DATA OUTPUT BUS WITH 3-STATE OUTPUT BUFFERS GND = Pin 12 USEFUL FOR BYTE MASKING AND SWAPPING PROVIDES ARITHMETIC OR LOGIC SHIFT PROVIDES FOR SIGN EXTENSION • GENERATES COMMONLY USED CONSTANTS **DIP** (TOP VIEW) PURELY COMBINATORIAL – NO CLOCKS REQUIRED • PACKAGED IN SLIM 24-PIN PACKAGE 1 🗖 10 2 🗖 I 1 3 🗖 I₂ 4 🗖 I 3 \overline{O}_0 5 4 LOADING (Note a) 6 D D0 HIGH LOW 0.5 U.L. 0.23 U.L. \overline{K}_2 0.5 U.L. 0.23 U.L. 9 **□ D**₃ $\overline{0}_2$ 0.5 U.L. 0.23 U.L. 0.5 U.L. 0.23 U.L.

10 U.L.

130 U.L.

5.0 U.L.

10 U.L.

0.5 U.L. 0.23 U.L. 10 U.L. 5.0 U.L. 0.5 U.L. 0.23 U.L.

Ŷ ſ 13 14 16 18 20 CONNECTION DIAGRAM V_{CC} 24 RI 23 EO 22 20 R1119 01018 17 16 K₃□15 11 ō3 14 LO 13 12 🗖 GND NOTE The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC SYMBOL

D₁ D₀ кз

In

ĸ

PIN NAMES

D ₀ -D ₃ K₀-K₃	D-Bus Inputs (active LOW)
$\overline{K}_0 - \overline{K}_3$	K-Bus Inputs (active LOW)
10-14 LI	Instruction Word Input
	Shift Left Input (active LOW)
LO	Shift Left Output (active LOW) (Note b)
RI	Shift Right Input (active LOW)
RO	Shift Right Output (active LOW) (Note b)
ĒŌ	Output Enable Input (active LOW)
ō ₀ -ō ₃	Data Output (active LOW) (Note b)

NOTES:

a) 1 Unit Load (U.L.) = 40 µA HIGH, 1.6 mA LOW

b) Output current measured at $V_{OUT} = 0.5 V$




TABLE 1 INSTRUCTION SET FOR THE 9404

	IN	PUT	S			ου	TPL	JT	S	FUNCTION		IN	PUT	ſS		OUTPUTS
14	I3	I2	11	1 ₀	ō3	ō	2 0	5 1	ō0	FUNCTION	١4	I3	12	I ₁	10	$\frac{1}{10} \overline{O}_3 \overline{O}_2 \overline{O}_1 \overline{O}_0 \overline{RO}$ FUNCTION
L	L	L	L	L	L	L	-	L	L	Byte Mask	Н	L	L	L	L	. RI RI RI RI RI K-Bus Sign Extend
L	L	L	L	н	н	H	1	н	н	Byte Mask	н	L	L	L	н	$\overline{K}_3 \overline{K}_3 \overline{K}_2 \overline{K}_1 \overline{K}_0$ K-Bus Sign Extend
L	L	L	н	L	L	L	-	L	н	Minus "2" in 2s Comp ⁽¹⁾	н	L	L	н	L	. RI RI RI RI RI D-Bus Sign Extend
L	L	L	н	н	L	L	-	L	L	Minus "1" in 2s Comp(1)	н	L	L	н	н	$I \overline{D}_3 \overline{D}_3 \overline{D}_2 \overline{D}_1 \overline{D}_0$ D-Bus Sign Extend
L	L	н	L	L	D ₃	D	2 ট	5 1	\overline{D}_0	Byte Mask D-Bus	н	L	н	L	L	$\overline{D}_3 \ \overline{D}_2 \ \overline{D}_1 \ \overline{D}_0 \ \overline{R}I$ D-Bus Shift Left
L	L	н	L	н	н	ŀ	1	н	н	Byte Mask D-Bus	н	L	н	L	н	$\mathbf{K}_3 \ \mathbf{K}_2 \ \mathbf{K}_1 \ \mathbf{K}_0 \ \mathbf{R} \mathbf{I}$ K-Bus Shift Left
L	L	н	Н	L	D ₃	D	2 [5 1	D ₀	Byte Mask D-Bus	н	L	н	н	L	\overline{LI} \overline{D}_3 \overline{D}_2 \overline{D}_1 \overline{D}_0 D-Bus Shift Right
L	L	н	н	н	L	L	-	L	L	Byte Mask D-Bus	н	L	н	н	н	$\overline{D}_3 \ \overline{D}_3 \ \overline{D}_2 \ \overline{D}_1 \ \overline{D}_0 \ D$ -Bus Shift Right Arith ⁽²⁾
L	н	L	L	L	L	H	ł	н	н	Negative Byte Sign Mask	н	н	L	L	L	\overline{LI} \overline{K}_3 \overline{K}_2 \overline{K}_1 \overline{K}_0 K-Bus Shift Right
L	н	L	L	Н	н	ŀ	ł	н	н	Positive Byte Sign Mask	н	н	L	L	н	$\mathbf{H} = \overline{\mathbf{K}}_3 \ \overline{\mathbf{K}}_3 \ \overline{\mathbf{K}}_2 \ \overline{\mathbf{K}}_1 \ \overline{\mathbf{K}}_0 \ \mathbf{K}$ -Bus Shift Right Arith ⁽²⁾
L	н	L	н	L	Γ ₃	ĸ	2 1	۲ ₁	к _о	Byte Mask K-Bus	н	н	L	н	L	$\overline{K}_3 \ \overline{K}_2 \ \overline{K}_1 \ \overline{K}_0$ Byte Mask K-Bus
L	н	L	н	н	L	L	-	L	L	Byte Mask K-Bus	н	н	L	н	н	H H H H Byte Mask K-Bus
L	н	н	L	L	\overline{D}_3	D	2 ট	5 1	\overline{D}_0	Load Byte	н	н	н	L	L	D ₃ D ₂ D ₁ D ₀ Complement D-Bus
L	н	н	L	н	κ ₃	ĸ	2 K	<1	κ ₀	Load Byte	н	н	н	L	н	K ₃ K ₂ K ₁ K ₀ Complement K-Bus
L	н	н	Н	L	н	ŀ	ł	н	L	Plus "1"	н	н	н	н	L	Undefined
L	н	н	Н	н	н	H	ł	н	н	Zero	н	н	н	Н	н	I Undefined

H = HIGH Level L = LOW Level (1) Comp = Complement

(2) Arith = Arithmetic

FUNCTIONAL DESCRIPTION – The 9404 Data Path Switch combines the functions of a dual 4-input multiplexer, a true/ complement one/zero generator, and a shift left/shift right array.

As shown in Table 1, there are two shift right modes. The arithmetic right shift preserves the sign bit in the most significant position while the logic shift moves all positions. Right shift is defined as a 1-bit shift toward the least significant position.

For half-word arithmetic the 9404 provides instructions which extend the sign bit left through the more significant slices. Shift linkages are available as individual inputs and outputs for complete flexibility.

The 9404 may be used to generate constants +1, 0, -1 and -2 in 2s complement notation.

9404 ARRAYS – Arrays of larger than 4-bit word lengths are easily obtained. Figure 1 illustrates a 16-bit array constructed using four devices; device 1 is the least significant and device 4 is the most significant slice. Within each slice, inputs and outputs with '0' subscript are the least significant bits.

The I₁ through I₄ inputs of all devices are bussed. These four bus lines together with the I₀ inputs of the devices form an 8-bit instruction bus to control the array. In some applications, it may be possible to connect the I₀ inputs of devices 1 & 2 together and the I₀ Inputs of devices 3 & 4 together, so that only six bits are needed to control the arrays. Connecting the \overline{LO} of device 1 to \overline{RI} of device 2, \overline{LO} of device 2 to RI of device 3, etc. provides left shift (i.e., shift towards most significant bit) and sign extension. From Table 1 it can be seen that "sign extend" consists of two adjacent instructions differing only in I₀; one of these instructions connects the most significant bit of the selected input bus (i.e., \overline{D}_3 or \overline{K}_3) to the \overline{LO} output while the other instruction forces the output bus and \overline{LO} to the \overline{RI} input. In a similar fashion right shift operation is accomplished by connecting the \overline{LI} input of a device to the \overline{RO} of the next more significant device.




Fig. 1 16-BIT 9404 ARRAY

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

		۲.		LIMITS					
SYMBOL	PARAMETER	MIN TYP		MAX	UNITS	TEST CONDITIONS (Note 1)			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage		
VIL	Input LOW Voltage				0.7	v	Guaranteed Input I	OW Voltage	
* I L		xc			0.8				
V _{CD}	Input Clamp Diode Volta	ge		-0.9	-1.5	V	V_{CC} = MIN, I_{IN} =	—18 mA	
VOH	Output HIGH Voltage	ХМ	2.4	3.4		v	Voo = MIN Jou =	_400 u A	
	LO, RO	XC	2.4	3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A$		
Vou	Output HIGH Voltage	ХМ	2.4	3.4		v	I _{OH} = -2.0 mA	V _{CC} = MIN	
Vон	$\overline{O}_0 - \overline{O}_3$	xc	2.4	3.1		v	IOH = -5.7 mA		
юн	Output HIGH Current				100	μA	V _{CC} = MIN, V _{OH} :	= 5.5 V	
Vai	Output LOW Voltage			0.3	0.4	V	V _{CC} = MIN, I _{OL} =	4.0 mA	
VOL	LO, RO			0.4	0.5	V	V _{CC} = MIN, I _{OL} =	8.0 mA	
Vai	Output LOW Voltage			0.3	0.4	V	V _{CC} = MIN, I _{OL} =	8.0 mA	
VOL	$\overline{O}_0 - \overline{O}_3$			0.4	0.5	V	V_{CC} = MIN, I_{OL} =	16 mA	
IOZH	Output Off Current HIGH	1			100	μA	V _{CC} = MAX, V _{OU}	T = 2.4 V, V _E = 0.8 \	
IOZL	Output Off Current LOW				-100	μA	V _{CC} = MAX, V _{OU}	T = 0.5 V, VE = 0.8 \	
1	Input HIGH Current			1.0	40	μA	V _{CC} = MAX, V _{IN} =	= 2.7 V	
ЧН					1.0	mA	V _{CC} = MAX, V _{IN} :	= 5.5 V	
Ι _Ι	Input LOW Current				0.36	mA	V _{CC} = MAX, V _{IN} :	= 0.4 V	
IOS	Output Short Circuit Curr	rent	-30	1	-100	mA	V _{CC} = MAX, V _{OU}	T = 0 V (Note 3)	
ICC	Supply Current		··· ··· ·· ···	76		mA	V _{CC} = MAX, Input	s Open	

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.

3. Not more than one output should be shorted at a time.

SYMBOL	DADAMETER		LIMITS			
STINBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH	Propagation Delay,		20			
^t PHL	Data Inputs ($\overline{D}_0 - \overline{D}_3$, $\overline{K}_0 - \overline{K}_3$) to Output ($O_0 - O_3$)		20		ns	
^t PLH	Propagation Delay,		18			
^t PHL	Data Inputs (\overline{D}_0 - \overline{D}_3 , \overline{K}_0 - \overline{K}_3) to Shift Outputs (\overline{LO} , \overline{RO})		10		ns	
^t PLH	Propagation Delay, RI to LO		10		ns	
^t PHL	Hopagation Delay, In to EO		10		115	EULOW
^t PLH	Propagation Delay,		22		nc	
^t PHL	Instruction Word (I_0-I_5) to Data Outputs ($\overline{O}_0-\overline{O}_3$)		22		ns	
^t PLH	Propagation Delay,		22			
^t PHL	Instruction Word (I_0-I_5) to Shift Outputs ($\overline{RO}, \overline{LO}$)		22		ns	
^t PZH						,
^t PZL	Enable Delay, \overline{EO} to Outputs ($\overline{O}_0 - \overline{O}_3$)		10		ns	
^t PLZ	Disable Delay, EO to Outputs $(\overline{O}_0 - \overline{O}_3)$		8		ns	
^t PHZ	Disable Delay, CO to Outputs (00-03)		°		115	

9405 ARITHMETIC LOGIC REGISTER STACK

FAIRCHILD MACROLOGIC

DESCRIPTION – The Arithmetic Logic Register Stack (ALRS) is designed to implement general registers in high performance programmable digital systems. The device contains a 4-bit arithmetic logic unit (ALU), an 8-word by 4-bit RAM, and associated control logic. The ALU implements eight arithmetic and logic functions where one 4-bit operand is supplied from an external source (input data bus) and the second 4-bit operand is supplied internally from one of the eight RAM words selected by the Address Inputs (A₀-A₂). The result of the operation is loaded into the same RAM location and simultaneously, is loaded into the output register making it available at the 3-state output data bus.

The 9405 operates on four bits of data but features are provided for expansion to longer word lengths. Carry Propagate and Carry Generate Outputs are provided for an external carry lookahead where maximum operating speed is required. In applications where high speed arithmetic is not needed, ripple expansion may also be implemented. The 9405 provides three status signals: Zero, Negative and Overflow. These qualify the result of an operation. The 9405 is a member of Fairchild's MACROLOGIC family and is fully compatible with all TTL families.

• EIGHT GENERAL REGISTERS/ACCUMULATORS IN A SINGLE PACKAGE

- HIGH SPEED 10 MHz MICROINSTRUCTION RATE
- EXPANDABLE IN MULTIPLES OF FOUR BITS
- PROVIDES FOR RIPPLE OR LOOKAHEAD CARRY
- IMPLEMENTS 64 MICROINSTRUCTIONS
- PROVIDES STATUS ZERO, NEGATIVE, AND OVERFLOW
- 3-STATE OUTPUTS
- 24-PIN PACKAGE

PIN NAMES

$\overline{D}_0 - \overline{D}_3$	Data Inputs (Active LOW)
$A_0 - A_2$	Address Instruction Inputs
$ _{0} - _{2}$	ALU Instruction Inputs (Note b)
MSS	Most Significant Slice Input (Active HIGH)
СР	Clock Input
ĒŌ	Output Enable Input (Active LOW)
ĒX	Execute Input (Active LOW)
0 ₀ -0 ₃	Data Outputs (Active LOW)
0 ₀ -0 ₃ W	Ripple Carry Output (Active LOW) (Note c)
x	Carry Propagate Output (Note d)
Ŷ	Carry Generate Output (Note e)
Z	Zero Status Output (Active HIGH, Open
	Collector) (Note f)

NOTES:

a) 1 Unit Load (U.L.) = 40 μ A HIGH, 1.6 mA LOW (0.5 V).


b) Io used also for Carry Input on lesser significant slices.

c) WOutput also carries instruction information.

d) \overline{X} Output provides Negative Status (active LOW) on most significant slice.

e) \overline{Y} Output provides Overflow Status (active LOW) on most significant slice.

f) An external pull-up resistor is required to supply HIGH level drive capability.



LOADING (Note a)

LOW

0.23 U.L.

10 U.L.

5 U.L.

5 U.L.

5 U.L.

10 U.L.

HIGH


0.5 U.L.

130 U.L.

10 U.L.

10 U.L.

10 U.L.



FUNCTIONAL DESCRIPTION – As shown in the Block Diagram the 9405 Arithmetic Logic Register Stack (ALRS) consists of a 4-bit ALU, an 8-word by 4-bit RAM with output latches, an instruction decode network, control logic and a 4-bit Output Register.

The ALU receives the active LOW input data $(\overline{D}_0 - \overline{D}_3)$ as one operand while the RAM provides the second operand through latches. The ALU output is stored in both the RAM and output register. The active LOW Output Data Bus $(\overline{D}_0 - \overline{D}_3)$ is obtained from the output register through 3-state buffers. An active LOW Output Enable (\overline{EO}) input controls these buffers; a HIGH level \overline{EO} disables the buffers (high impedance state).

The instruction bus for the 9405 consists of two fields, A and I; A_0-A_2 specify the desired location of the RAM and I_0-I_2 specify the desired function to be performed. Table 1 lists Instruction Field Code assignments. Thus, the 9405 provides eight registers (R_0-R_7) and eight different operations may be performed on any of these registers. The I_0-I_2 Inputs are decoded by the instruction decode network to generate necessary control signals for the ALU. The ALU also generates and transmits to the control logic the following signals: Carry Out, Carry Propagate, Carry Generate, Negative Status and Overflow Status. The control logic manipulates the status signals as a function of I_0-I_2 and a control input MSS. A HIGH on the MSS Input declares the most significant slice in a 9405 array (the diode-input on MSS allows it to be tied directly to V_{CC}). All devices, except the most significant 9405 should have a LOW level (ground) on the MSS Input. The control logic generates three device outputs, \overline{W} , \overline{X} and \overline{Y} for arrayed operation. An all zero result from the ALU is decoded and presented at the open collector Zero Status (Z) Output.

The I_0 input serves a dual purpose. For arithmetic instructions, it is used as the carry input and for non-arithmetic instructions it serves as an instruction input. This is possible because only two arithmetic instructions require carry. The dual purpose use of I_0 plays an important role in 9405 expansion schemes.

OPERATION – The 9405 operates on a single clock. CP and \overline{EX} are inputs to a 2-input active LOW AND gate. A microcycle starts as the clock goes HIGH. For normal operation the Execute (\overline{EX}) is LOW. Data is read from the RAM through enabled latches and applied as one operand to the ALU. Data inputs ($\overline{D}_0 - \overline{D}_3$) are applied to the ALU as the other operand and the operation as determined by instruction lines I_0-I_2 is executed. When CP is LOW, the latches are disabled and the result of the operation is written back into the RAM provided that \overline{EX} is LOW. The A lines must obviously be held stable during this time. On the LOW-to-HIGH CP transition, the result of the operation is loaded into the output register and a new microcycle can start. If \overline{EX} is held HIGH, the operation selected by the I and A Inputs is performed, but the result is not written back into the RAM and is not clocked into the output register.


9405 ARRAYS – The 9405 is organized to operate on a 4-bit wide data bus but can easily be expanded for longer words. Expansion requires that carries from lesser significant slices be propagated towards the most significant slice. The 9405 provides full lookahead capability for high speed arithmetic. Appropriate Carry Generate (\overline{Y}) and Carry Propagate (\overline{X}) outputs are provided so that only one external carry lookahead generator is needed for every four 9405s. When speed is not a prime consideration, it is possible to implement ripple carry expansion.

In arrayed operation, it is common to bus the \overline{EX} , \overline{CP} and \overline{EO} Inputs of all devices. The Z Output is open collector and is normally OR-tied with the other devices and to an external load resistor so that a HIGH level indicates a zero result from an operation in the array.

Figure 1 shows a ripple carry 16-bit wide array using four 9405s. The MSS input is tied to V_{CC} on the most significant slice (ALRS 4); the MSS inputs of the other devices are tied to ground. The instruction bus of this array consists of A-Field and I-Field. A-Field is obtained by connecting corresponding A inputs of all four devices. The I₀ input of device 1 (i.e., least significant slice) in conjunction with the bussed I₁, I₂ Inputs forms the I-Field for the array. The I₀ Inputs of devices 2, 3 and 4 are connected to the \overline{W} Outputs of devices 1, 2 and 3 respectively. The ALU network generates the carry propagate output. The control logic operates on this signal as a function of I₁ and I₂ to generate the \overline{W} Output. If both I₁ and I₂ are LOW (i.e., an arithmetic instruction), the \overline{W} Output is the carry output of that slice. In case of non-arithmetic instructions, it assumes the state of the I₀ input. Thus, in Figure 1, if an arithmetic instruction is specified, carry propagates through the \overline{W} Output to I₀ Input of the next higher significant slice. On the other hand, non-arithmetic instructions effectively connect all I₀ Inputs together to form the I-Field for the array. The \overline{W} Output of device 4 is the carry output from the array. The control logic also generates \overline{X} and \overline{Y} Outputs which participate in expansion when full carry lookahead is required. These outputs are normally ignored in ripple expansion except for the most significant slice. In the most significant slice, \overline{X} and \overline{Y} correspond to Negative and Overflow status signals.

Thus, \overline{X} Output of device 4 is LOW, if the result of an operation has its most significant bit as "1" (i.e., negative result). Similarly a LOW level on \overline{Y} output of device 4 indicates that arithmetic overflow has occured. If the two operands have the same sign and the result has opposite sign, then it is assumed that an overflow has occurred. It should be noted that \overline{W} , \overline{X} and \overline{Y} are not controlled by EX or CP. Figure 2 shows a 16-bit array with full carry lookahead expansion. Implementation of the lookahead scheme requires the use of an external 93S42/74S182 in addition to the four 9405s in the array. Since device 1 is the least significant and device 4 is the most significant slice, the MSS Inputs of the first three devices are connected to ground while device 4 has a HIGH at this input. The A-Field for the array instruction bus is obtained by connecting corresponding A Inputs of all four devices. Bussed I₁ and I₂ Inputs together with the I₀ Input of device 1 form the I-Field for the array. The I₀ Inputs for devices 2, 3 and 4 are obtained from the 93S42/74S182 Carry Outputs (Cn+x, Cn+y, and Cn+z) respectively). Also the \overline{P} and \overline{G} Inputs of 93S42/74S182 are connected to \overline{X} and \overline{Y} Outputs of the 9405s as shown. The control logic in the 9405 (see Block Diagram) generates \overline{X} and Y Outputs as a function of I_1 , I_2 and MSS Inputs as well as the Carry Generate and Carry Propagate Outputs of the ALU. If the MSS Input of a slice is LOW and an arithmetic instruction is specified, its \overline{X} Output reflects Carry Propagate and \overline{Y} reflects Carry Generate Outputs from that slice. For an arithmetic instruction the I_0 Input is treated as carry-in into a slice irrespective of MSS. Thus, whenever I_1 and I_2 are LOW, the array behaves as an adder with full carry lookahead. The \overline{W} Outputs still reflect carry output, which is ignored for devices 1, 2 and 3. The \overline{W} Output of device 4 is the carry output from the array. Also, note that the I_0 Input of device 1 is not only an instruction input but also provides the carry input to the array so the I_0 Input of device 1 must be connected to the appropriate 93S42/74S182 input as shown.

When a non-arithmetic instruction is specified to the array, the control logic of the 9405 forces a LOW on \overline{X} and a HIGH on \overline{Y} Outputs on all except the most significant slice. An examination of the 93S42/74S182 logic reveals that whenever \overline{P} is LOW and \overline{G} is HIGH the associated carry output is the same as the carry input. Thus, in Figure 2 devices 2, 3, and 4 will assume the logic level as that presented to the I₀ Input of device 1 during non-arithmetic instructions effectively bussing I₀ through all four devices. As in the case of ripple expansion \overline{X} and \overline{Y} Outputs of device 4 represent Negative and Overflow from the array.



	PARA		LIMITS			TEST CONDITIONS (Note 1)		
SYMBOL		MIN	TYP	MAX	UNITS			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input	HIGH Voltage
VIL	Input LOW Voltage XM				0.7	v	Guaranteed Input	LOW Voltage
· I L		XC			0.8			
VCD	Input Clamp Diode Vol			-1.5	V	V _{CC} = MIN, I _{IN} =	= —18 mA	
Veu	Output HIGH Voltage	ХМ	2.4	3.4		v	Vec - MIN Jour	- 400 0
VOH	W, X Outputs	XC	2.4	3.4		v	V_{CC} = MIN, I_{OH} = -400 μ A	
V _{OH}	Output HIGH Voltage	ХМ	2.4	3.4		V	I _{OH} = -2.0 mA I _{OH} = -5.7 mA	M = -MIN
	$\overline{O}_0, \overline{O}_1, \overline{O}_2, \overline{O}_3$	XC	2.4	3.1		v	I _{OH} = -5.7 mA	VCC - MIIN
	Output HIGH Current				4.00			· · · · · · · · · · · · · · · · · · ·
юн	Z Output			100	μA	V _{CC} = MIN, V _{OH} = 5.5 V		
	Output LOW Voltage			0.3	0.4	V	V _{CC} = MIN, I _{OL}	= 4.0 mA
VOL	W, X, Z		-	0.4	0.5	V	V _{CC} = MIN, I _{OL}	= 8.0 mA
	Output LOW Voltage			0.3	0.4	V	V _{CC} = MIN, I _{OL}	= 8.0 mA
VOL	$\overline{O}_0, \overline{O}_1, \overline{O}_2, \overline{O}_3, \overline{Y}$			0.4	0.5	V	V _{CC} = MIN, I _{OL}	= 16 mA
IOZH	Output Off Current HIC	GH			100	μA	V _{CC} = MAX, V _O	UT = 2.4 V, VE = 0.8 V
OZL	Output Off Current LO	W			-100	μA	V _{CC} = MAX, V _O	UT = 0.5 V, V _E = 0.8 V
				1.0	40	μA	V _{CC} = MAX, V _{IN}	j = 2.7 V
IН	Input HIGH Current				1.0	mA	V _{CC} = MAX, V _{IN}	I = 5.5 V
μL	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN}	I = 0.4 V
IOS	Output Short Circuit Cu	urrent	-30		-100	mA	V _{CC} = MAX, V _O	UT = 0 V (Note 3)
lcc	Supply Current			100	160	mA	V _{CC} = MAX, Inp	uts Open

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C. 3. Not more than one output should be shorted at a time.


SYMBOL	PARAMETER		LIMITS	5	UNITS	TEST CONDITIONS	
	FARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tCW	Clock Period		75		ns		
tPWH	Clock Pulse Width (HIGH)		30				
tPWL	Clock Pulse Width (LOW)		20				
t _s EX t _h EX	Set-Up Time, EX to CP		0				
thEX	Hold Time, EX to CP		0				
^t sA1	Set-Up Time, A ₀ , A ₁ , A ₂ to Negative Going CP (Note 1)		25		ns		
^t sA2	Set-Up Time, A ₀ , A ₁ , A ₂ to Positive Going CP (Note 1)		70		ns		
t _h A	Hold Time, A ₀ , A ₁ , A ₂ to Positive Going CP		5		ns		
t _s ⊡	Set-Up Time, \overline{D}_0 , \overline{D}_1 , \overline{D}_2 , \overline{D}_3 to Positive Going CP		45		ns	EX LOW	
t _h D	Hold Time, \overline{D}_0 , \overline{D}_1 , \overline{D}_2 , \overline{D}_3 to Positive Going Clock		-20		ns		
t _s l	Set-Up Time, I ₀ , I ₁ , I ₂ to Positive Going Clock		50		ns		
t _h l	Hol dTime, I ₀ , I ₁ , I ₂ to Positive Going Clock		0		ns		

AC SET-UP REQUIREMENTS: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$, $C_L = 15 \text{ pF}$, See Fig. 3

NOTE:

1. Both set-up times must be met simultaneously.

AC CHAR	ACTERISTICS: $V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ C}_{L} = 15 \text{ pF}$, See Fig.	3			· · ·	
SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
STINBUL		MIN	ΤΥΡ ΜΑΧ	MAX	UNITS	TEST CONDITIONS	
^t PLH ^t PHL	Propagation Delay, Positive Going CP to $\overline{O}_0, \overline{O}_1, \overline{O}_2, \overline{O}_3$		25		ns	EO, EX LOW	
^t PLH ^t PHL	Propagation Delay, I ₀ to \overline{W}		15		ns	I ₁ or I ₂ HIGH	
^t PLH ^t PHL	Propagation Delay, Data $(\overline{D}_0, \overline{D}_1, \overline{D}_2, \overline{D}_3)$ to \overline{W}		35		ns	I ₁ , I ₂ LOW	
^t PLH	Propagation Delay, Data $(\overline{D}_0, \overline{D}_1, \overline{D}_2, \overline{D}_3)$ to $\overline{X}, \overline{Y}$		45		ns	MSS HIGH	
^t PHL			25		ns	MSS LOW	
^t PLH ^t PHL	Propagation Delay, I_1 , I_2 to \overline{X} , \overline{Y}		22		ns	MSS LOW	
^t PLH ^t PHL	Propagation Delay, Data $(\overline{D}_0, \overline{D}_1, \overline{D}_2, \overline{D}_3)$ to Z		55		ns	1 kΩ External Load Resistor to V _{CC}	
^t PZH	Enable Delay, \overline{EO} to Outputs $\overline{O}_0, \overline{O}_1, \overline{O}_2, \overline{O}_3$		12				
^t PZL						·	
^t PLZ	Disable Delay, \overline{EO} to \overline{O}_0 , \overline{O}_1 , \overline{O}_2 , \overline{O}_3		10				
^t PHZ		L			l		



30

9406 PROGRAM STACK


FAIRCHILD TTL MACROLOGIC

DESCRIPTION – The 9406 is a 16-word by 4-bit "Push-Down Pop-Up" Program Stack. It is designed to implement Program Counter (PC) and return address storage for nested subroutines in programmable digital systems. The 9406 executes 4 instructions: Return, Branch, Call and Fetch as specified by a 2-bit instruction. When the device is initialized, the Program Counter (PC) is in the top location of the Stack. As a new PC value is "pushed" into the Stack (Call Operation), all previous PC values effectively move down one level. The top location of the Stack is the current PC. Up to 16 PC values can be stored, which gives the 9406 a 15 level nesting capability. "Popping" the Stack (Return Operation) brings the most recent PC to the top of the Stack. The remaining two instructions affect only the top location of the Stack from the $\overline{D}_0 - \overline{D}_3$ Inputs. In the Fetch operation, the contents of the top Stack location (current PC value) are put on the X₀ - X₃ bus and the current PC value is incremented.

The 9406 may be expanded to any word length without additional logic. 3-State output drivers are provided on the 4-bit Address Outputs $(X_0 - X_3)$ and Data Outputs, $(\overline{O}_0 - \overline{O}_3)$; the X-Bus Outputs are enabled internally during the Fetch instruction while the O-bus Outputs are controlled by an Output Enable (\overline{EO}_0) . Two status outputs, Stack Full (SF) and Stack Empty (SE) are provided. The 9406 is a member of Fairchild's 9400 MACROLOGIC family, and is fully compatible with all TTL families.

- 16-WORD BY 4-BIT LIFO
- 15-LEVEL NESTING CAPABILITY
- 10 MHz MICROINSTRUCTION RATE
- PROGRAM COUNTER LOADS FROM DATA BUS
- OPTIONAL AUTOMATIC INCREMENT OF PROGRAM COUNTER
- STACK LIMIT STATUS INDICATORS
- 24-PIN PACKAGE
- 3-STATE OUTPUTS

PIN NAMES		LOADING	G (Note a)
		HIGH	LOW
$\overline{D}_0 - \overline{D}_3$	Data Inputs (Active LOW)	0.5 U.L.	0.23 U.L.
<u>10,</u> 1	Instruction Inputs	0.5 U.L.	0.23 U.L.
ĒX	Execute Input (Active LOW)	0.5 U.L.	0.23 U.L.
СР	Clock Input	0.5 U.L.	0.23 U.L.
MR	Master Reset Input (Active LOW)	0.5 U.L.	0.23 U.L.
CĪ	Carry Input (Active LOW)	0.5 U.L.	0.23 U.L.
EOO	Output Enable Input (Active LOW)	0.5 U.L.	0.23 U.L.
$\overline{O}_0 - \overline{O}_3$	Output Data Outputs (Active LOW)	130 U.L.	10 U.L.
	(Note b)	120 11 1	10 U.L.
$\frac{x_0}{CO} - x_3$	Address Outputs (Note b)	130 U.L.	
	Carry Output (Active LOW) (Note b)	10 U.L.	5 U.L.
SF	Stack Full Output (Active LOW)	10 U.L.	5 U.L.
	(Note b)		
SE	Stack Empty Output (Active LOW) (Note b)	10 U.L.	5 U.L.



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION – As shown in the Block Diagram, the 9406 consists of an input multiplexer, a 16 X 4 RAM with output latches addressed by the Stack Pointer (SP), an incrementor, control logic, and output buffers. The 9406 is organized around three 4-bit busses; the Input Data Bus $(\overline{D}_0 - \overline{D}_3)$, Output Data Bus $(\overline{O}_0 - \overline{O}_3)$ and the Address Bus $(X_0 - X_3)$. The 9406 implements four instructions as determined by Inputs I₀ and I₁. (See Table 1). The O-Bus is derived from the RAM output latches and enabled by the active LOW Output Enable (EO₀) Input. The X-Bus is also derived from the output latches; it is enabled internally during the Fetch instruction. Execution of instructions is controlled by the Execute (\overline{EX}) and Clock (CP) Inputs.

FETCH OPERATION – The Fetch Operation places the content of the current Program Counter (PC) on the X-Bus. If the Carry In (\overline{CI}) is LOW, the current PC is incremented in preparation for the next Fetch. If \overline{CI} is HIGH, the value of the current program is unchanged, (Iterative Fetch).

The instruction code is set up on the I lines when CP is HIGH. The active level LOW Execute (\overline{EX}) is normally set up at this time as well. The control logic interprets I₀ and I₁ and selects the incrementor output as the data source to the RAM via the input multiplexer. The current PC value is loaded into the latches and is available on the O-Bus if \overline{EO}_0 is LOW. When CP is LOW the output latches are disabled from following the RAM output, when both CP and \overline{EX} are LOW, buffers are enabled, applying the current PC to the X-Bus. The output of the incrementor is written into the RAM during the period when CP and \overline{EX} are LOW. If \overline{CI} is LOW, the value stored in the current PC, plus one, is written into the RAM. If \overline{CI} is HIGH, the current PC is not incremented. Carry Out (CO) is LOW when the contents of the current PC is at its maximum, e.e., all ones and the Carry In (\overline{CI}) is LOW. When CP or EX goes HIGH, writing into the RAM is inhibited and the Address Buffers (X₀ - X₃) are disabled.

BRANCH OPERATION – During a Branch Operation, the Data Inputs $(\overline{D}_0 - \overline{D}_3)$ are loaded into the current program counter.

The instruction code and the \overline{EX} Input are set up when CP is HIGH. The Stack Pointer remains unchanged. When CP goes LOW (assuming \overline{EX} is LOW) the D-Bus Inputs are written into the current PC. The X-Bus drivers are not enabled during a Branch Operation.

CALL OPERATION – During a Call Operation the content of the Data Bus is loaded into the top location of the stack and all previous PC values are effectively moved down one level.

The Instruction code and the \overline{EX} Input are set up when CP is HIGH. When \overline{EX} is LOW, a "one" is added to the Stack Pointer value thus incrementing the RAM address. Since the output latches go to the nontransparent or store mode when CP is LOW, the O-Bus outputs will reflect the RAM output at the CP negative-going transition. If EX goes LOW considerably before CP goes LOW, the O-Bus will correspond to the previous contents of the incremented RAM address after CP goes LOW. If CP goes LOW a very short time after EX, the O-Bus will remain unchanged until the LOW to HIGH transition of CP.

When CP is LOW (assuming \overline{EX} is LOW) the D-Bus Inputs are written into this new RAM location. On the LOW-to-HIGH CP transition, the incremented Stack Pointer value is loaded into the Stack Pointer Register and the O-Bus Outputs reflect the newly entered data. When the RAM address is "1111" the Stack Full Output (\overline{SF}) is LOW, indicating that no further Call operations should be initiated. If an additional Call Operation is performed SP is incremented to (0000), the contents of that location will be written over, \overline{SF} will go HIGH and the Stack Empty (\overline{SE}) will go LOW.

The X-Bus drivers are not enabled during a Call operation.

RETURN OPERATION – During the Return operation the previous PC is "popped" to become the current PC.

The instruction is set up when CP is HIGH. When \overline{EX} is LOW, a "one" is subtracted from the Stack Pointer value, thus decrementing the RAM address. If \overline{EX} goes LOW considerably before CP goes LOW, the O-Bus will correspond to the new value after \overline{EX} goes LOW. If CP goes LOW a short time after \overline{EX} , the O-Bus will remain unchanged until the LOW to HIGH transition of CP.

On the LOW-to-HIGH CP transition the decremented Stack Pointer value is loaded into the Stack Pointer Register and the O-Bus Outputs correspond to the new "popped" value.

The X-Bus drivers are not enabled during a return operation. When the RAM address is "0000", the Stack Empty Output (\overline{SE}) is LOW, indicating that no further return operations should be initiated. If an additional Return operation is performed, SP is decremented to "1111", the SE will go HIGH and the Stack Full Output (\overline{SF}) will go LOW. Operation of the active LOW Master Reset (\overline{MR}) causes the SP to be reset and the contents of that RAM location (0000) to be cleared. The Stack Empty (\overline{SE}) output goes LOW. This operation overrides all other inputs.

MULTIPLE 9406 OPERATION – The 9406 may be expanded to any word length in multiples of four without external logic. The connection for expanded operation is shown in Figure 1. Carry In (CI) and Carry Out (CO) are connected to provide automatic increment of the current program counter during Fetch. The CI Input of the least significant 9406 is tied LOW to ground.

If automatic increment during Fetch is not desired, the CI Input of the least significant 9406 is held HIGH.




	TABLE 1 INSTRUCTION SET FOR THE 9406									
I1 I0	INSTRUCTION	INTERNAL OPERATION	X-BUS	O-BUS (WITH EO _O LOW)						
LL	Return (Pop)	Decrement Stack Pointer	Disabled	Depending on the relative timing of EX and CP, the outputs will reflect the current pro- gram counter or the new value while CP is LOW. When CP goes HIGH again, the output will reflect the new value.						
LH	Branch (Load PC)	Load D-Bus into Current Program Counter Location	Disabled	Current Program Counter until CP goes HIGH again, then updated with newly entered PC value.						
ΗL	Call (Push)	Increment Stack Pointer and Load D-Bus into New Program Counter Location	Disabled	Depending on the relative timing of EX and CP, the outputs will reflect the current pro- gram counter or the previous contents of the incremented SP location. When CP goes HIGH again, the outputs will reflect the newly entered PC value. See Figure 9 for details.						
нн	Fetch (Increment PC)	Increment Current Program Counter if CI is LOW	Current Program Counter while both CP and EX are LOW, disabled while CP or EX is HIGH	Current Program Counter until CP goes HIGH again, then updated with incremented PC value.						

H = HIGH Level

L = LOW Level

DC CHARACTERISTICS OVER OPERATION TEMPERATURE RANGE (unless otherwise noted)

SYMBOL			LIMITS		UNITS	TEST CONDITIONS (Note 1)		
STNBUL	PARAMETER	MIN	TYP	MAX	UNITS			
VIH	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage	
V.,	Input LOW Voltage	XM			0.7	v	Guaranteed Input LOW Voltage	
VIL		XC			0.8	1		
VCD	Input Clamp Diode Volta		-0.9	-1.5	V	V _{CC} = MIN, I _{IN} =18 mA		
	Output HIGH Voltage	XM	2.4	3.4		v	V == = MIN = = 400	
Vон	CO, SE, SF	xc	2.4	3.4		1 ^v	$V_{CC} = MIN, I_{OH} = -400 \ \mu A$	
∨он	Output HIGH Voltage	XM	2.4	3.4		v	$I_{OH} = -2.0 \text{ mA}$ $V_{CC} = MIN$	
	$x_0 - x_3, \overline{O}_0 - \overline{O}_3$	xc	2.4	3.1		1 v	IOH = -5.7 mA	
	Output LOW Voltage		0.25	0.4	v	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}$		
VOL	CO, SE, SF			0.35	0.5		V _{CC} = MIN, I _{OL} = 8.0 mA	
VOL	Output LOW Voltage			0.25	0.4	v	V _{CC} = MIN, I _{OL} = 8.0 mA	
VOL	$X_0 - X_3, \overline{O}_0 - \overline{O}_3$			0.35	0.5	1	$V_{CC} = MIN, I_{OL} = 16 mA$	
IOZH	Output Off Current HIGH			Γ	100	μA	V _{CC} = MAX, V _{OUT} = 2.4 V, V _E = 0.8 V	
IOZL	Output Off Current LOW				-100	μA	V _{CC} = MAX, V _{OUT} = 0.5 V, V _E = 0.8 V	
1	Input HICH Current			1.0	40	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
ΙН					1.0	mA	V _{CC} = MAX, V _{IN} = 5.5 V	
ΊL	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
IOS	Output Short Circuit Curr	ent	-30		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V (Note 3)	
ГССН	Supply Current			100	160	mA	V _{CC} = MAX	


NOTES:


1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$. 3. Not more than one output should be shorted at a time.

SYMBOL	PARAMETERS	LIMITS				0000050170
		MIN	ТҮР	MAX	UNITS	COMMENTS
tCW	Clock Period		80		ns	
tPWH	Clock Pulse Width (HIGH)		40		ns	
tPWL	Clock Pulse Width (LOW)		30		ns	2017 La contrar de Maria de Milano
tsĒX	Set-Up Time, EX to CP		0		ns	
thEX	Hold Time, EX to CP		0		ns	·
t _s l	Set-Up Time, I ₀ , I ₁ to Negative-Going Clock		20		ns	Figure 2
t _h l	Hold Time, I ₀ , I ₁ to Positive-Going Clock		0		ns	
t _s Cl	Set-Up Time, CI to Negative-Going Clock		5		ns	
t _h Cl	Hold Time, CI to Positive-Going Clock		0		ns	
t _s D	Set-Up Time, D0-D3 to Positive-Going Clock		20		ns	
t _h D	Hold Time, $D_0 - D_3$ to Positive-Going Clock		0		ns	
tpwLMR	MR Pulse Width (LOW)		40		ns	Figure 3
t _{rec}	MR to Negative-Going Clock		30		ns	rigure 5

REFER TO INDIVIDUAL TIMING DIAGRAMS FOR EACH OPERATION TO DETERMINE OUTPUT RESPONSE








Fig. 4 CARRY-IN TO CARRY-OUT

SYMBOL	PARAMETERS	LIMITS				COMMENTS
		MIN	ТҮР	MAX	UNITS	COMMENTS
^t PLH	Propagation Delay, Carry In $\overline{(CI)}$ to		14			Figure 4
tPHL	Carry Out (CO)		10		ns	
^t PLH	Propagation Delay, Positive-Going CP		34			Figure 5
tPHL	to Carry Out (CO)		38		ns	
^t PLH	Propagation Delay, Negative-Going \overline{EX}		34			Figure 6
^t PHL	to Carry Out (CO)		38		ns	






Fig. 5 CLOCK TO CARRY-OUT






AC CHARACTERISTICS AND SET-UP REQUIREMENTS FOR THE BRANCH (LOAD PC) OPERATION:

 V_{CC} = 5.0 V, T_A = 25°C, C_L = 15 pF


SYMBOL	PARAMETERS	LIMITS				COMMENTS	
		MIN	ТҮР	MAX	UNITS	COMMENTS	
^t PLH	Propagation Delay, Positive-Going CP		28		ns		
^t PHL	to Outputs ($\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{3}$)		36			Figures 7 and 8	
t _s	Set-Up Time, I ₀ , I ₁ to Negative-Going EX		20		ns		
t _h .	Hold Time I ₀ , I ₁ to Positive-Going \overline{EX}		0		ns	EX goes HIGH before CP, Figure 8	
t _h	Hold Time, I ₀ , I ₁ to Positive-Going CP		0		ns	CP goes HIGH before EX, Figure 7	
t _s	Set-Up Time, $\overline{D}_0 - \overline{D}_3$ to Positive-Going CP		16		ns	- Figures 7 and 8	
th	Hold Time, $\overline{D}_0 - \overline{D}_3$ to Positive-Going CP		0		ns		
^t PWL	EX Pulse Width		30		ns	EX Goes HIGH Before CP, Figure 8	



AC CHARACTERISTICS AND SET-UP REQUIREMENTS FOR THE CALL (PUSH) OPERATION:

 $V_{CC} = 5.0 V, T_A = 25^{\circ}C, C_L = 15 pF$ (Figure 9)

SYMBOL	PARAMETERS		LIMITS	5	UNITS	COMMENTS	
STIVIBUL	PARAMETERS	MIN	TYP MAX		UNITS	COMMENTS	
^t PLH	Propagation Delay, Positive-Going CP to		35			FO 1 OW	
tPHL	New Value of $\overline{O}_0 - \overline{O}_3$		55		ns	EO ₀ LOW	
^t PLH	Propagation Delay, Negative-Going EX		30			\overline{EO}_0 LOW, Set-Up Requirements $t_{s1}\overline{EX}$	
^t PHL	to Intermediate Value of $\overline{O}_0 - \overline{O}_3$		45		ns	must be met	
tPLH	Propagation Delay, Negative-Going EX		20				
^t PHL	to SE, SF		40		ns		
ts	Set-Up Time, Negative-Going \overline{EX} to I ₀ , I ₁		20		ns		
th	Hold Time, Positive-Going CP to I ₀ , I ₁		0		ns		
	Set-Up Time, EX to Negative-Going CP which						
t _{s1} EX	Guarantees Intermediate Data on $\overline{0}_0 - \overline{0}_3$ while		45		ns		
	CP is LOW						
	Set-Up Time, EX to Negative-Going CP which						
t _{s2} EX	Guarantees no Change in $\overline{O}_0 - \overline{O}_3$ While CP		0		ns		
	is LOW						
	Hold Time, Positive-Going CP to		0				
thEX	Positive-Going EX		0		ns		
ts	Set-Up Time, $\overline{D}_0 - \overline{D}_3$ to Positive-Going CP		20		ns		
th	Hold Time, Positive-Going CP to $\overline{D}_0 - \overline{D}_3$		0		ns		




NOTES:

1. Condition which occurs when \overline{EX} goes LOW considerably before CP goes LOW ($t_{s1}\overline{EX}$ is met). 2. Condition which occurs when \overline{EX} goes LOW slightly before CP goes LOW ($t_{s2}\overline{EX}$ is met).

AC CHARACTERISTICS AND SET-UP REQUIREMENTS FOR THE RETURN (POP) OPERATION:

$V_{CC} = 5.0$	$V, T_A = 25$	`С, С _L = 15 рF	(Figure 10)
----------------	---------------	----------------------------	-------------

SYMBOL	PARAMETERS		LIMITS	5	UNITS	COMMENTS
STINBUL	FARAMETERS	MIN	ТҮР	MAX		COMMENTS
^t PLH	Propagation Delay, Positive-Going Delay to		28			EQ LOW
^t PHL	New Value of $\overline{O}_{0}-\overline{O}_{3}$		55		ns	EO ₀ LOW
^t PLH	Propagation Delay, Negative-Going EX		30			EO0 LOW, Set-Up Requirements t _{s1} EX
^t PHL	to New Value of $\overline{O}_0 - \overline{O}_3$		45		ns	must be met
^t PLH	Propagation Delay, Negative-Going EX		20			
^t PHL	to SE, SF		40		ns	·
ts	Set-Up Time, Negative-Going EX to I0, I1		20		ns	
^t h	Hold Time, Positive-Going CP to I ₀ , I ₁		0		ns	
	Set-Up Time, \overline{EX} to Negative-Going CP which					
t _{s1} ĒX	Guarantees the New Value on $\overline{O}_0 - \overline{O}_3$		45		ns	
	While CP is LOW					
	Set-Up Time, \overline{EX} to Negative-Going CP.					
t _{s2} EX	Either $t_{s2}\overline{EX}$ or $t_{s3}\overline{EX}$ must be met for		0		ns	
	Proper Operation					
	Set-Up Time, EX to Positive-Going CP.					
t _{s3} ĒX	Either $t_{s3}\overline{EX}$ or $t_{s2}\overline{EX}$ (Above) must be met		30		ns	
	for Proper Operation.					5. St.




NOTES:


- 1. Condition which occurs when \overline{EX} goes LOW considerably before CP goes LOW ($t_{s1}\overline{EX}$ is met). 2. Condition which occurs when \overline{EX} goes LOW slightly before or after CP goes LOW (either $t_{s2}\overline{EX}$ or $t_{s3}\overline{EX}$ are met).

AC CHARACTERISTICS AND SET-UP REQUIREMENTS FOR THE FETCH OPERATION:

 V_{CC} = 5.0 V, T_A = 25°C, C_L = 15 pF

			LIMITS	;		OOMMENITO	
SYMBOL	PARAMETERS	MIN	TYP MAX		UNITS	COMMENTS	
^t PLH	Propagation Delay Positive-Going CP		29				
^t PHL	to Incremented Value of $\overline{O}_0 - \overline{O}_3$		38		ns	\overline{EO}_0 , \overline{CI} LOW, Figures 13 and 14	
tPZL	Turn-On Delay, from CP or EX		15		ns	$\overline{\text{EO}}_{X}$ LOW, Figures 11, 12, 13 and 14	
^t PZH	Whichever goes LOW last to $X_0 - X_3$		12		TIS 1	EOX LOW, Figures 11, 12, 13 and 14	
ts	Set-Up Time, I_0 , I_1 to Negative-Going \overline{EX}		20		ns		
th	Hold Time , I_0 , I_1 to CP or \overline{EX} whichever goes HIGH first		0		ns	Figures 11, 12, 13 and 14	
+	Set-Up Time, Negative Going EX		25		ns	1	
t _s	to Positive-Going CP		25		115		
t _s	Negative-Going CI to Positive-Going CP		20		ns	Fetch with Increment, Figures 13 and 14	
th	Positive-Going \overline{CI} to Negative-Going \overline{EX}		0			Iterative Fetch, Figures 11 and 12	






9407

DATA ACCESS REGISTER FAIRCHILD TTL MACROLOGIC

DESCRIPTION – The 9407 Data Access Register (DAR) performs memory address arithmetic for RAM resident stack applications. It contains three 4-bit registers intended for Program Counter (R_0), Stack Pointer (R_1), and Operand Address (R_2). The 9407 implements 16 instructions (see Table 1) which allow either pre or post decrement/increment and register-to-register transfer in a single clock cycle. It is expandable in 4-bit increments and can operate at a 10 MHz microinstruction rate on a 16-bit word. The 3-state outputs are provided for bus oriented applications. The 9407 is a member of Fairchild's MACROLOGIC family and is fully compatible with all TTL families.

- HIGH SPEED 10 MHz MICROINSTRUCTION RATE
- THREE 4-BIT REGISTERS
- 16 INSTRUCTIONS FOR REGISTER MANIPULATION
- TWO SEPARATE OUTPUT PORTS, ONE TRANSPARENT
- RELATIVE ADDRESSING CAPABILITY
- 3-STATE OUTPUTS
- OPTIONAL PRE OR POST ARITHMETIC
- EXPANDABLE IN MULTIPLES OF FOUR BITS
- SLIM 24-PIN PACKAGE

PIN NAMES		LOADING	G (Note a)
		HIGH	LOW
$\overline{D}_0 - \overline{D}_3$	Data Inputs (Active LOW)	0.5 U.L.	0.23 U.L.
$\frac{I_0 - I_3}{CI}$	Instruction Word Inputs	0.5 U.L.	0.23 U.L.
	Carry Input (Active LOW) (Note b)	0.5 U.L.	0.23 U.L.
CO	Carry Output (Active LOW)	10 U.L.	5 U.L.
CP	Clock Input (L \rightarrow H Edge-Triggered)	0.5 U.L.	0.23 U.L.
ĒX	Execute Input (Active LOW)	0.5 U.L.	0.23 U.L.
ĒŌX	Address Output Enable Input	0.5 U.L.	0.23 U.L.
	(Active LOW)		
EO ₀	Data Output Enable Input	0.5 U.L.	0.23 U.L.
	(Active LOW)		- -
$x_0 - x_3$	Address Outputs (Note b)	130 U.L.	10 U.L.
$\overline{O}_0 - \overline{O}_3$	Data Outputs (Active LOW)	130 U.L.	10 U.L.
	(Note b)		



LOGIC SYMBOL

9407

DAR

 0_{0} 0_{1} 0_{2} 0_{2}

20

CO O-13

FΟ

EO_o

СР


NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

NOTES:

a. 1 Unit Load (U.L.) = 40 μ A HIGH, 1.6 mA LOW.

b. Output Current measured at V_{OUT} = 0.5 V.



FUNCTIONAL DESCRIPTION – The 9407 contains a 4-bit slice of three Registers (R_0-R_2) , a 4-Bit Adder, a 3-state Address Output Buffer (X_0-X_3) , and a separate Output Register with 3-state buffers $(\overline{O}_0-\overline{O}_3)$, allowing output of the register contents on the data bus (refer to the Block Diagram). The DAR performs 16 instructions, selected by I_0-I_3 , as listed in Table 1.

OPERATION – The 9407 operates on a single clock. CP and \overline{EX} are inputs to a 2-input, active LOW AND gate. For normal operation \overline{EX} is brought LOW while CP is HIGH. A microcycle starts as the clock goes HIGH. Data Inputs $\overline{D}_0 - \overline{D}_3$ are applied to the Adder as one of the operands. Three of the four instruction lines (I_1, I_2, I_3) select which of the three registers, if any, is to be used as the other operand. The LOW-to-HIGH CP transition writes the result from the Adder into a register ($R_0 - R_2$) and into the output register provided \overline{EX} is LOW. If the I₀ instruction input is HIGH, the multiplexer routes the result from the Adder to the 3-state Buffer controlling the address bus ($X_0 - X_3$) independent of \overline{EX} and CP. If I₀ is LOW, the multiplexer routes the output of the selected register directly into the 3-state Buffer controlling the Address Bus ($X_0 - X_3$), independent of \overline{EX} and CP.

34707 ARRAYS – The 9407 is organized as a 4-bit register slice. The active LOW \overline{CI} and \overline{CO} lines allow ripple-carry expansion over longer word lengths.

APPLICATIONS – In a typical application, the register utilization in the DAR may be as follows: R_0 is the program counter (PC), R_1 is the stack pointer (SP) for memory resident stacks and R_2 contains the operand address. For an instruction Fetch, PC can be gated on the X-Bus while it is being incremented (i.e., D-Bus = 1). If the fetched instruction calls for an effective address for execution, which is displaced from the PC, the displacement can be added to the PC, and loaded into R_2 during the next microcycle.

	INSTRUCTION SET FOR THE 9407									
INSTRUCTION COMBINA				COMBINATORIAL FUNCTION	SEQUENTIAL FUNCTION OCCURRING					
13	I2	I ₁	10	AVAILABLE ON THE X-BUS	ON THE NEXT RISING CP EDGE					
L	L	L	L	R ₀	R_0 plus D plus CI $\rightarrow R_0$ and 0-register					
L	L	L	н	R ₀ plus D plus Cl						
L	L	н	L	R ₀	R_0 plus D plus CI $\rightarrow R_1$ and 0-register					
L	L	н	н	R ₀ plus D plus Cl						
L	н	L	L	R ₀	R_0 plus D plus CI $\rightarrow R_2$ and 0-register					
L	н	L	н	R ₀ plus D plus Cl						
L	н	н	L	R ₁	R_1 plus D plus CI $\rightarrow R_1$ and 0-register					
L	н	н	н	R ₁ plus D plus Cl						
н	L	L	L	R ₂	D plus CI \rightarrow R ₂ and 0-register					
н	L	L	н	D plus Cl						
н	L	н	L	R ₀	D plus CI \rightarrow R _O and 0-register					
н	L	н	н	D plus Cl						
н	н	L	L	R ₂	R_2 plus D plus Cl $\rightarrow R_2$ and 0-register					
Н	н	L	н	R ₂ plus D plus Cl						
н	н	н	L	R ₁	D plus CI \rightarrow R ₁ and 0-register					
н	н	н	н	D plus Cl						

TABLE 1 INSTRUCTION SET FOR THE 9407

L = LOW Level

H = HIGH Level

				LIMITS				
SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNITS	TEST CONDITIONS (Note 1)		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
VIL	Input LOW Voltage	XM XC			0.7 0.8	- v -	Guaranteed Input LOW Voltage	
V _{CD}	Input Clamp Diode Voltage			-0.9	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
∨он	Output HIGH Voltage, CO	70	2.4 2.4	3.4 3.4		v	V _{CC} = MIN, I _{OH} = -400 μA	
v _{он}	Output HIGH Voltage $X_0 - X_3$, $\overline{O}_0 - \overline{O}_1$	хм хс	2.4 2.4	3.4 3.1		v	I _{OH} = -2.0 mA I _{OH} = -5.7 mA V _{CC} = MIN	
V _{OL}	Output LOW Voltage, CO			0.3 0.4	0.4 0.5	V	V _{CC} = MIN, I _{OL} = 4.0 mA V _{CC} = MIN, I _{OL} = 8.0 mA	
Vol	Output LOW Voltage $X_0 - X_3, \overline{O}_0 - \overline{O}_3$			0.3 0.4	0.4 0.5	v	V _{CC} = MIN, I _{OL} = 8.0 mA V _{CC} = MIN, I _{OL} = 16 mA	
lozн	Output Off Current HIGH				100	μA	V _{CC} = MAX, V _{OUT} = 2.4 V, V _E = 0.8 V	
IOZL	Output Off Current LOW				-100	μA	V _{CC} = MAX, V _{OUT} = 0.5 V, V _E = 0.8 V	
ін	Input HIGH Current			1.0	40 1.0	μA mA	V _{CC} = MAX, V _{IN} = 2.7 V V _{CC} = MAX, V _{IN} = 5.5 V	
۱ _{۱L}	Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
los	Output Short Circuit Curre	nt	-30		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V (Note 3)	
Icc	Supply Current			90	145	mA	V _{CC} = MAX, Inputs Open	

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$. 3. Not more than one output should be shorted at a time.


SYMPO!			LIMITS	5		CONDITIONS
SYMBOL	PARAMETER	MIN	TYP MAX		UNITS	CONDITIONS
tCW	Clock Period (Note)		80		ns	
^t PWH	Clock Pulse Width (HIGH) (Note)		50			
^t PWL	Clock Pulse Width (LOW) (Note)	20				
ts	Set-Up Time, I ₀ – I ₃ to Negative-Going Clock	20			ns	
t _h	Hold Time, I0 – I3 to Positive-Going Clock	0			ns	
t₅D	Set-Up Time, $\overline{D}_0 - \overline{D}_3$, \overline{CI} to Negative-Going Clock	20			ns	
t _h D	Hold Time, $\overline{D}_0 - \overline{D}_3$, \overline{CI} to Negative-Going Clock	0			ns	
t _s l	Set-Up Time, CI to Positive-Going Clock	5			ns	
t _h l	Hold Time, CI to Positive-Going Clock		0		ns	

AC SET-UP REQUIREMENTS: V_{CC} = 5.0 V, C_{L} = 15 pF, T_{A} = 25°C

			LIMITS	5		COMMENTS
SYMBOL	PARAMETER	MIN	ΤΥΡ	MAX	UNITS	COMMENTS
^t PLH ^t PHL	Propagation Delay, Positive-Going CP to $\overline{\mathrm{O}}_0 - \overline{\mathrm{O}}_3$ (Note)		32 24 22		ns	EO ₀ LOW, Figure 3
^t PLH tPHL	Instruction Code – $I_1 - I_3$ to $X_0 - X_3$		26 22		ns	EO _X LOW, I ₀ LOW, Figure 1
^t PLH ^t PHL	Instruction Code $-I_1 - I_3$ to $X_0 - X_3$		50 45		ns	EO _X LOW, I ₀ HIGH, Figure 1
^t PLH ^t PHL	Positive-Going Internal Clock to $X_0 - X_3$		40 35		ns	ΞΟ _X LOW, Ι ₀ ,
^t PLH ^t PHL	Positive-Going Internal Clock to $X_0 - X_3$		65 55		ns	\overline{EO}_X LOW, I ₀ HIGH, Figure 2
^t PLH ^t PHL	Propagation Delay, Data Inputs to $X_0 - X_3$		30 30		ns	I_0 HIGH, $I_1 - I_3$ Stable \overline{EO}_0 LOW, Figure 4
^t PLH ^t PHL	Propagation Delay \overline{CI} to $X_0 - X_3$		24 20		ns	$\overline{\text{EO}}_{X}$ LOW, Figure 5
^t PLH ^t PHL	Propagation Delay I ₀ to $X_0 - X_3$		24 32		ns	\overline{EO}_X LOW, Figure 2
^t PLH ^t PHL	Propagation Delay, Positive-Going Internal Clock to $\overline{\text{CO}}$		45 58		ns	Figure 1
^t PLH ^t PHL	Propagation Delay, \overline{CI} to \overline{CO}		13 15 22		ns	Figure 5
^t PLH ^t PHL	Propagation Delay, Data Inputs $\overline{D}_0 - \overline{D}_3$ to \overline{CO}		13 24		ns	Figure 4
^t PLH ^t PHL	Propagation Delay, Instruction Inputs $I_1 - I_3$ to \overline{CO}		30 32		ns	Figure 1
^t PZH ^t PZL	Enable Delay, \overline{EO} to Outputs $\overline{O}_0 - \overline{O}_3$, \overline{EO}_X to $X_0 - X_3$		13 18		ns	
^t PLZ ^t PHZ	Disable Delay, \overline{EO}_0 to \overline{O}_0 , \overline{O} \overline{EO}_X to $X_0 - X_3$		13 13		ns	

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}, \text{ C}_{L} = 15 \text{ pF}, \text{ T}_{A} = 25^{\circ}\text{C}$

TIMING DIAGRAM




CONDITIONS: $\overline{EO}_0 LOW$ I_0 I_0 I

NOTE:

The internal clock is generated from CP and \overline{EX} . The internal Clock is HIGH if \overline{EX} or CP is HIGH, LOW if \overline{EX} and CP are LOW.

Fig. 1

Fig. 2



9410

16 × 4 CLOCKED RAM WITH 3-STATE OUTPUT REGISTER

HIGH

0.5 U.L.

0.5 U.L.

0.5 U.L.

0.5 U.L.

0.5 U.L.

0.5 U.L.

130 U.L.

FAIRCHILD MACROLOGIC

DESCRIPTION – The 9410 is a register oriented high speed 64-bit Read/Write Memory organized as 16-words by 4-bits. An edge triggered 4-bit output register allows new input data to be written while previous data is held. 3-state outputs are provided for maximum versatility. The 9410 is a member of Fairchild's 9400 TTL MACROLOGIC family and is fully compatible with all TTL families.


- EDGE TRIGGERED OUTPUT REGISTER
- **TYPICAL ACCESS TIME OF 35 ns**
- **3-STATE OUTPUTS**
- **OPTIMIZED FOR REGISTER STACK OPERATION**
- **TYPICAL POWER OF 375 mW**
- **18-PIN PACKAGE**


PIN NAMES

A0-A3	Address Inputs
$\overline{D}_0 - \overline{D}_3$ \overline{CS}	Data Inputs (Active LOW)
CS	Chip Select Input (Active LOW)
ĒŌ	Output Enable Input (Active LOW)
WE	Write Enable Input (Active LOW)
СР	Clock Input (Outputs Change on LOW
	to HIGH Transition)
$\overline{Q}_0 - \overline{Q}_3$	Outputs (Active LOW)

NOTES:

- a) 1 Unit Load (U.L.) = 40 μ A HIGH, 1.6 mA LOW.
- b) 10 LOW Unit Loads measured at 0.5 V.





LOGIC SYMBOL

FUNCTIONAL DESCRIPTION

Write Operation – When the three Control Inputs: Write Enable (\overline{WE}), Chip Select (\overline{CS}), and Clock (CP), are LOW the information on the Data Inputs (\overline{D}_0 - \overline{D}_3) is written into the memory location selected by the Address Inputs (A_0 - A_3). If the input data changes while \overline{WE} , \overline{CS} , and CP are LOW, the contents of the selected memory location follows these changes, provided set-up time criteria are met.

Read Operation – Whenever \overline{CS} is LOW and CP goes from LOW-to-HIGH, the contents of the memory location selected by the Address Inputs (A₀-A₃) is edge-triggered into the Output Register.

A 3-State Output Enable (\overline{EO}) controls the Output Buffers. When \overline{EO} is HIGH the four Outputs ($\overline{Q}_0 - \overline{Q}_3$) are in a high impedance or OFF state; when \overline{EO} is LOW, the Outputs are determined by the state of the output register.

	PARAMET	ED		LIMITS			TEST CONDITIONS (Note 1)		
SYMBOL		EN	MIN	TYP	MAX	UNITS			
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input	HIGH Voltage		
		XM			0.7	v	Guaranteed Input		
v_{IL}	Input LOW Voltage	XC			0.8			LOW Voltage	
V _{CD}	Input Clamp Diode Volta	ge	1	-0.9	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Maria	Output HIGH Voltage	XM	2.4	3.4			I _{OH} = -2.0 mA		
VOH		XC	2.4	3.1			I _{OH} = -2.0 mA I _{OH} = -5.2 mA	VCC - WIN	
Ve	Output LOW Voltage	XM & XC		0.25	0.4	V	V _{CC} = MIN, I _{OL}	= 8.0 mA	
VOL		xc	1	0.35	0.5	V	V _{CC} = MIN, I _{OL}	= 16 mA	
IOZH	Output Off Current HIGH	1			100	μA	V _{CC} = MAX, V _O	JT = 2.4 V, VE = 0.8 V	
IOZL	Output Off Current LOW				-100	μA	V _{CC} = MAX, V _O	JT = 0.5 V, VE = 0.8 V	
1	Input HIGH Current			1.0	40	μA	V _{CC} = MAX, V _{IN}	= 2.7 V	
ЧΗ					1.0	mA	V _{CC} = MAX, V _{IN}	= 5.5 V	
ΊL	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN}	= 0.4 V	
los	Output Short Circuit Cur	rent	-30		-100	mA	V _{CC} = MAX, V _O	JT = 0 V (Note 3)	
Іссн	Supply Current			75	110	mA	V _{CC} = MAX, Inp	uts Open	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. Typical limits are at V_{CC} = 5.0 V, T_A = 25° C.

3. Not more than one output should be shorted at a time.

SYMBOL	DADAMETED		LIMITS			
STIMBUL	PARAMETER	MIN	ТҮР	MAX	UNITS	TEST CONDITIONS
READ MOI	DE					
^t PZH	Enable Delay, Output Enable to Output		9	14	ns	Figure 2
^t PZL			9	14	ns	Tigure 2
tPHZ	Disable Time, Output Enable to Output		5	8	ns	Figure 2
^t PLZ			5	. 8	ns	rigure z
^t PLH	Propagation Delay, Clock to Output		10	19	ns	Figure 3
^t PHL	ropagation Delay, clock to Catput		11	19	ns	Tigure 0
t _s AR	Set-up Time to Read from Address to Clock	45	35		ns	Figure 3
t _h AR	Hold Time to Read from Address to Clock	0		0	ns	Figure 3
WRITE MO	DE		-	-		
tW	Write Enable, Chip Select, or Clock Pulse Width Required to Write (Note a)	35	20		ns	Figure 4
t _s AW	Set-up Time Address to Write Enable (Note b)	5			ns	Figure 4
t _h AW	Hold Time Address to Write Enable (Note b)	0			ns	Figure 4
t _s DW	Set-up Time Data to Write Enable (Note b)	35	25		ns	Figure 4
thDW	Hold Time Data to Write Enable	0	1	[ns	Figure 4

NOTES:

a) Writing occurs when \overline{WE} , \overline{CE} and CP are LOW.

b) Assuming \overline{WE} is utilized as Writing Strobe.

READ MODE AC PARAMETERS






Fig. 2


PROPAGATION DELAY OUTPUT ENABLE TO DATA OUTPUTS



Other Conditions: $\overline{CS} = \overline{OE} = LOW$

Fig. 3 PROPAGATION DELAY CLOCK TO DATA OUTPUTS, AND SET-UP AND HOLD TIMES ADDRESS TO CLOCK TO READ





Board-drilling dimensions should equal your practice for .020" diameter lead Leads are tin-plated kovar

011

000

.500 MAX


.020 MIN

.020

.135


PACKAGE OUTLINES

PLASTIC PACKAGES – USED ON ALL PC DEVICES



Leads are intended for insertion in hole rows on .300" centers They are purposely shipped with "positive" misalignment to facilitate insertion Board-drilling dimensions should equal your practice for .020" diameter lead Leads are tin-plated kovar Package weight is 0.9 gram Package material is silicone 24-Pin Plastic Dual In-Line


9U



NOTES:

All dimensions in inches Leads are intended for insertion in hole rows on .500" centers They are purposely shipped with "positive" misalignment to facilitate insertion Board-drilling dimensions should equal your practice for .020" diameter lead Leads are tin-plated kovar

9M



52

PLASTIC ((PC)	PRICING

DEVICE	1-24	25-99	100-999	Sample Availability
9401	12.75	10.85	8.75	NOW
9403	17.75	15.00	12.20	JUNE 18
9404	TBD			AUGUST
9405	24.00	20.25	15,95	JUNE 30
9406	16.95	14.30	11.65	JUNE 30
9407	TBD			AUGUST
9410	8.00	6.78	5.50	NOW
			in a start and a	
			•	