65550

High Performance Flat Panel/ CRT GUI Accelerator

Data Sheet Revision 1.5

October 1997



Copyright Notice

Copyright© 1997 Chips and Technologies, Inc. ALL RIGHTS RESERVED.

This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language or computer language, in any form or by any means - electronic, mechanical, magnetic, optical, chemical, manual, or otherwise - any part of this publication without the express written permission of Chips and Technologies, Inc.

Restricted Rights Legend

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at 252.277-7013.

Trademark Acknowledgment

CHIPS Logo, PEAK, PRINTGINE, SCAT, and WINGINE are registered trademarks of Chips and Technologies, Inc.

HiQVideo, HiQV32, HiQV64, HiQV64P, HiQVPro, HiQVDual, HiQVDualP, HiQV-MPEG, HiQV-3D, and "Solutions for a Changing World" are trademarks of Chips and Technologies, Inc.

Brooktree and RAMDAC are trademarks of Brooktree Corporation.

Hercules is a trademark of Hercules Computer Technology.

Inmos is a trademark of Inmos Corporation.

386SX, i387, 486, i486, and Pentium are trademarks of Intel Corporation.

IBM, AT, PS/2, and Personal System/2 are registered trademarks of International Business Machines Corporation, XT is a trademark of International Business Machines Corporation.

Microsoft is a registered trademark of Microsoft Corporation. MS-DOS and Windows are trademarks of Microsoft Corporation.

TRI-STATE is a registered trademark of National Semiconductor Corporation.

MultiSync is a trademark of Nippon Electric Company (NEC).

PanelLink technology is licensed by Chips and Technologies, Inc. from Silicon Image, Inc. in Palo Alto, CA. PanelLink is a trademark of Silicon Image, Inc.

VESA is a registered trademark of Video Electronics Standards Association.

VL-Bus is a trademark of Video Electronics Standards Association.

Weitek is a registered trademark of Weitek Inc.

All other trademarks are the property of their respective holders.

Disclaimer

This document provides general information for the customer. Chips and Technologies, Inc., reserves the right to modify the information contained herein as necessary and the customer should ensure that it has the most recent revision of the document. CHIPS makes no warranty for the use of its products and bears no responsibility for any errors which may appear in this document. The customer should be on notice that many different parties hold patents on products, components, and processes within the personal computer industry. Customers should ensure that their use of the products does not infringe upon any patents. CHIPS respects the patent rights of third parties and shall not participate in direct or indirect patent infringement.



65550 (HiQV32™) High Performance MultiMedia Flat Panel / CRT GUI Accelerator

- Highly integrated design Flat Panel and CRT GUI Accelerator & Multimedia Engine, Palette/DAC, and Clock Synthesizer
- Hardware Windows Acceleration
 - 64-bit Graphics Engine
 - System-to-Screen and Screen-to-Screen BitBLT
 - 3-Operand Raster-Ops
 - 8/16/24 Color Expansion
 - · Transparent BLT
 - Optimized for WindowsTM BitBLT format
- PCI Bus with Burst Mode capability and BIOS ROM support
- VL-Bus and 486 Local Bus support
- Flexible Memory Configurations
 - 32-Bit memory interface
 - Two or four 256Kx16 DRAMs (1MB or 2MB)
 - One 512Kx32 DRAMs (2MB)
 - Two 128Kx32 DRAMs (1MB)
 - Four 128Kx16 DRAMs (1MB)
- High Performance:
 - · Deep write buffers
 - EDO DRAM Support
 - 40 MHz @ 3.3V
- Hardware Multimedia Support
 - · Zoom Video port
 - YUV input from System Bus or Video Port
 - YUV-RGB Conversion
 - Capture / Scaling
 - Zoom up to 8x
 - Interpolation
 - · Double Buffered Video
- Display centering and stretching features for optimal fit of VGA graphics and text on 800x600 and 1024x768 panels
- Simultaneous Hardware Cursor and Pop-up Window
 - 64x64 pixels by 4 colors
 - 128x128 pixels by 2 colors

- Game Acceleration
 - Source Transparent BLT
 - Destination Transparent BLT
 - Double buffer support for YUV and 15/16bpp Overlay Engine
 - Instant Full Screen Page Flip
 - Read back of CRT Scan line counters.
- Optimized for High-Performance Flat Panel Display at 3.3V
 - 640x480 x 24bpp
 - 800x600 x 24bpp
 - 1024x768 x 16bpp
- CRT Support
 - 80 MHz @ 3.3V
 - 110 MHz @ 5.0V
- Direct interface to Color and Monochrome, Single Drive (SS), and Dual Drive (DD), STN & TFT panels
- Flexible On-chip Activity Timer facilitates ordered shut-down of the display system
- Advanced Power Management feature minimizes power usage in:
 - Normal operation
 - Standby (Sleep) modes
 - Panel-Off Power-Saving Mode
- VESA Standards supported
 - VAFC Port for display of "Live" Video
 - DPMS for CRT power-down (required for support of EPA Energy-Star program)
 - DDC for CRT Plug-Play & Display Control
- Composite NTSC / PAL Support
- Power Sequencing control outputs regulate application of Bias voltage, +5V to the panel and +12V to the inverter for backlight operation
- Mixed 3.3V and 5.0V Operation
- Fully Compatible with IBM® VGA

This page intentionally left blank.



System Diagrams

The 65550 system configurations appear below. Figure 1 shows the connections to external hardware:




Figure 1: System Diagram - External Interfaces

Figure 2 shows the data flow within the chip:




Figure 2: Internal Data Flow



6555x (HiQVideo™) Software Support Features

Drivers Features

- High Performance Accelerated drivers
- Compatible across HiQVideo family
- Auto Panning Support
- LCD/CRT/Simultaneous Mode Support
- Auto Resolution Change
- HW Stretching/Scaling
- Double Buffering
- Internationalization
- ChipsCPL (Control Panel Applet)
- Direct Draw support
- Games SDK support
- Dynamic Resolution Switching
- VGA Graphics applications in Window
- VESA DDC extensions
- VESA DPMS extensions
- Property Sheet to change Refresh/Display
- Seamless Windows Support
- Boot time resolution adjustment
- DIVE, EnDIVE
- DCAF

■ Multimedia Software

- Video Port Manager for ZV Port
- PCVideo DLL plus Tuner with DK Board

■ Software Utilities

- DebugVGA -
- Auto testing of all video modes
- ChipsVGA
- ChipsEXT

■ Software Documentation

- BIOS OEM Reference Guide
- Display Driver User's Guide
- Utilities User's Guide
- Release Notes for BIOS, Drivers, and Utilities

Software Support

- Dedicated Software Applications Engineer
- BBS Support for Software Updates

■ BIOS Features

- VGA Compatible BIOS
- PCI/VL Bus Support
- PnP Support
- VESA VBE 2.0 (incl. DPMS)
- DDC 1, DDC 2AB
- Text and Graphics Expansion
- Auto Centering
- 44 (40) K BIOS
- CRT, LCD, Simultaneous display modes
- · Auto Resolution Switch
- Multiple Refresh Rates
- NTSC/PAL support
- Extended Modes
- Extended BIOS Functions
- 1024x768 TFT, DSTN Color Panels
- Multiple Panel Support (8 panels built in)
- Get Panel Type Function
- HW Popup Interface
- Monitor Detect
- Pop Up Support
- SMI and Hot Key support

System BIOS Hooks

- Set Active Display Type
- Save/Restore Video State
- Setup Memory for Save/Restore
- SMI Entry Point
- Int 15 Calls after POST, Set Mode
- Mixed Voltage 3.3V/5V Support

BIOS Modify Program (BMP)

- Clocks
- Mode support
- · Panel Tables
- · Linear Address for VL Bus
- Voltage Switching
- Int 15 Hooks
- Monitor Sensing



Revision History

Revision	Date	By	Comment
0.7	12/95	SP/lc	Changed Specifications for the 3.3V performance on the feature page.
0.8	6/96	DJ/BB/lc	New format. Replaced "Functional Description" chapter with appendices. Expanded content in appendix A - D. Chapter 2 Updated pin descriptions Chapter 3 Added new memory map tables Chapter 10 Updated definitions Chapter 12 Expanded definitions Chapter 13 Added new descriptions for XR40-XR43 info Chapter 15 Updated FR0C Replaced "Functional Description" chapter with appendices. Expanded content in appendix A - D.
1.0	10/96	BB/bjb	Updated Register Section Added Software Features Updated Electrical Specifications
1.1	11/96	BB/bjb	Added Appendix E Modified Appendix B Updated Electrical Specifications Removed Preliminary
1.2	1/97	BB/bjb	Updated CRT Controller, BitBLT, Extension (XR), PCI Configuration, and Flat Panel (FP) Registers Updated Electrical Specifications
1.3	3/97	BB/bjb	Toshiba Only disclaimer on front/back cover Updated Electrical Specifications
1.4	4/97	BB/bjb	Updated minor changes in Electrical Specifications
1.5	10/97	RK/bjb	General Release
			Chapter 2 Updated pin descriptions
			Chapter 13 Updated extension register (XR) descriptions

This page intentionally left blank.



TABLE OF CONTENTS

CHAPTER 1 — Introduction / Overview	
1.1 High Performance	
1.2 Hardware Multimedia Support	
1.3 Versatile Panel Support	1-1
1.4 Low Power Consumption	
1.5 Software Compatibility / Flexibility	
1.6 Display Memory Size Requirements	
CHAPTER 2 — Pin Descriptions	
2.0 Pin Information	2-
2.1 Pin Diagram	
2.2 Ball Grid Array: Top View	
2.2 Ball Grid Array: Bottom View	
2.3 Summary of Pin Function Changes (From 65548 to 65550)	
2.4 CPU Direct / VL-Bus Interface	
2.5 PCI Bus Interface	
2.6 Display Memory Interface	
2.7 Flat Panel Display Interface	
2.8 CRT & Clock Interface	
2.9 CRT / PANEL Signal Status During Standby Mode	
2.10 Display Memory Output Signal Status During Standby Mode	
2.11 Power / Ground and Standby Control	
CHAPTER 3 — I/O and Memory Address Maps	
3.0 Introduction	3-1
3.1 I/O Map	
3.2 Sub-Addressing Indexes and Data Ports	
3.3 Memory Map	
3.4 PCI Configuration Registers	
CHAPTER 4 — Register Summaries	
4.1 Setup Registers	4-1
4.2 Sequencer Registers	4-1
4.3 Graphics Controller Registers	4-1
4.4 Attribute Controller Registers	4-2
4.5 VGA Color Palette Registers	4-2
4.6 CRT Controller Registers	4-3
4.7 PCI Configuration Registers	4-4
4.8 BitBLT Registers	4-5
4.9 Extension Registers	4-0
4.10 Multimedia Registers	
4.11 Flat Panel Registers	4-10



CHAPTER 5 — General Control and Status Register	'S
5.0 Introduction	5-1
5.1 Setup and Enable Registers	5-1
POS102 Global Enable Register	5-2
VSE Video Subsystem Enable Register	5-3
5.2 General Control and Status Registers	5-4
ST00 Input Status Register 0	5-5
ST01 Input Status Register 1	5-6
FCR Feature Control Register	
MSR Miscellaneous Output Register	
CHAPTER 6 — Sequencer Registers	
Introduction	6-1
SRX Sequencer Index Register	
SR00 Reset Register	6-3
SR01 Clocking Mode Register	6-4
SR02 Plane Mask Register	6-5
SR03 Character Map Select Register	6-6
SR04 Memory Mode Register	
SR07 Horizontal Character Counter Reset	6-8
CHAPTER 7 — Graphics Controller Registers	
Introduction	
GRX Graphics Controller Index Register	7-2
GR00 Set/Reset Register	
GR01 Enable Set/Reset Register	
GR02 Color Compare Register	
GR03 Data Rotate Register	
GR04 Read Plane Select Register	
GR05 Graphics Mode Register	
GR06 Miscellaneous Register	
GR07 Color Don't Care Register	
GR08 Bit Mask Register	7-13
CHAPTER 8—Attribute Controller Registers	
Introduction	
ARX Attribute Controller Index Register	
AR00-AR0F Palette Registers 0-F	
AR10 Mode Control Register	
AR11 Overscan Color Register	
AR12 Memory Plane Enable Register	
AR13 Horizontal Pixel Panning Register	
AR14 Color Select Register	8-9
CHAPTER 9 — Palette DAC Registers	
Introduction	
DACMASK Pixel Data Mask Register	
DACSTATE DAC State Register	
DACRX Palette Read Index Register	
DACWX Palette Write Index Register	
DACDATA Palette Data Register	9-5



CHAPTER 10 — CRT Controller Registers

	uction	
CRX	CRT Controller Index Register	10-2
CR00	Horizontal Total Register	10-2
CR01	Horizontal Display Enable End Register	10-3
CR02	Horizontal Blanking Start Register	10-3
CR03	Horizontal Blanking End Register	10-4
CR04	Horizontal Sync Start Register	10-5
CR05	Horizontal Sync End Register	10-6
CR06	Vertical Total Register	10-7
CR07	Overflow Register	10-8
CR08	Preset Row Scan Register	10-12
CR09	Maximum Scan Line Register	10-13
CR0A	Text Cursor Start Register	10-15
	Text Cursor End Register	
	Start Address High Register	
	Start Address Low Register	
	Text Cursor Location High Register	
	Text Cursor Location Low Register	
	Vertical Sync Start Register	
	Vertical Sync End Register	
	Vertical Display Enable End Register	
	Offset Register	
	Underline Location Register	
	Vertical Blanking Start Register	
	Vertical Blanking End Register	
	CRT Mode Control	
	Line Compare Register	
	Memory Read Latch Data Register	
	Extended Vertical Total Register	
	Extended Vertical Display End Register	
	Extended Vertical Sync Start Register	
	Extended Vertical Blanking Start Register	
	Extended Start Address Register	
	Extended Offset Register	
	Interlace Control Register	
	NTSC/PAL Video Output Control Register	
	Horizontal Serration 1 Start Register	
	Horizontal Serration 2 Start Register	
CR74	NTSC/PAL Horizontal Pulse Width Register	10-39



CHAPTER 11 — PCI Configuration Registers

Introduction	11-1
VENDID Vendor ID	11-2
DEVID Device ID	11-2
DEVCTL Device Control	11-3
DEVSTAT Device Status	11-5
REV Revision	11-7
PRG Register-Level Programming Interface	11-7
SUB Sub-Class Code	11-8
BASE Base Class Code	11-8
HDR Header Type	11-9
MBASE Memory Base Address	11-10
RBASE ROM Base Address	11-11
CHAPTER 12 — Blitter Registers	
Introduction	12-1
BR00 Offset Register	
BR01 Background Color	
BR02 Foreground Color	
BR03 Source Expansion Control	
BR04 Control Register	12-7
BR05 Pattern Address/Data	
BR06 Source Address	12-11
BR07 Destination Address	12-12
BR08 Destination Width & Height	12-13
BR09 Source Expansion Background Color Register	12-14
RROA Source Expansion Background Color Register	12 15



CHAPTER 13 — Extension Registers

13.1 BASIC SYSTEM CONFIGURATION	13-1
XR00 Vendor ID Low	13-1
XR01 Vendor ID High	13-1
XR02 Device ID Low	13-1
XR03 Device ID High	13-2
XR04 Revision ID	
XR05 Linear Base Address Low	13-2
XR06 Linear Base Address High	13-3
XR08 Configuration	
XR09 I/O Control	
XR0A Address Mapping	13-5
XR0B Burst Write mode	
XR0E Page Selector	
13.2 ENGINE CONTROL REGISTER	
XR20 BitBLT Control	13-8
13.3 MEMORY CONFIGURATION	
XR40 DRAM Access Control Register	
XR41 DRAM Type Register	
XR42 DRAM Configuration Register	
XR43 DRAM Interface	
XR44 DRAM Timing	
13.4 PIN CONTROL REGISTERS	
XR60 Video Pin Control	
XR61 DDC Sync Select	
XR62 GPIO Control	
XR63 GPIO Data	
XR67 Pin Tri-State Control	
XR70 Configuration Pin 0	
XR71 Configuration Pin 1	
13.5 PIXEL PIEPLINE CONTROL	
XR80 Pixel Pipeline Configuration 0	
XR81 Pixel Pipeline Configuration 1	
XR82 Pixel Pipeline Configuration 2	
13.6 HARDWARE CURSOR 1 & 2	
XRA0 Cursor 1 Control	13-24
XRA1 Cursor 1 Vertical Extension	13-26
XRA2 Cursor 1 Base Address Low	13-26
XRA3 Cursor 1 Base Address High	13-27
XRA4 Cursor 1 X-Position Low	
XRA5 Cursor 1 X-Position High	
XRA6 Cursor 1 Y-Position Low	
XRA7 Cursor 1 Y-position High	13-29
XRA8 Cursor 2 Control (Pop-Up)	
XRA9 Cursor 2 Vertical Extension	
XRAA Cursor 2 Base Address Low	
XRAB Cursor 2 Base Address High	
XRAC Cursor 2 X-Position Low	
XRAD Cursor 2 X-Position High	
XRAE Cursor 2 Y-Position Low	
XRAF Cursor 2 Y-Position High	



CHAPTER 13 — Extension Registers

13.7 CLOCK CONTROL	13-36
XRC0 Video Clock 0 VCO M-Divisor	13-36
XRC1 Video Clock 0 VCO N-Divisor	13-37
XRC2 Video Clock 0 VCO M/N-Divisor MSBs	13-37
XRC3 Video Clock 0 Divisor Select	13-38
XRC4 Video Clock 1 VCO M-Divisor	13-39
XRC5 Video Clock 1 VCO N-Divisor	13-39
XRC6 Video Clock 1 VCO M/N-Divisor MSBs	13-40
XRC7 Video Clock 1 Divisor Select	13-41
XRC8 Video Clock 2 VCO M-Divisor	13-42
XRC9 Video Clock 2 VCO N-Divisor	
XRCA Video Clock 2 VCO M/N-Divisor MSBs	13-43
XRCB Video Clock 2 Divisor Select	13-44
XRCC Memory Clock VCO M-Divisor	13-45
XRCD Memory Clock VCO N-Divisor	13-45
XRCE Memory Clock Divisor Select	13-46
XRCF Clock Configuration	13-47
13.8 POWER MANAGEMENT	
XRD0 Module PowerDown 0	
XRD2 Down Counter	13-49
XRE0- XRE7 Software Flags x	13-49
XRF8-XRFC Test Registers	13-49



${\it CHAPTER}\ \ 14-{\it Multimedia}\ {\it Registers}$

	odule Capability	
	condary Capability	
14.1 ACQ	UISITION CONTROL	14-2
MR02	Acquisition Control 1	14-2
MR03	Acquisition Control 2	14-3
MR04	Acquisition Control 3	14-4
MR05	Acquisition Control 4	14-5
	Acquisition Memory Address PTR1	
	Acquisition Memory Address PTR1	
	Acquisition Memory Address PTR1	
	Acquisition Memory Address PTR2	
	Acquisition Memory Address PTR2	
	Acquisition Memory Address PTR2	
	Acquisition Memory Width (Span)	
	Acquisition Window XLEFT	
	Acquisition Window XLEFT	
	Acquisition Window XRIGHT	
	Acquisition Window XRIGHT	
	Acquisition Window Y-TOP	
	Acquisition Window Y-TOP	
	Acquisition AQ Window Y-BOTTOM	
	Acquisition Window Y-BOTTOM	
	H-SCALE	
	V-SCALE	
	Capture Frame Count	
	YBACK CONTROL	
	Display Control 1	
	Display Control 2	
	Display Control 3	
	Double Buffer Status	
	Playback Memory Address PTR1	
	Playback Window Address PTR1	
	Playback Memory Address PTR1	
	Playback Memory Address PTR2	
	Playback Memory Address PTR2	
	Playback Memory Address PTR2	
	Playback Memory Width (Span)	
	Playback Window XLEFT	
MR2B	Playback Window XLEFT	14-18
	Playback Window	
MR2D	Playback Window XRIGHT	14-19
MR2E	Playback Window Y-TOP	14-19
MR2F	Playback Window Y-TOP	14-20
MR30	Playback Window Y-BOTTOM (MR30)	14-20
MR31	Playback Window Y-BOTTOM (MR31)	14-20
	H-ZOOM	
MR33	V-ZOOM	14-21
	Color Key Control 1	
	-3F Color Keys	
	-42 Color Key Masks	
	Line Count.	
	Line Count.	



CHAPTER 15 — Flat Panel Registers

FR00	Feature Register	. 15-1
FR01	CRT / FP Control	. 15-1
FR02	FP Mode Control	. 15-2
FR03	FP Dot Clock Source	. 15-2
FR04	Panel Power Sequencing Delay	15-3
FR05	Power Down Control 1	15-4
FR06	FP Power Down Control	15-5
FR08	FP Pin Polarity	. 15-6
FR0A	Programmable Output Drive	15-7
FR0B	FP Pin Control 1	. 15-8
FR0C	Pin Control 2	. 15-9
FR0F	Activity Timer Control (FR0F)	5-10
FR10	FP Format 0	15-11
FR11	FP Format 1	15-13
FR12	FP Format 2	15-14
FR13	FP Format 3	15-15
FR16	FRC Option Select	15-16
FR17	Polynomial FRC Control	5-16
FR18	FP Text Mode Control.	15-17
FR19	Blink Rate Control	15-17
FR1A	Frame Buffer Control	5-18
FR1E	M (ACDCLK) Control	15-19
	Diagnostic	
FR20	FP Horizontal Panel Display Size LSB	5-21
	FP Horizontal Sync Start LSB	
	FP Horizontal Sync End	
FR23	FP Horizontal Total LSB	15-22
FR24	FP HSync (LP) Delay LSB	5-23
FR25	FP Horizontal Overflow 1	15-23
FR26	FP Horizontal Overflow 2	15-24
FR27	FP HSync (LP) Width and Disable	5-24
FR30	FP Vertical Panel Size LSB	15-25
FR31	FP Vertical Sync Start LSB (FR31)	5-25
FR32	FP Vertical Sync End	15-25
	FP Vertical Total LSB	
FR34	FP VSync (FLM) Delay LSB	5-26
	FP Vertical Overflow 1	
FR36	FP Vertical Overflow 2	15-27
FR37	FP VSync (FLM) Disable	5-28
FR40	Horizontal Compensation Register	5-29
FR40	Horizontal Compensation Register (continued)	15-30
	Horizontal Stretching Register	
	Horizontal Stretching Register.	5 51
FR48	Vertical Compensation Register	
		5-32
FR49-	Vertical Compensation Register	5-32 5-33



CHAPTER 16 — Application Schematic Examples

Application Schematic Examples	16-1
PCI Bus Interface	
VL-BUS Interface	
VL-Bus BIOS Interface	
256KX16 "2-CAS" Display Memory with VAFC Video Port	
256Kx16 "2-WE#" Display Memory with VAFC Video Port	
256Kx16 Display Memory Interface	
256Kx32 Display Memory Interface	16-9
512Kx32 Display Memory Interface	16-10
CRT / Panel Display Interface	
RGB-to-NTSC Encoder	
CHAPTER 17 — Electrical Specifications	
Absolute Maximum Conditions	17-1
Normal Operating Conditions	
DAC Characteristics	17-1
DC Characteristics	
DC Drive Characteristics	
AC Test Conditions	
AC Timing Characteristics:	
Reference Clock	
Clock Generator †	
Reset	
PCI Bus Frame (33 MHz)	
PCI Bus Stop (33 MHz)	
PC BIOS Rom	
DRAM Read / Write	
CBR Refresh	17-10
Self Refresh	17-10
Video Data Port	17-11
Panel Output Timing	17-12
CHARTER 40 Machanias I Constitutions	
CHAPTER 18 — Mechanical Specifications	
18.0 Mechanical Specifications	
18.1 Thin Quad Flat Pack (TQFP)	
18.2 Plastic Quad Flat Pack	
18.3 256+16-Contact Ball Grid Array	18-3



APPENDIX A — Clock Generation

A.1 Clock Synthesizer	A-1
A.2 Dot Clock (DCLK)	
A.3 Memory Clock (MCLK)	A-1
A.4 PLL Parameters	
A.5 Programming the Clock Synthesizer.	A-3
A.6 DCLK Programming	
A.7 MCLK Programming	
A.8 Programming Constraints	
A.9 Programming Example	
A.10 PCB Layout Considerations	
A.11 Display Memory Bandwidth	
A.12 STN-DD Panel Buffering	
APPENDIX B — VGA Standard Modes B.1 Memory Architecture	B-1
APPENDIX C — Panel Power Sequencing C.1 Panel Power Sequencing	C-1
APPENDIX D — Hardware Cursor and Pop Up Window	5.1
D Hardware Cursor and Pop Up Window	
D.1 Cursor Configuration	
D.1.1 Basic Cursor Configuration D.1.2 Base Address for Cursor Data	
D.1.2 Base Address for Cursor Data D.1.3 Cursor Vertical Extension	
D.1.4 Cursor Colors	
D.2 Cursor Modes	
D.2.1 32x32x2bpp & 64x64x2bpp AND/XOR Pixel Plane Modes	
D.2.2 64x64x2bpp 4-Color Mode	
D.2.3 64x64x2bpp 3-Color and Transparency Mode	
D.2.4 128x128x1bpp 2-Color Mode	
D.2.5 The 128x128x1bpp 1-Color and Transparency Mode	
D.3 Cursor Positioning	
APPENDIX E — HiQVideo™ Series BitBLT Engine	
E.1 Introduction	
E.2 Basic BitBLT Functional Considerations	E-2
E.2.1 Color Depth Configuration and Color Expansion	E-2
E.2.2 Graphics Data Size Limitations	
E.2.3 Bit-Wise Operations	
E.2.4 Per-Pixel Write-Masking Operations	
F 2.5. When the Source and Destination Locations Overlan	FQ



APPENDIX E — HiQVideo™ Series BitBLT Engine (continued)

E.3 Basic Graphics Data Considerations	E-12
E.3.1 Contiguous vs. Discontiguous Graphics Data	
E.3.2 Source Data	E-1
E.3.3 Monochrome Source Data	E-1:
E.3.4 Pattern Data	E-10
E.3.5 Destination Data	E-19
E.4 BitBLT Programming Examples	E-20
E.4.1 Pattern Fill – A Very Simple BitBLT	E-20
E.4.2 Drawing Characters Using a Font Stored in System Memory	





LIST OF TABLES

Table 2-1: Bus Output Signal Status During Standby Mode	2-9
Table 17- 1: 65550 Absolute Maximum Conditions	17-1
Table 17- 2: 65550 Normal Operating Conditions	17-1
Table 17- 3: 65550 DAC Characteristics	17-1
Table 17- 4: 65550 DC Characteristics	17-2
Table 17- 5: 65550 DC Drive Characteristics	17-2
Table 17- 6: 65550 AC Test Conditions	17-3
Table 17-7: 65550 AC Timing Characteristics - Reference Clock	17-4
Table 17- 8: 65550 AC Timing Characteristics - Clock Generator	17-4
Table 17- 9: 65550 AC Timing Characteristics - Reset	
Table 17- 10: 65550 AC Timing Characteristics - PCI Bus Frame (33 MHz)	17-6
Table 17- 11: 65550 AC Timing Characteristics - PCI Bus Stop (33 MHz)	17-7
Table 17- 12: 65550 AC Timing Characteristics PC BIOS ROM	
Table 17- 13: 65550 AC Timing Characteristics - DRAM Read / Write	17-8
Table 17- 14: 65550 AC Timing Characteristics - CBR Refresh	
Table 17- 15: 65550 AC Timing Characteristics - Self Refresh	17-10
Table 17- 16: 65550 AC Timing Characteristics - Video Data Port	17-11
Table 17- 17: 65550 AC Timing Characteristics - Panel Output Timing	
Table B-1: VGA Standard Modes	
Table D-1: Memory Organization 32x32x2bpp AND/XOR Pixel Plane Mode	D-4
Table D-2: Memory Organization 64x64x2bpp AND/XOR Pixel Plane Mode	
Table D-3: Pixel Data 32x32x2bpp and 64x64x2bpp AND/XOR Pixel Plane Modes	
Table D-4: Memory Organization 64x64x2bpp 4-Color Mode	
Table D-5: Pixel Data 64x64x2bpp 4-Color Mode	
Table D-6: Memory Organization 64x64x2bpp 3-Color and Transparency Mode	
Table D-7: Pixel Data 64x64x2bpp 3-Color and Transparency Mode	
Table D-8: Memory Organization 128x128x1bpp 2-Color Mode	
Table D-9: Pixel Data 128x128x1bpp 2-Color Mode	D-7
Table D-10: Memory Organization 128x128x1bpp 1-Color and Transparency Mode	D-8
Table D-11: Pixel Bit Definitions 128x128x1bpp 1-Color and Transparency Mode	
Table E-1: Bit-Wise Operations and 8-bit Codes (00-3F)	E-3
Table E-2: Bit-Wise Operations and 8-bit Codes (40-7F)	
Table E-3: Bit-Wise Operations and 8-bit Codes (80-BF)	
Table E-4: Bit-Wise Operations and 8-bit Codes (C0-FF)	E-6



TABLE OF FIGURES

Figure 1: System Diagram - External Interfaces	
Figure 2: Internal Data Flow	
Figure 1-1: Display Memory Configurations	
Figure 1-2: Display Memory Configurations with an STN-DD Buffer	1-2
Figure 2-1: Pin Diagram	2-2
Figure 2-2: Top View – BGA Ball Assignments	2-3
Figure 2-3: Bottom View: BGA Ball Assignments	2-4
Figure 16-1: PCI Bus Interface	
Figure 16-2: VL BUS Interface	
Figure 16-3: VL Bus BIOS Interface	
Figure 16-4: 256KX16 "2-CAS" Display Memory with VAFC Video Port	
Figure 16-5: 256Kx16 "2-WE#" Display Memory with VAFC Video Port	
Figure 16-6: 256Kx16 Display Memory Interface	
Figure 16-7: 256Kx32 Display Memory Interface	
Figure 16-8: 512Kx32 Display Memory Interface	
Figure 16-9: CRT / Panel Display Interface	
Figure 16-10: RGB-to-NTSC Encoder	
Figure 17-1: AC Test Timing	
Figure 17-2: Reference Clock Timing	
Figure 17-3: Reset Timing	
Figure 17-4: PCI Bus Frame Timing	
Figure 17-5: PCI Bus Stop Timing	
Figure 17-6: PCI BIOS ROM Timing	
Figure 17-7: DRAM Read Cycle Timing	
Figure 17-8: DRAM Write Cycle Timing	
Figure 17-9: CAS-Before-RAS (CBR) DRAM Refresh Cycle Timing	
Figure 17-10: "Self-Refresh DRAM" Refresh Cycle Timing	
Figure 17-11: Video Data Port Timing	
Figure 17-11: Video Data Fort Tilling	
Figure 18-1: Thin Quad Flat Pack (TQFP)	
Figure 18-2: Plastic Quad Flat Pack	
Figure 18-3: 256+16 Contact Ball Grid Array	
Figure A-1: PLL Elements	
Figure E-1: Block Diagram and Data Paths of the BitBLT Engine	
Figure E-1: Block Diagram and Data Paths of the BitBLT Engine	
Figure E-2: Source Corruption in BitBLT with Overlapping Source and Destination Locations	
Figure E-2-2: Correctly Performed BitBLT with Overlapping Source and Destination Locations	
Figure E-2-3: Suggested Starting Points for Possible Source and Destination Overlap Situations	
Figure E-3-1: Representation of On-Screen Single 6-Pixel Line in the Frame Buffer	
Figure E-3-2: Representation of On-Screen 6x4 Array of Pixels in the Frame Buffer	
Figure E-3-3: Pattern Data - Always an 8x8 Array of Pixels	
Figure E-3-4: Monochrome Pattern Data - Occupies a Single Quadword	
Figure E-3-5: 8bpp Pattern Data - Occupies 64 Bytes (8 Quadwords)	
Figure E-3-6: 16bpp Pattern Data - Occupies 128 Bytes (16Quadwords)	
Figure E-3-7: 24bpp Pattern Data - Occupies 256 Bytes (32 Quadwords)	
Figure E-4-1: On-Screen Destination for Example Pattern Fill BitBLT	
Figure E-4-2: Pattern Data for Example Pattern Fill BitBLT	
Figure E-4-3: Results of Example Pattern Fill BitBLT	
Figure E-4-4: On-Screen Destination for Example Character Drawing BitBLT	
Figure E-4-5: Source Data in System Memory for Example Character Drawing BitBLT	
Figure E-4-6: Results of Example Character Drawing BitBLT	E-25



This page intentionally left blank.



CHAPTER 1

INTRODUCTION / OVERVIEW



This page intentionally left blank.



1. Introduction / Overview

The HiQVideo™ family of high performance multimedia flat panel / CRT GUI accelerators extend CHIPS' offering of high performance flat panel controllers for full-featured notebooks and sub-notebooks. The HiQVideo™ family offers 64-bit high performance and new hardware multimedia support features.

1.1 High Performance

Based on a totally new internal architecture, the HiQVideo™ family, of which the 65550 is a part, integrates a powerful 64-bit graphics accelerator engine for Bit Block Transfer (BitBLT), hardware cursor, and other functions intensively used in Graphical User Interfaces (GUIs) such as Microsoft Windows™. Superior performance is also achieved through a direct 32-bit interface to the PCI Local Bus. The HiQVideo™ family offers exceptional performance when combined with CHIPS advanced linear acceleration driver technology.

1.2 Hardware Multimedia Support

The HiQVideo™ family implements independent multimedia capture and display systems on-chip. The capture system places data in display memory (usually off screen) and the display system places it in a window on the screen.

The capture system can receive data from either the system bus or from the ZV enabled video port in either RGB or YUV format. The input data can also be scaled down before storage in display memory (e.g., from any size larger than 320x240 down to 352x248). Capture of input data may also be double buffered for smoothing and to prevent image tearing.

The display system can independently place either RGB or YUV data from anywhere in display memory into an on-screen window which can be any size and located at any pixel boundary (YUV data is converted to RGB "on-the-fly" on output). Non-rectangular windows are supported via color keying. The data can be fractionally zoomed on output up to 8x to fit the onscreen window and can be horizontally and vertically interpolated to scale or zoom artifacts. Interlaced and non-interlaced data are supported in both capture and display systems.

1.3 Versatile Panel Support

The HiQVideo™ family supports a wide variety of monochrome and color Single-Panel, Single-Drive (SS) and Dual-Panel, Dual Drive (DD) standard and high-res passive STN and active matrix TFT/MIM LCD, and EL panels. For monochrome panels, up to 64 gray scales are supported. Up to 4096 different colors can be displayed on passive STN LCDs and up to 16M colors on 24-bit active matrix LCDs.

The HiQVideo[™] family offers a variety of programmable features to optimize display quality. Vertical centering and stretching are provided for handling modes with less than 480 lines on 480-line panels. Horizontal and vertical stretching capabilities are also available for both text and graphics modes for optimal display of VGA text and graphics modes on 800x600 and 1024x768 panels. Three selectable color-to-gray scale reduction techniques and SMARTMAP[™] are available for improving the ability to view color applications on monochrome panels. CHIPS' polynomial FRC algorithm reduces panel flicker on a wider range of panel types with a single setting for a particular panel type.

1.4 Low Power Consumption

The HiQVideo™ family employs a variety of advanced power management features to reduce power consumption of the display sub-system and extend battery life. Although optimized for 3.3V operation, the HiQVideo™ controller's internal logic, memory interface, bus interface, and panel interfaces can be independently configured to operate at either 3.3V or 5V.

1.5 Software Compatibility / Flexibility

The HiQVideo™ controllers are fully compatible with VGA at the register, and BIOS levels. CHIPS and third-party vendors supply fully VGA-compatible BIOS, end-user utilities and drivers for common application programs (e.g., Microsoft Windows™, OS/2).

1.6 Display Memory Size Requirements

The 65550 supports the 32-bit wide memory configurations listed below:

	32-bit Memory Bus							
1MB	256Kx16	256Kx16						
1MB	2561	ζx32						
2MB	256Kx16 256Kx16	256Kx16						
2MB	256Kx32							
2) (5)		Xx32						
2MB	5121	Xx32						

Figure 1-1: Display Memory Configurations

The following figure shows the display memory configurations using an external STN-DD buffer:




Figure 1-2: Display Memory Configurations with an STN-DD Buffer

Notes: Because of pin sharing on the 65550, video capture/playback precludes an external STN-DD buffer.



CHAPTER 2

PIN DESCRIPTIONS



This page intentionally left blank.



2.0 Pin Information

This chapter provides the pin information for the 65550. This chapter has four major sections:

- Pin diagram for the Thin Quad Flat Pack (TQFP) and PQFP (Plastic Quad Flat Pack).
- Top and bottom view footprints for the Ball Grid Array (BGA).
- List of changes from the CHIPS 65548 controller.
- Detailed descriptions of each pin.



2.1 Pin Diagram




Figure 2-1: Pin Diagram

†Notes: In 2x clock mode, pin 23 becomes CRESET instead of RDYRTN#. In Test mode, pin 29 becomes GCLKOUT (name change only from 65545 VCLKOUT) and pin 30 becomes MCLKOUT.



AGND

BLUE

RED VSYNC

FLM

SHFCLK

2.2 Ball Grid Array: Top View 56 52 45 35 31 30 26 22 19 15 11 20 CGND A16 STNDBY 44 36 CGND1 A22 A18 A2 MA15 MA11 MA8 MA5 MA1 WEA 33 28 61 58 50 46 37 24 20 16 12 59 56 18 D 29 RESET REFCLE MA10 MA7 MA3 MA0 MVCCA RASA A21 A17 A13 Α9 Α3 MA14 AA8 n/c 34 29 53 43 38 23 18 13 8 62 AA7 AA5 48 16 D26 D27 D30 D 25 32K HZ AA6 47 45 W/R BE3 D24 IVCC IVCC AA3 AA0 MB14 17 16 46 44 42 14 19 13 49 BVCC MVCCB 22 20 18 43 40 39 GND D21 MB1 2 MB11 23 35 12 GND GND GND ${\sf GND}$ MB10 MB9 MB7 29 28 32 31 GND GND LRDY ADS RRTN IVCC GND GND MB5 MB4 MB3 GND LCLK GND GND LDEV A23 GND IVCC MB1 MB0 MB2 35 38 26 A25 M/IO GND GND GND GND WEB CASBH CASBL 39 40 41 43 18 20 21 22 GND GND MC13 MC14 D15 D14 D13 MC15 42 46 49 16 17 19 BVCC MC10 MC12 45 53 50 12 15 D10 IVCC MC6 57 11 D7 D2 MC1 MC3 MC4 MC5 52 58 62 8 13 18 23 29 34 38 43 49 53 57 3 IVCC EVDD P0 IVCC CA4 IVCC MC2 n/c 56 63 12 16 24 GREEN EVEE D3 ENABK HSYNO ΙP P10 P14 CA1 CA5 CA8 WEC WCC D0 n/c 61 60 14 17 25 27 32 40 44 47 51 2 ACTI AVCC DVCC CA6 HREF CASCH 19 26 30 42 48 64

Figure 2-2: Top View - BGA Ball Assignments

n/c

P6

P8

P12

P15

CA3

CA0

CA7

0EC

CASCL

n/c

P3

REVISION 1.5 10/14/97 65550



2.2 Ball Grid Array: Bottom View

	Y	W	V	U	Т	R	P	N	M	L	K	J	Н	G	F	Е	D	С	В	Α	
20	64	1	6	7	11	15	19	22	26	30	31	35	39	42	45	48	52	56	60	64	20
	n/c	n/c	CASAL	n/c	MA2	MA6	MA9	MA12	STBY	IVCC	A4	A7	A11	A14	A16	A19	CGND0	CVCC0	n/c	n/c	
19	60	63	2	3	10	14	17	21	25	27	32	36	40	44	47	51	55	59	63	1	19
	n/c	n/c	n/c	WEA	MA1	MA5	MA8	MA11	MA15	A2	A5	A8	A1 2	A1 5	A18	A22	n/c	CGND1	n/c	n/c	
18	56	59	61	4	9	12	16	20	24	28	33	37	41	46	50	54	58	61	2	6	18
	AA8	RASA	n/c	MVCCA	MA0	MA3	MA7	MA1 0	MA14	А3	n/c	A9	A13	A17	A21	REFCLK	RESET	n/c	n/c	D29	
17	52	55	58	62	5	8	13	18	23	29	34	38	43	49	53	57	62	4	3	7	17
	AA5	AA7	OEAB	GND	CASAH	IVCC	MA4	GND	MA13	IVCC	A6	A10	GND	A20	IVCC	CVCC1	GND	D 31	n/c	D28	
16	48	51	54	57													5	9	10	11	16
	AA1	AA4	AA6	32KHZ													D30	D 27	D 26	D25	
15	45	47	50	53													8	12	14	15	15
	MB14	AA0	AA3	IVCC													IVCC	D 24	BE3	W/R	
14	42	44	46	49													13	16	17	19	14
12	MB1 3	MVCCB	MB15	AA2 43													BVCC 18	n/c 20	D 23	D22 22	12
13	39 MB11	40	41 MB12	GND													GND	20 D21	21 D 20	D19	13
12	35	n/c 36	37	38						ſ		ſ	1				23	24	25	26	12
12	MB7	MB8	MB9	MB10					GND	GND	GND	GND					D18	D17	D16	BE2	12
11	31	32	33	34					OND	OND	OND	OND					29	28	27	30	11
••	MB3	MB4	MB5	MB6					GND	GND	GND	GND					IVCC	RRTN	ADS	LRDY	
10	30	27	28	29													34	33	32	31	10
	MB2	MB0	MB1	IVCC					GND	GND	GND	GND					A23	LCLK	n/c	LDEV	
9	26	25	24	23													38	37	36	35	9
	CASBL	CASBH	WEB	RASB					GND	GND	GND	GND					BE1	M/IO	A 25	A 24	
8	22	21	20	18									_				43	41	40	39	8
	MC15	MC14	MC13	GND													GND	D13	D14	D15	
7	19	17	16	13													49	46	44	42	7
	MC12	MC11	MC10	MC7													BVCC	n/c	D11	D1 2	ļ
6	15	14	12	8													53	50	47	45	6
_	MC9	MC8	MC6	IVCC													IVCC	BE0	D9	D10	١.
5	11	10	9	5													57	54	51	48	5
4	MC5	MC4 3	MC3	MC1 62	57	53	49	43	38	34	29	23	18	13	8	5	D2 62	D5 58	D7 55	D8 52	١,
4	MC2	n/c	MC0	GND	RASC	IVCC	CA4	GND	90 P11	n/c	IVCC	P0	GND	EVDD	IVCC	RSET	GND	D1	D4	D6	4
3	6	1/1	61	58	54	50	46	41	37	33	28	24	20	16	12	9	4	63	59	56	3
5	wcc	n/c	n/c	WEC	CA8	CA5	CA1	P14	P10	n/c	P5	P1	LP	HSYNC	EVEE		ENABKL	n/c	D0	D3	,
2	2	63	59	55	51	47	44	40	36	32	27	25	21	17	14	10	3	2	60	61	2
_	n/c	n/c	CASCH	HREF	CA6	CA2	n/c	P13	P9	P7	P4	P2	M	DVCC	n/c	AVCC	ACTI	n/c	n/c	n/c	1
1	64	60	56	52	48	45	42	39	35	31	30	26	22	19	15	11	7	6	1	64	1
	n/c	CASCL	OEC	CA7	CA3	CA0	P1 5	P12	P8	P6	n/c	P3	SHFCLK	FLM	VSYNC	RED	BLUE	AGND	n/c	GND	
	Y	W	V	U	T	R	P	N	M	L	K	J	Н	G	F	Е	D	С	В	A	•

Figure 2-3: Bottom View: BGA Ball Assignments



2.3 Summary of Pin Function Changes (From 65548 to 65550)

Pin#	Pin Name	Description
98	VREF	New alternate function of CA8/BLANK# pin. Vertical timing reference for video capture port.
99	HREF	New function: Horizontal timing reference for video capture port. (Pin is "reserved" on the 65548)
123	RASAB1#	New alternate function of RASB# pin: Combination of RASA# and RASB# (Bank 1 RAS# for support of four 256Kx16 DRAMs or two 256Kx32 DRAMs)
124	WEAB1#	New alternate function of WEB# pin: Combination of WEA# and WEB# for support of 256Kx32 or 512Kx32 DRAMs (Bank 1 if two banks are configured)
154	GPIO2	New alternate functions of 32KHz pin: General Purpose Input/Output, or AA9 for 512Kx32 DRAM.
156	RASAB0#	New alternate function of RASA# pin: Combination of RASA# and RASB# (Bank 0 RAS# for support of two 256Kx16 DRAMs or RAS# for one 512Kx32 DRAM)
157	WEAB0#	New alternate function of WEA# pin: Combination of WEA# and WEB# for support of 256Kx32 or 512Kx32 DRAMs (Bank 0 if two banks are configured)

Additional Differences Between 65548 and 65550:

For the 65550:

- The RSET resistor (pin55, p2-14) should be 560Ω instead of 270Ω
- The equivalent load on the R, G, and B outputs should be 37.5Ω (75Ω on the board in parallel with a 75Ω monitor load) instead of 50Ω (150Ω on the board, in parallel with a 75Ω monitor load)
- AVCC should be equal to (or less than) IVCC.
- The 1MB configuration of the 65548 is the only 65548 configuration that the 65550 can support. In particular, the 65550 does not support the 512KB configuration, and the 65548 does not support the 2MB configuration of the 65550.
- The CHIPS extension registers are completely different between the 65550 and 65548. Many of the functions are similar, but the bit and register assignments are different.

This page intentionally left blank.



2.4 CPU Direct / VL-Bus Interface

Pin names in parentheses (...) indicate alternate functions.

Pin#	Pin Name	Type	Active	Description
207	RESET	In	Low	Reset. For VL-Bus interfaces, connect to RESET#. For direct CPU local bus interfaces, connect to the system reset generated by the motherboard system logic for all peripherals (not the RESET# pin of the processor). This input is ignored during Standby mode (STNDBY# pin low) so that the remainder of the system (and the system bus) may be safely powered down during Standby mode if desired.
22	ADS#	In	Low	Address Strobe. In VL-Bus and CPU local bus interfaces ADS# indicates valid address and control signal information is present. It is used for all decodes and to indicate the start of a bus cycle.
31	M/IO#	In	Both	Memory / IO. In VL-Bus and CPU local bus interfaces M/IO# indicates either a memory or an I/O cycle: 1 = memory, 0 = I/O.
11	W/R#	In	Both	Write / Read. This control signal indicates a write (high) or read (low) operation. It is sampled on the rising edge of the (internal) 1x CPU clock when ADS# is active.
23	RDYRTN# for 1x Clock config CRESET for 2X clock config	In	Low High	Ready Return. Handshaking signal in VL-Bus interface indicating synchronization of RDY# by the local bus master / controller to the processor. Upon receipt of this LCLK-synchronous signal the chip will stop driving the bus (if a read cycle was active) and terminate the current cycle.
24	LRDY#	Out/ OC	Low	Local Ready. Driven low during VL-Bus and CPU local bus cycles to indicate the current cycle should be completed. This signal is driven high at the end of the cycle, then tristated. This pin is tri-stated during Standby mode (as are all other bus interface outputs).
25	LDEV#	Out	Low	Local Device. In VL-Bus and CPU local bus interfaces, this pin indicates that the chip owns the current cycle based on the memory or I/O address which has been broadcast. For VL-Bus, it is a direct output reflecting a straight address decode. This pin is tri-stated during Standby mode (as are all other bus interface outputs).
27	LCLK	In	Both	Local Clock. In VL-Bus this pin is connected to the CPU 1x clock. In CPU local bus interfaces it is connected to the CPU 1x or 2x clock. If the input is a 2x clock, the processor reset signal must be connected to CRESET (pin 23) for synchronization of the clock phase.



2.4 CPU Direct / VL-Bus Interface (continued)

Note: Pin names in parentheses (...) indicate alternate functions.

Pin#	Pin Name	Туре	Active	Description
43	BE0# (BLE#)	In	Low	Byte Enable 0. Indicates data transfer on D7:D0 for the current cycle.
32	BE1#	In	Low	Byte Enable 1. Indicates data transfer on D15:D8 for the current cycle.
21	BE2#	In	Low	Byte Enable 2. Indicates data transfer on D23:D16 for the current cycle.
10	BE3#	In	Low	Byte Enable 3. BE3# indicates that data will transfer over the data bus on D31:24 during the current access.
179	A2	In	High	System Address Bus. In VL-Bus, and direct CPU interfaces,
180	A3	In	High	the address pins are connected directly to the bus.
182	A4	In	High	In internal clock synthesizer test mode (TS# = 0 at Reset),
183	A5	In	High	A24 becomes VCLK out and A25 becomes MCLK out.
185	A6	In	High	A26 and A27 may be alternately be used as General Purpose
186	A7	In	High	I/O pins or as Activity Indicator and Enable Backlight
187	A8	In	High	respectively (see panel interface pin descriptions and FR0F
188	A9	In	High	and FR0C for more details). If A26 and A27 are used as
189	A10	In	High	GPIO pins, they may be programmed as a 2-pin CRT
190	A11	In	High	Monitor DDC interface (VESA TM "Display Data Channel"
191	A12	In	High	also referred to as the "Monitor Plug-n-Play" interface).
192	A13	In	High	Either A26 or A27 may also be used to output Composite
193	A14	In	High	Sync for support of an external NTSC / PAL encoder chip.
194	A15	In	High	
195	A16	In	High	
196	A17	In	High	
197	A18	In	High	
189	A19	In	High	
199	A20	In	High	
200	A21	In	High	
201	A22	In	High	
28	A23	In	High	
29	A24	In	High	
30	A25	In	High	
53	A26	In	High	
54	A27	In	High	



2.4 CPU Direct / VL-Bus Interface (continued)

Pin names in parentheses (...) indicate alternate functions.

Pin#	Pin Name	Type	Active	Description
51	D00	I/O	High	System Data Bus.
50	D01	I/O	High	In 32-bit CPU Local Bus designs these data lines connect
49	D02	I/O	High	directly to the processor data lines. On the VL-Bus they
48	D03	I/O	High	connect to the corresponding buffered or unbuffered data
47	D04	I/O	High	signal.
46	D05	I/O	High	These pins are tri-stated during Standby mode (as are all
45	D06	I/O	High	other bus interface outputs).
44	D07	I/O	High	
41	D08	I/O	High	
40	D09	I/O	High	
38	D10	I/O	High	
37	D11	I/O	High	
36	D12	I/O	High	
35	D13	I/O	High	
34	D14	I/O	High	
33	D15	I/O	High	
20	D16	I/O	High	
19	D17	I/O	High	
18	D18	I/O	High	
17	D19	I/O	High	
16	D20	I/O	High	
15	D21	I/O	High	
14	D22	I/O	High	
13	D23	I/O	High	
8	D24	I/O	High	
7	D25	I/O	High	
6	D26	I/O	High	
5	D27	I/O	High	
4	D28	I/O	High	
3	D29	I/O	High	
2	D30	I/O	High	
1	D31	I/O	High	

Table 2-1: Bus Output Signal Status During Standby Mode

65550 Pin #	Signal Name	Signal Status
53	ACTI / A26	Driven Low (see page 2-15)
54	ENABKL / A27	Driven Low (see page 2-15)
24	LRDY# / RDY	Tri-Stated
25	LDEV#	Tri-Stated
51-44, 41-40, 38-33	D0-15	Tri-Stated
20-13, 8-1	D16-31	Tri-Stated

REVISION 1.5 10/14/97 65550



2.5 PCI Bus Interface

Pin#	Pin Name	Type	Active	Description
207	RESET#	In	Low	Reset. This input sets all signals and registers in the chip to a known state. All outputs from the chip are tri-stated or driven to an inactive state. This pin is ignored during Standby mode (STNDBY# pin low). The remainder of the system (therefore the system bus) may be powered down if desired (all bus output pins are tri-stated in Standby mode).
201	CLK	In	High	Bus Clock. This input provides the timing reference for all bus transactions. All bus inputs except RESET# and INTA# are sampled on the rising edge of CLK. CLK may be any frequency from DC to 33MHz.
31	PAR	I/O	High	Parity. This signal is used to maintain even parity across AD0-31 and C/BE0-3#. PAR is stable and valid one clock after the address phase. For data phases PAR is stable and valid one clock after either IRDY# is asserted on a write transaction or TRDY# is asserted on a read transaction. Once PAR is valid, it remains valid until one clock after the completion of the current data phase (i.e., PAR has the same timing as AD0-31 but delayed by one clock). The bus master drives PAR for address and write data phases; the target drives PAR for read data phases.
22	FRAME#	In	Low	Cycle Frame. Driven by the current master to indicate the beginning and duration of an access. Assertion indicates a bus transaction is beginning (while asserted, data transfers continue); de-assertion indicates the transaction is in the final data phase
23	IRDY#	In	Low	Initiator Ready. Indicates the bus master's ability to complete the current data phase of the transaction. During a write, IRDY# indicates valid data is present on AD0-31; during a read it indicates the master is prepared to accept data. A data phase is completed on any clock when both IRDY# and TRDY# are sampled then asserted (wait cycles are inserted until this occurs).
24	TRDY#	S/TS	Low	Target Ready. Indicates the target's ability to complete the current data phase of the transaction. During a read, TRDY# indicates that valid data is present on AD0-31; during a write it indicates the target is prepared to accept data. A data phase is completed on any clock when both IRDY# and TRDY# are sampled then asserted (wait cycles are inserted until this occurs).
27	STOP#	S/TS	Low	Stop. Indicates the current target is requesting the master to stop the current transaction.

Note: S/TS stands for "Sustained Tri-state". These signals are driven by only one device at a time, are driven high for one clock before released, and are not driven for at least one cycle after being released by the previous device. A pull-up provided by the bus controller is used to maintain an inactive level between transactions.



2.5 PCI Bus Interface (continued)

Pin#	Pin Name	Type	Active	Description
25	DEVSEL#	S/TS	Low	Device Select. Indicates the current target has decoded its address as the target of the current access
29	PERR# (VCLKOUT)	S/TS	Low	Parity Error. This signal reports data parity errors (except for Special Cycles where SERR# is used). The PERR# pin is Sustained Tri-state. The receiving agent will drive PERR# active two clocks after detecting a data parity error. PERR# will be driven high for one clock before being tri-stated as with all sustained tri-state signals. PERR# will not report status until the chip has claimed the access by asserting DEVSEL# and completing the data phase.
30	SERR# (MCLKOUT)	OD	Low	System Error. Used to report system errors where the result will be catastrophic (address parity error, data parity errors for Special Cycle commands, etc.). This output is actively driven for a single PCI clock cycle synchronous to CLK and meets the same setup and hold time requirements as all other bused signals. SERR# is not driven high by the chip after being asserted, but is pulled high only by a weak pull-up provided by the system. Thus, SERR# on the PCI Bus may take two or three clock periods to fully return to an inactive state.
179	ROMA0	Out	High	BIOS ROM address outputs. See MAD8-15 (pins 170-177)
180	ROMA1 (GPIO3)	Out	High	for BIOS ROM data inputs.
182	ROMA2 (GPIO4)	Out	High	DIOS DOMa are not normally required in nortable computer
183	ROMA3 (GPIO5)	Out	High	BIOS ROMs are not normally required in portable computer designs (Graphics System BIOS code is normally included
185	ROMA4 (GPIO6)	Out	High	in the System BIOS ROM). However, the 65550 provides
187	ROMA5	Out	High	BIOS ROM interface capability for development systems
189 191	ROMA6 ROMA7	Out	High	and add-in card Flat Panel Graphics Controllers.
191	ROMA8	Out Out	High High	•
192	ROMA9	Out	High	Since the PCI Bus specifications require only one load on
186	ROMA10 (GPIO7)	Out	High	the bus for the entire graphics subsystem, the BIOS ROM
188	ROMA11	Out	High	interface is "through the chip". In the VL-Bus mode, the
193	ROMA12	Out	High	BIOS ROM interface can be an external circuit on the ISA Bus connector that does not require pins on the chip (see the
194	ROMA13	Out	High	Application Schematics section for details).
196	ROMA14	Out	High	Application Schematics section for details).
195	ROMA15	Out	High	For programming GPIO3-7, see registers XR62-63.
197	ROMA16	Out	High	
198	ROMA17	Out	High	
200	ROMOE#	Out	Low	BIOS ROM Output Enable.
199	Reserved	In	n/a	This pin is always an input (A20 for VL-Bus, reserved for future use on PCI Bus). To avoid abnormal Vcc current due to a floating input for a PCI Bus, use a 10K resistor to ground to pull this pin low.
28	Reserved	In	n/a	This pin is always an input (A23 for VL-Bus, reserved for future use on PCI Bus). To avoid abnormal Vcc current due to a floating input for a PCI Bus, use a 10K resistor to ground to pull this pin low.

Note: S/TS stands for "Sustained Tri-state". These signals are driven by only one device at a time, are driven high for one clock before released, and are not driven for at least one cycle after being released by the previous device. A pull-up provided by the bus controller is used to maintain an inactive level between transactions.



2.5 PCI Bus Interface (continued)

Pin#	Pin Name	Type	Active	Description				
51	AD00	I/O	High	PCI Address / Data Bus				
50	AD01	I/O	High	Address and data are multiplexed on the same pins. A bus				
49	AD02	I/O	High	transaction consists of an address phase followed by one or				
48	AD03	I/O	High	more data phases (both read and write bursts are allowed by				
47	AD04	I/O	High	the bus definition).				
46	AD05	I/O	High	The address phase is the clock cycle in which FRAME# is				
45	AD06	I/O	High	asserted (AD0-31 contain a 32-bit physical address). For				
44	AD07	I/O	High	I/O, the address is a byte address, for memory and configu-				
41	AD08	I/O	High	ration, the address is a DWORD address. During data				
40	AD09	I/O	High	phases AD0-7 contain the LSB and 24-31 contain the MSB.				
38	AD10	I/O	High	Write data is stable and valid when IRDY# is asserted; read				
37	AD11	I/O	High	data is stable and valid when TRDY# is asserted. Data				
36	AD12	I/O	High	transfers only during those clocks when both IRDY# and				
35	AD13	I/O	High	TRDY# are asserted.				
34	AD14	I/O	High					
33	AD15	I/O	High	C/BE3-0 Command Type 65550				
20	AD16	I/O	High					
19	AD17	I/O	High					
18	AD18	I/O	High	0001 Special Cycle				
17	AD19	I/O	High	0010 I/O Read Y				
16	AD20	I/O	High	0011 I/O Write Y				
15	AD21	I/O	High	0100 -reserved-				
14	AD22	I/O	High	0101 -reserved-				
13	AD23	I/O	High	0110 Memory Read Y				
8	AD24	I/O	High	0111 Memory Write Y				
7	AD25	I/O	High	1000 -reserved-				
6	AD26	I/O	High	1001 -reserved-				
5	AD27	I/O	High	1010 Configuration Read Y				
4	AD28	I/O	High	1011 Configuration Write Y				
3	AD29	I/O	High	1100 Memory Read Multiple				
2	AD30	I/O	High					
1	AD31	I/O	High	1101 Dual Address Cycle				
				1110 Memory Read Line				
				1111 Memory Read & Invalidate				
43	C/BE0#	In	Low	Bus Command / Byte Enables. During the address phase of				
32	C/BE1#	In	Low	a bus transaction, these pins define the bus command (see				
21	C/BE2#	In	Low	list above). During the data phase, these pins are byte				
10	C/BE3#	In	Low	enables that determine which byte lanes carry meaningful				
				data:				
				byte 0 corresponds to AD0-7,				
				byte 1 corresponds to 8-15,				
				byte 2 corresponds to 16-23,				
				byte 3 corresponds to 24-31.				
	TD GEV		*** *	7 12 P 2 P 1 P 1 P 1 P 1 P 1 P 1 P 1 P 1				
11	IDSEL	In	High	Initialization Device Select. Used as a chip select during				
				configuration read and write transactions				



2.5 PCI Bus Interface (continued)

145	Pin#	Pin Name	Type	Active	Description		
147 AA2 (2X#) (CFG2) I/O	145	AA0 (LB#)	(CFG0)	I/O	Low	Address bus for DRAMs A and B	
AA3 (Reserved) (CFG3) I/O High 149 AA4 (Reserved) (CFG4) I/O High 150 AA5 (OS#) (CFG5) I/O High 151 AA6 (AD#) (CFG6) I/O High 152 AA7 (TS#) (CFG7) I/O High 153 AA8 (LV#) (CFG8) I/O High 154 AA6 (ACD#) (CFG7) I/O 155 AA8 (LV#) (CFG8) I/O High 156 AA8 (LV#) (CFG8) I/O High 157 AA8 (LV#) (CFG8) I/O 158 AA8 (LV#) (CFG8) I/O 159 AA8 (LV#) (CFG8) I/O 169 High 160 AA6 (ACD*) (CFG6) I/O 160 High 170 AA6 (ACD*) (CFG6) I/O 180 AA7 (Clock Test Mode Clock Test mode disable 150 AA8 (LV#) (CFG8) I/O 161 AA7 (Clock Test Mode Clock Test mode disable 150 AA8 (LV#) (CFG6) I/O 151 AA6 (ACD*) (CFG7) I/O 152 AA7 (TS#) (CFG7) I/O 153 AA8 (LV#) (CFG8) I/O 154 AA7 (Clock Test Mode Clock Test mode disable 155 AA8 (LV#) (CFG8) I/O 161 AA7 (Clock Test Mode Clock Test mode disable 162 AA8 (LV#) (CFG6) (AA5) must be pulled down on reset. 163 AA8 (LV#) (CFG6) (AA5) must be pulled down on reset. 164 AA7 (Clock Test Mode Clock Test mode disable 165 CA2 (P18) (Out High 165 CA3 (P19) (Out High 167 CA2 (P18) (Out High 168 CA3 (P19) (Out High 169 CA3 (BLANK) (LV#) (DOUT High 160 CA3 (RASAB0#) (DUT Low RA5 for DRAM (Or bank 0 in 2MB configurations) 161 RASC# (VRDY) (Out Low RA5 for DRAM (Cor bank 1 in 2MB configurations) 162 CA3 (H#) (CASA#) (Out Low CA5 for the DRAM A lower byte 163 CASCL# (WEGL#) (CASB#) (Out Low CA5 for the DRAM A lower byte 164 CASCL# (WEGL#) (CASB#) (Out Low CA5 for the DRAM B lower byte 165 CASBH# (CASB#) (Out Low CA5 for the DRAM B lower byte 166 CASBL# (WEGL#) (URCVP14) (VRCVP14) (VRCVP15) 167 WEA# (WEAH#) (Out Low Write enable for DRAM A (or bank 0 in path 1 in 2MB) (WEAB1#) (Out High Write enable for DRAM A (or bank 0 in path 1 in 2MB) (WEAB1#) (Out High Write enable	146	AA1 (Reser	ved) (CFG1)	I/O	High		
149 AA4 (Reserved) (CFG4) 1/O High 150 AA5 (OS#) (CFG5) 1/O High 151 AA6 (AD#) (CFG6) 1/O High AA6 A26-A27 ENABLIACTI SA7 (TS#) (CFG7) 1/O High AA6 A26-A27 ENABLIACTI AA7 (Cock Test Mode Clock Test mode disable Clock Test mode Clock	147	AA2 (2X#) (CFG2)		I/O	High		
149	148	AA3 (Reserved) (CFG3)		I/O	High		
150 AA5 (OS#) (CFG5) I/O High AA0 PCI Bus VI_Bus 151 AA6 (AD#) (CFG6) I/O High AA6 A26-A27 ENABRU/ACTI 152 AA7 (TS#) (CFG7) I/O High AA7 Clock Test Mode Clock Test mode disable 153 AA8 (LV#) (CFG8) I/O High AA8 IVec/Cvcc = 3.0V IVec/Cvcc = 5.0V 153 AA8 (LV#) (CFG8) I/O High AA8 IVec/Cvcc = 3.0V IVec/Cvcc = 5.0V 154 AA8 (LV#) (CFG8) I/O High AA8 IVec/Cvcc = 3.0V IVec/Cvcc = 5.0V 155 AA8 (LV#) (CFG8) I/O High AA8 IVec/Cvcc = 3.0V IVec/Cvcc = 5.0V 156 AA7 (P17) Out High 157 Address bus for DRAM C 158 AA8 (LV#) (P17) Out High 159 CA5 (P21) Out High 150 CA6 (P22) Out High 150 CA7 (P23) Out High 151 AB6 (RASAB0#) Out Low RAS for DRAM A (or bank 0 in 2MB configurations) 156 RASA# (RASAB0#) Out Low RAS for DRAM B (or bank 1 in 2MB configurations) 150 RASC# (VRDY) Out Low RAS for DRAM B (or bank 1 in 2MB configurations) 160 CASAL# (WEAL#) Out Low CAS for the DRAM A lower byte 159 CASAH# (CASA#) Out Low CAS for the DRAM B lower byte 150 CASAH# (CASA#) Out Low CAS for the DRAM B lower byte 150 CASAL# (WEBL#) Out Low CAS for the DRAM B lower byte 151 CASCH# (CASC#) L/O Both DRAM C low byte CAS, video in red-6 or VAFC VP14 160 CASCH# (CASC#) L/O Both DRAM C low byte CAS, video in red-7 or VAFC VP15 170 WEA# (WEBH#) Out Low Write enable for DRAM B (or bank 1 in 2MB) 171 WEB# (WEBH#) Out Low Write enable for DRAM B (or bank 1 in 2MB) 172 WEB# (WEBH#) Out Low Output enable for DRAM C or video inport PCLK out 175 OEABO# Out Low Output enable for DRAM A and B, bank 0, 1 of 2MB 175 OEABO# Out Low Output enable for DRAM C or VAFC VYICe oinput Clock* 175 OEABO# Out Low Output enable for DRAM A and B, bank 0, 1 of 2MB 175 OEABO# Out Low Output enable for DRAM C or VAFC VAFC VAFC VA	149	•		I/O	High		
152	150			I/O		AA0 PCI Bus VL-Bus	
153 AA8 (LV#) (CFG8) LO High AA8 IVcc/Cvcc = 3.0V IVcc/Cvcc = 5.0V	151	AA6 (AD#)	(CFG6)		_		
Since the 65550 does not support the "internal oscillator" option, pin CFG5 (AA5) must be pulled down on reset.		, ,					
Poc CA0 (P16)	153	AA8 (LV#)	(CFG8)	I/O	High		
Section						option, pin CFG5 (AA5) must be pulled down on reset.	
Out High	90	CA0 (P16)		Out	High	Address bus for DRAM C	
Out High	91	CA1 (P17)		Out	-		
94 CA4 (P20) Out High 95 CA5 (P21) Out High 96 CA6 (P22) Out High 97 CA7 (P23) Out High 98 CA8 (BLANK) I/O Hi /Lo 99 HREF In High Horizontal reference input (VREF) for video capture. 156 RASA# (RASAB0#) Out Low RAS for DRAM A (or bank 0 in 2MB configurations) 123 RASB# (RASAB1#) Out Low RAS for DRAM B (or bank 1 in 2MB configurations) 101 RASC# (VRDY) Out Low RAS for DRAM Cor video vayere meady" input) 160 CASAL# (WEAL#) Out Low CAS for the DRAM A lower byte 159 CASAH# (CASA#) Out Low CAS for the DRAM B lower byte 126 CASBL# (WEBL#) Out Low CAS for the DRAM B upper byte 107 CASCH# (WECL#) In DRAM C low byte CAS, video in red-6 or VAFC VP14 108 CASCH# (CASC#) (VROYP15) 109 CASCH# (CASC#) (VROYP15) 110 CASCH# (WEAH#) Out Low CAS for the DRAM A lower byte 110 CASCH# (WECH#) Out Low CAS for DRAM C low byte CAS, video in red-6 or VAFC VP15 110 CASCH# (WEBH#) Out Low CAS for the DRAM B upper byte 1110 CASCH# (WEAH#) Out Low CAS for the DRAM C low byte CAS, video in red-7 or VAFC VP15 111 CASCH# (WEBH#) Out Low Write enable for DRAM A (or bank 0 in 2MB) 112 WEB# (WEBH#) Out Low Write enable for DRAM B (or bank 1 in 2MB) 112 WEC# (WECH#) Out Low Output enable for DRAM A or video in port PCLK out (PCLK) 115 OEABO#				Out	-		
95 CA5 (P21) Out High 96 CA6 (P22) Out High 97 CA7 (P23) Out High 98 CA8 (BLANK) I/O Hi /Lo CA8 may be configured as VAFC BLANK# out or vertical reference input (VREF) for video capture. 99 HREF In High Horizontal reference input for video capture. 156 RASA# (RASAB0#) Out Low RAS for DRAM A (or bank 0 in 2MB configurations) 123 RASB# (RASAB1#) Out Low RAS for DRAM B (or bank 1 in 2MB configurations) 101 RASC# (VRDY) Out Low RAS for DRAM C or color key input from external PC-Video source (or VAFC "Video System Ready" input) 160 CASAL# (WEAL#) Out Low CAS for the DRAM A lower byte 159 CASAH# (CASA#) Out Low CAS for the DRAM B lower byte 126 CASBL# (WEBL#) Out Low CAS for the DRAM B lower byte 127 CASCH# (WECL#) I/O Both DRAM C low byte CAS, video in red-6 or VAFC VP14 108 CASCH# (CASC#) (VRCYP14) 109 CASCH# (WEAH#) Out Low Write enable for DRAM A (or bank 0 in 2MB) 100 WEC# (WEBH#) Out Low Write enable for DRAM B (or bank 1 in 2MB) 101 WEC# (WEBH#) Out Low Write enable for DRAM C or video in port PCLK out CAS DEAB (OUT) COUNTY (OUT) (OUT) COUNTY (OUT) (OUT) COUNTY (OUT) (93	, ,		Out	_		
96 CA6 (P22) Out High 97 CA7 (P23) Out High 98 CA8 (BLANK) I/O Hi /Lo CA8 may be configured as VAFC BLANK# out or vertical reference input (VREF) for video capture. 99 HREF In High Horizontal reference input for video capture. 156 RASA# (RASAB0#) Out Low RAS for DRAM A (or bank 0 in 2MB configurations) 123 RASB# (RASAB1#) Out Low RAS for DRAM B (or bank 1 in 2MB configurations) 101 RASC# (VRDY) Out Low CAS for the DRAM A lower byte 160 CASAL# (WEAL#) Out Low CAS for the DRAM A lower byte 159 CASAH# (CASA#) Out Low CAS for the DRAM B lower byte 126 CASBL# (WEBL#) Out Low CAS for the DRAM B lower byte 127 CASBH# (CASB#) Out Low CAS for the DRAM B lower byte 108 CASCL# (WECL#) (VR6/VP14) 109 CASCL# (WECL#) (VR6/VP14) 100 CASCL# (WEAH#) Out Low CAS for the DRAM B lower byte 101 CASCL# (WECL#) (VR6/VP14) 102 WEA# (WEAH#) Out Low CAS for the DRAM A (or bank 0 in red-6 or VAFC VP15 (VR7/VP15) 150 WEA# (WEAH#) Out Low Write enable for DRAM A (or bank 0 in 2MB) (WEAB0#) 100 WEC# (WECH#) Out Low Write enable for DRAM B (or bank 1 in 2MB) 100 OEC# (WECL#) Out Low Output enable for DRAM C or VAFC VVIdeo Input Clock# (DRAM C or VAFC VP15 (VR7/VP15) (VR7/VP15) 150 OEAB0# Out Low Output enable for DRAM A and B, bank 0, 1 of 2MB (DRAM C or VAFC C VP15 (VR7/VP16) (VR6/VP14) (VR6/VP14)	94	CA4 (P20)		Out	-		
97 CA7 (P23) 98 CA8 (BLANK) 1/O Hi /Lo PHi /Lo PHi /Lo PHREF In High Horizontal reference input (VREF) for video capture. 99 HREF In High Horizontal reference input for video capture. 156 RASA# (RASAB0#) 123 RASB# (RASAB1#) 104 Low RAS for DRAM (or bank 0 in 2MB configurations) 105 RASC# (VRDY) 106 CASAL# (VRDY) 107 CASAL# (VEAL#) 108 CASAL# (WEAL#) 109 Out Low CAS for DRAM C or color key input from external PC-VIDEO VIDEO System Ready" input) 160 CASAL# (WEAL#) 160 CASAL# (WEAL#) 160 CASAL# (WEBL#) 160 CASAH# (CASA#)	95			Out	High		
Page CA8 (BLANK) I/O Hi /Lo CA8 may be configured as VAFC BLANK# out or vertical reference input (VREF) for video capture.				Out	_		
reference input (VREF) for video capture. High High Horizontal reference input for video capture. 156 RASA# (RASAB0#) Out Low RAS for DRAM A (or bank 0 in 2MB configurations) 123 RASB# (RASAB1#) Out Low RAS for DRAM B (or bank 1 in 2MB configurations) 101 RASC# (VRDY) Out Low RAS for DRAM Cor color key input from external PC-Video System Ready" input) 160 CASAL# (WEAL#) Out Low CAS for the DRAM A lower byte 159 CASAH# (CASA#) Out Low CAS for the DRAM A lower byte 126 CASBL# (WEBL#) Out Low CAS for the DRAM B lower byte 127 CASBH# (CASB#) Out Low CAS for the DRAM B lower byte 128 CASCH# (WECL#) I/O Both DRAM C low byte CAS, video in red-6 or VAFC VP14 109 CASCH# (CASC#) (VR6/VP14) 100 CASCH# (WEAH#) Out Low Write enable for DRAM A (or bank 0 in 2MB) 127 WEA# (WEAH#) Out Low Write enable for DRAM B (or bank 1 in 2MB) 128 WEB# (WEBH#) Out High 129 WEC# (WECH#) Out Both Write enable for DRAM C or video in port PCLK out 155 OEABO# Out Low Output enable for DRAM C or VAFC "Video Input Clock" in the policy of the policy of the properties of the prope					High		
156 RASA# (RASAB0#) Out Low RAS for DRAM A (or bank 0 in 2MB configurations) 123 RASB# (RASAB1#) Out Low RAS for DRAM B (or bank 1 in 2MB configurations) 101 RASC# (VRDY) Out Low RAS for DRAM C or color key input from external PC- (KEY) In High Video source (or VAFC "Video System Ready" input) 160 CASAL# (WEAL#) Out Low CAS for the DRAM A lower byte 159 CASAH# (CASA#) Out Low CAS for the DRAM A lower byte 126 CASBL# (WEBL#) Out Low CAS for the DRAM B lower byte 125 CASBH# (CASB#) Out Low CAS for the DRAM B upper byte 104 CASCL# (WECL#) I/O Both DRAM C low byte CAS, video in red-6 or VAFC VP14 (VR6/VP14) 103 CASCH# (CASC#) (VR7/VP15) 157 WEA# (WEAH#) Out Low Write enable for DRAM A (or bank 0 in 2MB) 128 WEB# (WEBH#) Out Low Write enable for DRAM B (or bank 1 in 2MB) 129 WEC# (WECH#) Out Both Write enable for DRAM C or video in port PCLK out 155 OEABO# Out Low Output enable for DRAM C or VAFC "Video Input Clock"	98	CA8 (BLA)	I/O	Hi /Lo	, ,		
RASB# (RASAB1#) Out Low RAS for DRAM B (or bank 1 in 2MB configurations)	99	HREF		In	High	Horizontal reference input for video capture.	
101 RASC# (VRDY)	156	RASA#	(RASAB0#)	Out	Low	RAS for DRAM A (or bank 0 in 2MB configurations)	
In High Video source (or VAFC "Video System Ready" input) 160	123	RASB#	(RASAB1#)	Out	Low	RAS for DRAM B (or bank 1 in 2MB configurations)	
159 CASAH# (CASA#) Out Low CAS for the DRAM A upper byte 126 CASBL# (WEBL#) Out Low CAS for the DRAM B lower byte 125 CASBH# (CASB#) Out Low CAS for the DRAM B upper byte 104 CASCL# (WECL#) I/O Both DRAM C low byte CAS, video in red-6 or VAFC VP14 103 CASCH# (CASC#) I/O Both DRAM C high byte CAS, video in red-7 or VAFC VP15 157 WEA# (WEAH#) Out Low Write enable for DRAM A (or bank 0 in 2MB) 124 WEB# (WEBH#) Out High 102 WEC# (WECH#) Out Both Write enable for DRAM C or video in port PCLK out (PCLK) 155 OEABO# Out Low Output enable for DRAM A and B, bank 0, 1 of 2MB 100 OEC# Out Low Output enable for DRAM C or VAFC "Video Input Clock" if DRAM C net word.	101	RASC#					
126 CASBL# (WEBL#) Out Low CAS for the DRAM B lower byte 125 CASBH# (CASB#) Out Low CAS for the DRAM B upper byte 104 CASCL# (WECL#) I/O Both DRAM C low byte CAS, video in red-6 or VAFC VP14 103 CASCH# (CASC#) I/O Both DRAM C high byte CAS, video in red-7 or VAFC VP15 157 WEA# (WEAH#) Out Low Write enable for DRAM A (or bank 0 in 2MB) 124 WEB# (WEBH#) Out Low Write enable for DRAM B (or bank 1 in 2MB) 102 WEC# (WECH#) Out Both Write enable for DRAM C or video in port PCLK out (PCLK) 155 OEABO# Out Low Output enable for DRAM A and B, bank 0, 1 of 2MB 100 OEC# Out Low Output enable for DRAM C or VAFC "Video Input Clock"	160	CASAL#	(WEAL#)	Out	Low	CAS for the DRAM A lower byte	
125 CASBH# (CASB#) Out Low CAS for the DRAM B upper byte 104 CASCL# (WECL#) (VR6/VP14) 103 CASCH# (CASC#) (VR7/VP15) 157 WEA# (WEAH#) (WEAB0#) 124 WEB# (WEBH#) Out Low Write enable for DRAM A (or bank 0 in 2MB) 105 WEC# (WECH#) Out High 106 WEC# (WECH#) Out Both Write enable for DRAM C or video in port PCLK out 158 OEABO# Out Low Output enable for DRAM A and B, bank 0, 1 of 2MB Out Low Output enable for DRAM C or VAFC "Video Input Clock" 158 OEABO# Out Low Output enable for DRAM C or VAFC "Video Input Clock" 159 OEC# Output enable for DRAM C or VAFC "Video Input Clock" 160 OEC# Output enable for DRAM C or VAFC "Video Input Clock"	159	CASAH#	(CASA#)	Out	Low	CAS for the DRAM A upper byte	
104 CASCL# (WECL#) (VR6/VP14) 103 CASCH# (CASC#) (VR7/VP15) 157 WEA# (WEAH#) Out Low Write enable for DRAM A (or bank 0 in 2MB) (WEAB0#) 124 WEB# (WEBH#) Out High 102 WEC# (WECH#) Out Both Write enable for DRAM C or video in port PCLK out (PCLK) 155 OEAB0# Out Low Output enable for DRAM A and B, bank 0, 1 of 2MB 100 OEC# Out Low Output enable for DRAM C or VAFC "Video Input Clock" if DRAM C net word.	126	CASBL#	(WEBL#)	Out	Low	CAS for the DRAM B lower byte	
(VR6/VP14) 103 CASCH# (CASC#) (CASC#) (VR7/VP15) 157 WEA# (WEAH#) (WEAB0#) 124 WEB# (WEBH#) Out Low Write enable for DRAM A (or bank 0 in 2MB) (WEAB1#) Out High 102 WEC# (WECH#) Out Both Write enable for DRAM C or video in port PCLK out (PCLK) 155 OEAB0# Out Low Output enable for DRAM A and B, bank 0, 1 of 2MB 100 OEC# Out Low Output enable for DRAM C or VAFC "Video Input Clock" if DRAM C not used.	125	CASBH#	(CASB#)	Out	Low	CAS for the DRAM B upper byte	
(VR7/VP15) 157 WEA# (WEAH#) Out Low Write enable for DRAM A (or bank 0 in 2MB) 124 WEB# (WEBH#) Out Low Write enable for DRAM B (or bank 1 in 2MB) (WEAB1#) Out High 102 WEC# (WECH#) Out Both Write enable for DRAM C or video in port PCLK out (PCLK) 155 OEAB0# Out Low Output enable for DRAM A and B, bank 0, 1 of 2MB 100 OEC# Output Clock Output enable for DRAM C or VAFC "Video Input Clock"	104	CASCL#	, ,	I/O	Both	DRAM C low byte CAS, video in red-6 or VAFC VP14	
(WEAB0#) 124 WEB# (WEBH#) Out Low Write enable for DRAM B (or bank 1 in 2MB) (WEAB1#) Out High 102 WEC# (WECH#) Out Both Write enable for DRAM C or video in port PCLK out (PCLK) 155 OEAB0# Out Low Output enable for DRAMs A and B, bank 0, 1 of 2MB 100 OEC# Output Clock (VCLK) 156 DRAM C not used	103	CASCH#		I/O	Both	DRAM C high byte CAS, video in red-7 or VAFC VP15	
(WEAB1#) Out High 102 WEC# (WECH#) Out Both Write enable for DRAM C or video in port PCLK out 155 OEAB0# Out Low Output enable for DRAMs A and B, bank 0, 1 of 2MB 100 OEC# Output enable for DRAM C or VAFC "Video Input Clock"	157			Out	Low	Write enable for DRAM A (or bank 0 in 2MB)	
(PCLK) 155 OEAB0# Out Low Output enable for DRAMs A and B, bank 0, 1 of 2MB 100 OEC# Output enable for DRAM C or VAFC "Video Input Clock"	124	WEB#	` /			Write enable for DRAM B (or bank 1 in 2MB)	
100 OEC# Out Low Output enable for DRAM C or VAFC "Video Input Clock"	102	WEC# (WECH#)		Out	Both	Write enable for DRAM C or video in port PCLK out	
(MCLK) if DDAM C not used	155	OEAB0#		Out	Low	Output enable for DRAMs A and B, bank 0, 1 of 2MB	
(MCLIV) if DDAM C not used	100	OEC#		Out	Low		
			(VCLK)	In	High	if DRAM C not used.	



2.6 Display Memory Interface

Pin#	Pin Name	Туре	Active	Description
162	MAD0 (TSENA#)	I/O	High	Memory data bus for DRAM A (lower 512KB of display
163	MAD1 (ICTENA#)	I/O	High	memory)
164	MAD2 (CFG10) EDO/FPM	I/O	High	MAD2-7 are latched into XR71 on reset for use as
165	MAD3 (CFG11) (PID0)	I/O	High	additional configuration inputs (CFG10-12 are reserved by
166	MAD4 (CFG12) (PID1)	I/O	High	software for input of panel ID). These bits have no other
167	MAD5 (CFG13) (PID2)	I/O	High	internal hardware configuration function.
168	MAD6 (CFG14) (PID3)	I/O	High	DOLD MADO 15 1 DIOC DOM D ('
169	MAD7 (CFG15) (Reserved)	I/O	High	PCI Bus: MAD8-15 are used as BIOS ROM Data inputs
170	MAD8 (PCI ROMD0)	I/O	High	during system startup (i.e., before the system enables the
171	MAD9 (PCI ROMD1)	I/O	High	graphics controller memory interface). See also pins 179-
172	MAD10 (PCI ROMD2)	I/O	High	199 (in PCI Bus interface pin descriptions section) for BIOS
173	MAD11 (PCI ROMD3)	I/O	High	ROM address and ROM Chip Select outputs. In the VL-
174	MAD12 (PCI ROMD4)	I/O	High	Bus mode, the BIOS ROM interface can be an external
175	MAD13 (PCI ROMD5)	I/O	High	circuit on the ISA Bus connector (see Application
176	MAD14 (PCI ROMD6)	I/O	High	Schematics).
177	MAD15 (PCI ROMD7)	I/O	High	
127	MBD0	I/O	High	Memory data bus for DRAM B (upper 512KB)
128	MBD1	I/O	High	
129	MBD2	I/O	High	
130	MBD3	I/O	High	
131	MBD4	I/O	High	
132	MBD5	I/O	High	
133	MBD6	I/O	High	
134	MBD7	I/O	High	
135	MBD8	I/O	High	
136	MBD9	I/O	High	
137	MBD10	I/O	High	
138	MBD11	I/O	High	
140	MBD12	I/O	High	
141	MBD13	I/O	High	
143	MBD14	I/O	High	
144	MBD15	I/O	High	



2.6 Display Memory Interface (continued)

Pin#	Pin Name	Type	Active	Description
106	MCD0 (VB2) (EVID#)	I/O	High	Memory data bus for DRAM C (Frame Buffer)
107	MCD1 (VB3) (VP0)	I/O	High	When a frame huffer DD AM is not required this hus may be
109	MCD2 (VB4) (VP1)	I/O	High	When a frame buffer DRAM is not required, this bus may be
110	MCD3 (VB5) (VP2)	I/O	High	used to input up to 18 bits of RGB data from an external
111	MCD4 (VB6) (VP3)	I/O	High	PC-Video subsystem or 16 bits of RGB from an external
112	MCD5 (VB7) (VP4)	I/O	High	VAFC interface. Note that this configuration also provides
113	MCD6 (VG2) (VP5)	I/O	High	additional panel outputs so that a video input port may be
114	MCD7 (VG3) (VP6)	I/O	High	implemented along with a 24-bit true-color TFT panel (TFT
115	MCD8 (VG4) (VP7)	I/O	High	panels never need DRAM C). In VAFC interface mode, pin
116	MCD9 (VG5) (VP8)	I/O	High	106 is the VAFC "Enable Video" input. The external
117	MCD10 (VG6) (VP9)	I/O	High	VAFC interface drives this pin low to indicate data input on
118	MCD11 (VG7) (VP10)	I/O	High	the VP0-15. EVID# is ignored (essentially reserved) in the
119	MCD12 (VR2) (GRDY)	I/O	High	65550 (VAFC data is always expected as inputs). In VAFC
120	MCD13 (VR3) (VP11)	I/O	High	mode, pin 119 is "Graphics System Ready" out and is
121	MCD14 (VR4) (VP12)	I/O	High	always driven high.
122	MCD15 (VR5) (VP13)	I/O	High	

Note: Pin names in parenthesis (...) indicate alternate functions.

If ICTENA# is low with RESET# low, a rising edge on XTALI will put the chip into "In circuit Test" (ICT) mode. In ICT mode, all digital signal pins become inputs which are apart of a long path stating at ENAVDD (pin 62) and proceeding to lower pin numbers around the chip to pin 1 then to pin 208 and ending at VSYNC (pin 64). If all pins in the path are high, the VSYNC output will be high. If any pin is low, the VSYNC output will be low. Thus the chip can be checked in circuit to determine if all pins are connected properly by toggling all pins one at a time and observing the effect on VSYNC. XTALI must be toggled last because rising edges on XLTAI with ICTENA# high or RESET# high will exit ICT mode. As a side effect, ICT mode effectively 3-states all pins except VSYNC. If TSENA# is low with RESET# low, a rising edge on XTLAI will 3-state all pins. An XTALI rising edge without enabling conditions exits 3-state.

For the ZV Port interface, Y0-7 correspond to VP0-7, and UV0-7 correspond to VP8-15

2.7 Flat Panel Display Interface

Pin#	Pin Name	Type	Active	Description
71	P0	OUT	High	8, 9, 12, or 16-bit flat panel data output. 18-bit and 24-bit
72	P1	OUT	High	panel interfaces may also be supported (see CA0-7 for P16-
73	P2	OUT	High	23).
74	P3	OUT	High	Refer to the table on the next page for the configurations for
75	P4	OUT	High	various panel types.
76	P5	OUT	High	various paner types.
78	P6	OUT	High	
79	P7	OUT	High	
81	P8 (SHFCLKU)	OUT	High	
82	P9	OUT	High	
83	P10	OUT	High	
84	P11	OUT	High	
85	P12	OUT	High	
86	P13	OUT	High	
87	P14	OUT	High	
88	P15	OUT	High	
70	SHFCLK (CL2) (SHFCLKL)	OUT	High	Shift Clock. Pixel clock for flat panel data.
67	FLM	OUT	High	First Line Marker. Flat Panel equivalent of VSYNC.
68	LP	OUT	High	Latch Pulse. Flat Panel equivalent of HSYNC.
	(CL1)(DE) (BLANK#)			
69	M	OUT	High	M signal for panel AC drive control (may also be called
	(DE) (BLANK#)			ACDCLK). May also be configured as BLANK# or as Display Enable (DE) for TFT Panels.
62	ENAVDD	I/O		Power sequencing controls for panel driver electronics
61	ENAVEE (ENABKL)	I/O		voltage VDD and panel LCD bias voltage VEE
52	A C'TI	I/O		Activity Indicator and Enable Deaklight outsite May be
53	ACTI	I/O		Activity Indicator and Enable Backlight outputs. May be configured for other functions (see Extension Registers
54	(A26/GP0/DDAT/CS) ENBKL(A27/GP1/DCLK/CS)	I/O		FROC and FROF and pin descriptions of MCD0-15 and A26/A27 for more information).



2.7 Flat Panel Display Interface (continued)

		Mono	Mono	Mono	Color	Color	Color	Color STN	Color	Color	Color	Color
6	5550	SS	DD	DD	TFT	TFT	TFT HR	STN SS	STN SS	STN DD	STN DD	STN DD
Pin#	Pin Name	8-bit	8-bit	16-bit	9/12/16 bit	18/24 bit	18/24 bit	8-bit (X4bP)	16-bit (4bP)	8-bit (4bP)	16-bit (4bP)	24-bit
71	P0	-	UD3	UD7	В0	В0	B00	R1	R1	UR1	UR0	UR0
72	P1	-	UD2	UD6	B1	B1	B01	B1	G1	UG1	UG0	UG0
73	P2	Ι	UD1	UD5	B2	B2	B02	G2	B1	UB1	UB0	UB0
74	P3	I	UD0	UD4	В3	В3	B03	R3	R2	UR2	UR1	LR0
75	P4	-	LD3	UD3	B4	B4	B10	В3	G2	LR1	LR0	LG0
76	P5	-	LD2	UD2	G0	B5	B11	G4	B2	LG1	LG0	LB0
78	P6	-	LD1	UD1	G1	В6	B12	R5	R3	LB1	LB0	UR1
79	P7	-	LD0	UD0	G2	В7	B13	В5	G3	LR2	LR1	UG1
81	P8	P0	-	LD7	G3	G0	G00	SHFCLKU	В3	_	UG1	UB1
82	P9	P1	_	LD6	G4	G1	G01	-	R4	_	UB1	LR1
83	P10	P2	-	LD5	G5	G2	G02	-	G4	_	UR2	LG1
84	P11	P3	-	LD4	R0	G3	G03	-	B4	_	UG2	LB1
85	P12	P4	-	LD3	R1	G4	G10	-	R5	_	LG1	UR2
86	P13	P5	-	LD2	R2	G5	G11	-	G5	_	LB1	UG2
87	P14	P6	-	LD1	R3	G6	G12	-	В5	_	LR2	UB2
88	P15	P7	-	LD0	R4	G7	G13	-	R6	_	LG2	LR2
90	P16	-	-	-	-	R0	R00	-	-	_	-	LG2
91	P17	_	-	-	_	R1	R01	-	-	_	_	LB2
92	P18	_	_	_	_	R2	R02	_	_	_	_	UR3
93	P19	_	-	-	_	R3	R03	-	-	_	_	UG3
94	P20	_	_	_	_	R4	R10	_	_	_	_	UB3
95	P21	_	_	_	_	R5	R11	_	_	_	_	LR3
96	P22	_	_	_	-	R6	R12	_	_	_	-	LG3
97	P23	_	-	-	-	R7	R13	_	_	-	-	LB3
70	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK
	Pixels/ Clock:	8	8	16	1	1	2	2-2/3	5-1/3	2-2/3	5-1/3	8

Note: The 65550 also supports panel interfaces that transfer one pixel per word, but which use both edges of SHFCLK to transfer one pixel on each edge. See FR12[0].

Note: The higher order output lines should be used when only 9 or 12 bits are needed from the 9/12/16-bit TFT interface, or when only 18 bits are needed from the 18/24-bit TFT or TFT HR interfaces. The lower order bits should be left unconnected.



2.8 CRT & Clock Interface

Pin#	Pin Name	Туре	Active	Description
65	HYSNC (CSYNC)	OUT	Both	CRT Horizontal Sync (polarity is programmable) or "Composite Sync" for support of various external NTSC / PAL encoder chips. Note CSYNC can be set to output on the ACTI or ENABKL pins.
64	VSYNC (VISINT)	OUT	Both	CRT Vertical Sync (polarity is programmable) or "VSync Interval" for support of various external NTSC / PAL encoder chips.
60	RED	OUT	High	CRT analog video outputs from the internal color palette
58	GREEN	OUT	High	DAC. The DAC is designed for a 37.5Ω equivalent load on
57	BLUE	OUT	High	each pin (e.g. 75Ω resistor on the board, in parallel with the 75Ω CRT load).
55	RSET	In	N/A	Set point resistor for the internal color palette DAC. A 560 Ω 1% resistor is required between RSET and AGND.
59	AVCC	VCC		Analog power and ground pins for noise isolation for the
56	AGND	GND	_	internal color palette DAC. AVCC should be isolated from digital VCC as described in the Functional Description of the internal color palette DAC. For proper DAC operation, AVCC should not be greater than IVCC. AGND should be common with digital ground but must be tightly decoupled to AVCC. See the Functional Description of the internal color palette DAC for further information.
203	XTALI (MCLK)	In	High	Crystal In. This pin serves as the input for an external reference oscillator (usually 14.31818 MHz). Note that in test mode for the internal clock synthesizer, MCLK is output on A25 (pin 30) and VCLK is output on A24 (pin 29).
204	(Reserved)			Reserved. For compatibility with the 65545, this pin (formerly "Crystal Out" or "XTLAO") must be disconnected. In addition, pin 150 must be pulled down on reset. The 65545 no longer supports the "internal oscillator" option.
205	CVCC0	VCC	_	Analog power and ground pins for noise isolation for the
202	CGND0	GND	_	internal clock synthesizer. Must be the same as VCC for internal logic. VCC/GND pair 0 and VCC/GND pair 1 pins
206	CVCC1	VCC	_	must be carefully decoupled individually. Refer also to the
208	CGND1	GND	_	section on clock ground layout in the Functional Description. Note that the CVCC voltage must be the same as the voltage for the internal logic (IVCC).
154	32KHz (GPIO2) (AA9)	In	High	Clock input for refresh of non-self-refresh DRAMs and panel power sequencing. This pin can be programmed as GPIO2 instead of 32KHz input, or AA9 for 512Kx32 memory configurations.



2.9 CRT / PANEL Signal Status During Standby Mode

65550 Pin #	Signal Name	Signal Status
67	FLM	Driven Low (weak)
68	LP	Driven Low (weak)
70	SHFCLK	Driven Low (weak)
69	M	Driven Low (weak)
71	P0	Driven Low (weak)
72	P1	Driven Low (weak)
73	P2	Driven Low (weak)
74	Р3	Driven Low (weak)
75	P4	Driven Low (weak)
76	P5	Driven Low (weak)
78	P6	Driven Low (weak)
79	P7	Driven Low (weak)
81	P8	Driven Low (weak)
82	P9	Driven Low (weak)
83	P10	Driven Low (weak)
84	P11	Driven Low (weak)
85	P12	Driven Low (weak)
86	P13	Driven Low (weak)
87	P14	Driven Low (weak)
88	P15	Driven Low (weak)
90	P16/CA0	Driven Low (weak)
91	P17/CA1	Driven Low (weak)
92	P18/CA2	Driven Low (weak)
93	P19/CA3	Driven Low (weak)
94	P20/CA4	Driven Low (weak)
95	P21/CA5	Driven Low (weak)
96	P22/CA6	Driven Low (weak)
97	P23/CA7	Driven Low (weak)
62	ENAVDD	Driven Low
61	ENAVEE	Driven Low
54	ENABKL/A27	Driven Low
65	HSYNC	Driven Low (weak)
64	VSYNC	Driven High (weak)
53	ACTI/A26	Driven Low
60,58,57	R,G,B	Driven Low



2.10 Display Memory Output Signal Status During Standby Mode

65550 Pin #	Signal Name	Signal Status
156	RASA#	Driven Low
123	RASB#	Driven Low
101	RASC#	Driven Low (see note below)
157	WEA#	Driven High
124	WEB#	Driven High
102	WEC#	Driven High (see note below)
160	CASAL#	Driven Low
159	CASAH#	Driven Low
126	CASBL#	Driven Low
125	CASBH#	Driven Low
104	CASCL#	Driven Low (see note below)
103	CASCH#	Driven Low (see note below)
155	OEAB#	Driven Low
100	OEC#	Driven High (see note below)
154-145	AA9-0	Pulled low with weak resistor
99-90	CA9-0	Driven Low (weak)
177-162	MAD15-0	Pulled low with weak resistor
144-143,	MBD15-0	Pulled low with weak resistor
141-140, 138-127		
122-109,	MCD15-0	Pulled low with weak resistor (see note below)
107-66		

Note: These pins are inputs when using the video input port. These pins are driven as outputs when using an external STN-DD buffer (DRAM "C").



2.11 Power / Ground and Standby Control

Pin#	Pin Name	Type	Active	Description
178	STNDBY#	In	Low	Standby Control Pin. Pull this pin to place the chip in Standby Mode.
80	IVCC	VCC		Power / Ground (Internal Logic). 5V±10% or 3.3V ±0.3V.
77	IGND	GND	_	Note that this voltage must be the same as CVCC (voltage for internal clock synthesizer). This voltage must also be equal
181	IVCC	VCC	_	to, or greater than, AVCC (voltage for DAC)
184	IGND	GND		
9	BVCC	VCC	_	Power / Ground (Bus Interface). 5V±10% or 3.3V ±0.3V.
12	BNGD	GND	_	
26	BGND	GND	_	
42	BVCC	VCC	_	
39	BGND	GND	_	
52	BGND	GND	_	
66	DVCC	VCC	_	Power / Ground (Bus Interface). $5V\pm10\%$ or $3.3V\pm0.3V$.
63	DGND	GND	_	
89	DGND	GND	_	
158	MVCCA			Power / Ground (Bus Interface). 5V±10% or 3.3V ±0.3V.
161	MGNDA			
142	MVCCB			Power / Ground (Bus Interface). $5V\pm10\%$ or $3.3V$ $\pm0.3V$.
139	MGNDB			
108	MVCCC			Power / Ground (Bus Interface). $5V\pm10\%$ or $3.3V\pm0.3V$.
105	MGNDC			

This page intentionally left blank.



CHAPTER 3

I/O AND MEMORY ADDRESS MAPS



This page intentionally left blank.



3.0 Introduction

An extensive set of registers normally controls the graphics system. These registers are a combination of registers defined by IBM when the Video Graphics Array (VGA) was first introduced, and others that CHIPS has added to support graphics modes that have color depths, resolutions, and hardware acceleration features that go well beyond the original VGA standard. This chapter provides an overview of the address locations and subaddressing mechanisms used to access the various registers and the frame buffer of the 65550.

Some of the registers are directly accessible at various I/O addresses. They may be read-only or write-only, and some must be read from and written to at different I/O addresses. Most of the other registers are accessed through a sub-addressing arrangement. The index of the desired register is written to an index register, and then the desired register may be read from or written to through a data port. Almost all of these sub-addressed registers are both readable and writable. Still other registers are directly accessible at various memory addresses, and here too, almost all of these registers are both readable and writable.

Part of the VGA standard requires the VGA graphics system to take the place of either the IBM Monochrome Display and Printer Adapter (either MDPA or MDA) or the IBM Color Graphics Adapter (CGA). This was also the case with the IBM Enhanced Graphics Adapter (EGA), VGA's predecessor. The MDA has registers at I/O addresses 3B4-3B5 and 3BA, and a character buffer (not a frame buffer -- the MDA is a text-only device) within the memory address range of B0000-B7FFF. The CGA has registers within I/O addresses 3D4-3D5 and 3DA-3DC, and a frame buffer (for either text or graphics) within the memory address range of B8000-BFFFF.

If a PC with a VGA graphics system does not have either an MDA display system or a CGA graphics system, the VGA BIOS will initialize the VGA graphics system to take the place of either an MDA if a monochrome display is attached to the VGA, or of a CGA if a color display is attached. However, if a PC with a VGA graphics system also has an MDA display system, the VGA is initialized to take the place of a CGA, regardless of the type of monitor attached to the VGA in order to avoid conflicts with the MDA. Likewise, if a PC with a VGA graphics system also has a CGA graphics

system, the VGA is initialized to take the place of an MDA, regardless of the type of monitor attached to the VGA. The VGA standard does not allow a system to have both an MDA display system and a CGA graphics system in the same PC along with a VGA graphics system.

The VGA standard has introduced numerous modes with features that go beyond those originally provided by either MDA or CGA. To do this, the VGA standard introduced many additional registers at locations in the 3C0-3CF I/O address range, and an additional frame buffer memory space in the A0000-AFFFF memory address range through which the frame buffer could be accessed. This additional memory address region is a 64KB "porthole" by which the standard 256KB VGA frame buffer is accessed. Either different 64KB portions of this frame buffer are swapped or "paged" in and out of this port-hole as a way of gaining access to all of it, or this frame buffer can be reorganized into "planes" that can be made selectively or even simultaneously accessible though this port-hole as part of a mechanism to enable bit-wise graphics color manipulation. This was done as part of the VGA standard partly because of the shortage of available addresses in the first 1MB of memory address space in PC-standard systems.

The 65550 improves upon VGA by providing additional features that are used through numerous additional registers. Many of these additional registers are simply added to the sub-addressing schemes already defined in the VGA standard, while others are added through sub-addressing schemes using additional I/O address locations 3D0-3D3 and 3D6-3D7. The 65550 also supports up to 2MB of frame buffer memory -- far larger than VGA's standard complement of 256KB. As an improvement upon the VGA standard frame buffer port-hole, the 65550 also maps the entire frame buffer into part of a single contiguous memory space at a programmable location, providing what is called "linear" access to the frame buffer. When the 65550 is used with VL-Bus, the size of this memory space is 8MB, and the base address at which this memory space begins is configured through a dedicated set of subaddressed registers in I/O address space. When the 65550 is used with PCI, the size of this memory space is 16MB, and the base address is set through a PCI configuration register.



When used with PCI, most aspects of the host interface of the 65550 are configured through a set of built-in PCI-compliant setup registers. The system logic accesses these registers through standard PCI configuration read and write cycles. Therefore, the exact location of the PCI configuration registers for the 65550, as well as any other PCI device in the system I/O or memory address space depends on the system logic design.



3.1 I/O Map

Addr	Read	Write
100	Global Enable (POS102)	Global Enable (POS102)
102	(VL-Bus and 486 local bus, only)	(VL-Bus and 486 local bus, only)
3B0		
3B1		
3B2		
3B3		
3B4	CRTC Index (MDA Emulation)	CRTC Index (MDA Emulation)
3B5	CRTC Data Port (MDA Emulation)	CRTC Data Port (MDA Emulation)
3B6		
3B7		
3B8		
3B9		
3BA	Input Status Register 1 (ST01) (MDA Emulation)	Feature Control Register (FCR) (MDA Emulation)
3BB		
3BC		
3C0	Attribute Controller Index	Attribute Controller Index and Data Port
3C1	Attribute Controller Data Port	Alternate Attribute Controller Data Port
3C2	Input Status Register 0 (ST00)	Misc. Output Register (MSR)
3C3	Motherboard Video System Enable (VSE)	Motherboard Video System Enable (VSE)
	(VL-Bus and 486 local bus, only)	(VL-Bus and 486 local bus, only)
3C4	Sequencer Index	Sequencer Index
3C5	Sequencer Data Port	Sequencer Data Port
3C6	Color Palette Mask	Color Palette Mask
3C7	Color Palette State	Color Palette Read Mode Index
3C8	Color Palette Write Mode Index	Color Palette Write Mode Index
3C9	Color Palette Data Port	Color Palette Data Port
3CA	Feature Control Register (FCR)	_
3CB		
3CC	Misc. Output Register (MSR)	_
3CD		
3CE	Graphics Controller Index	Graphics Controller Index
3CF	Graphics Controller Data Port	Graphics Controller Data Port
3D0	Flat Panel Extensions Index	Flat Panel Extensions Index
3D1	Flat Panel Extensions Data Port	Flat Panel Extensions Data Port
3D2	Multimedia Extensions Index	Multimedia Extensions Index
3D3	Multimedia Extensions Data Port	Multimedia Extensions Data Port
3D4	CRTC Index (CGA Emulation)	CRTC Index (CGA Emulation)
3D5	CRTC Data Port (CGA Emulation)	CRTC Data Port (CGA Emulation)
3D6	Configuration Extensions Index	Configuration Extensions Index
3D7	Configuration Extensions Data Port	Configuration Extensions Data Port
3D8		
3D9	I (GEOT) (GGA E 1 :)	E + C + ID '+ (EOD) (CC+ E - L-')
3DA	Input Status Register 1 (ST01) (CGA Emulation)	Feature Control Register (FCR) (CGA Emulation)
3DB		
3DC		



3.2 Sub-Addressing Indexes and Data Ports

Index Port	Data Port	Group	Name	Function
3C0	3C0/3C1	Attribute	AR0-14	VGA Attributes Control
		Controller		
3C4	3C5	Sequencer	SR0-7	VGA Sequencer Control
3CE	3CF	Graphics	GR0-8	VGA Data Path Control
		Controller		
3B4/3D4	3B5/3D5	CRTC	CR0-2F	Basic Display Control
			CR30-3F	Timing Extension Bits
			CR40-4F	Address Extension Bits
			CR50-5F	Display Overlay
			CR60-6F	
			CR70-7F	Interlace Control
			CR80-FF	_
3D0	3D1	Flat Panel	FR00-1F	General Panel Control
			FR20-2F	Horizontal Panel Timing
			FR30-3F	Vertical Panel Timing
			FR40-47	Horizontal Compensation
			FR48-4F	Vertical Compensation
			FR50-5F	
			FR60-6F	_
			FR70-7F	_
3D2	3D3	Multimedia	MR0-1F	Acquisition/Capture
			MR20-3F	Playback Window Display
			MR40-5F	Color Key
			MR60-7F	_
3D6	3D7	Configuration	XR0-F	General Configuration
			XR10-1F	_
			XR20-2F	Graphics Engine Configuration
			XR30-3F	_
			XR40-4F	Memory Configuration
			XR50-5F	_
			XR60-6F	Pin Control
			XR70-7F	Configuration Pins
			XR80-8F	Pixel Pipeline
			XR90-9F	_
			XRA0-AF	Hardware Cursor
			XRB0-BF	_
			XRC0-CF	Clock Control
			XRD0-DF	Power Management
			XRE0-EF	Software Flags
			XRF0-F7	Global Chip Control
			XRF8-FF	Test Control



3.3 Memory Map

Lower Memory Map for 65550 Used with the VL-Bus or the PCI-Bus

Address Range	Function	Size in Bytes
A0000-AFFFF	VGA Frame Buffer	64KB
B0000-B7FFF	MDA Emulation Character Buffer	32KB
B8000-BFFFF	CGA Emulation Frame Buffer	32KB
C0000-C7FFF		32KB
or	VGA BIOS ROM	or
C0000-C9FFF		40KB

Upper Memory Map for 65550 Used with the VL-Bus

	Size		Address Offset	Function
2MF		2MB	0x000000h to	Linear Frame Buffer
			0x1FFFFFh	(Little-Endian)
	4MB	2MB	0x200000h to	Reserved
			0x3FFFFFh	
		64 Bytes	0x400000h to	BitBLT Registers
			0x40003Fh	(Little-Endian)
8MB		192 Bytes	0x400040h to	Reserved (Drawing Registers)
			0x4000FFh	(Little-Endian)
	4MB	64KB -	0x400100h to	Reserved
		256 Bytes	0x40FFFFh	
		64KB	0x410000h to	BitBLT Data Port
			0x41FFFFh	(Little-Endian)
		4MB -	0x420000h to	Reserved
		128KB	0x7FFFFFh	



Upper Memory Man for 65550 Used with the PCI Rus

pper memo	ry Map for 65		in the real D		T
	Siz	ze		Address	Function
				Offset	
			2MB	0x000000h to	Linear Frame Buffer
				0x1FFFFFh	(Little-Endian)
		4MB	2MB	0x200000h to	Reserved
				0x3FFFFFh	
			64 Bytes	0x400000h to	BitBLT Registers
				0x40003Fh	(Little-Endian)
	8MB		192 Bytes	0x400040h to	Reserved (Drawing Registers)
				0x4000FFh	(Little-Endian)
		4MB	64KB -	0x400100h to	Reserved
			256 Bytes	0x40FFFFh	
			64KB	0x410000h to	BitBLT Data Port
				0x41FFFFh	(Little-Endian)
			4MB -	0x420000h to	Reserved
			128KB	0x7FFFFFh	
16MB			2MB	0x800000h to	Linear Frame Buffer
				0x9FFFFFh	(Big-Endian)
		4MB	2MB	0xA00000h to	Reserved
				0xBFFFFFh	
			64 Bytes	0xC00000h to	BitBLT Registers
				0xC0003Fh	(Big-Endian)
	8MB		192 Bytes	0xC00040h to	Reserved (Drawing Registers)
				0xC000FFh	(Big-Endian)
		4MB	64KB -	0xC00100h to	Reserved
			256 Bytes	0xC0FFFFh	
			64KB	0xC10000h to	BitBLT Data Port
				0xC1FFFFh	(Big-Endian)
			4MB -	0xC20000h to	Reserved
			128KB	0xFFFFFFh	



3.4 PCI Configuration Registers

Offset	Name	Function	Access	Bits
00	VENDID	Vendor ID	Read-Only	16
02	DEVID	Device ID	Read-Only	16
04	DEVCTL	Device Control	Read/Clear	16
06	DEVSTAT	Device Status	Read-Only	16
08	REV	Revision ID	Read-Only	8
09	PRG	Programming Interface	Read-Only	8
0A	SUB	Sub-Class Code	Read-Only	8
0B	BASE	Base Class Code	Read-Only	8
0C		Reserved (Cache Line Size)	_	8
0D		Reserved (Latency Timer)	_	8
0E		Reserved (Header Type)	_	8
0F		Reserved (Built-In-Self-Test)	_	8
10	MBASE	Memory Base Address	Read/Write	32
14		Reserved (Base Address)	_	32
18		Reserved (Base Address)	_	32
1C		Reserved (Base Address)	_	32
20		Reserved (Base Address)	_	32
24		Reserved (Base Address)	_	32
28		Reserved	_	32
2C		Reserved	_	32
30	RBASE	ROM Base Address	Read/Write	32
34		Reserved	_	32
38		Reserved	_	32
3C		Reserved (Interrupt Line)	_	8
3D		Reserved (Interrupt Pin)	_	8
3E		Reserved (Minimum Grant)	_	8
3F		Reserved (Maximum Latency)		8

This page intentionally left blank.



CHAPTER 4

REGISTER SUMMARIES



This page intentionally left blank.



4.0 Register Summaries

4.1 Setup and Enable Registers

Name Function		Access	I/O Address	
POS102	Global Enable Register	Read/Write	102	
VSE	Motherboard Video System Enable Register	Read/Write	3C3	

Note: These registers are available only when the 65550 is used with VL-Bus or the 486 local bus.

4.2 Sequencer Registers

Name	Function	Access (via 3C5)	Index Value In 3C4 (SRX)
SR00	Reset Register	Read/Write	00
SR01	Clocking Mode Register	Read/Write	01
SR02	Map Mask Register	Read/Write	02
SR03	Character Map Select Register	Read/Write	03
SR04	Memory Mode Register	Read/Write	04
SR07	Horizontal Character Counter Reset	Read/Write	07

4.3 Graphics Controller Registers

Name	Function	Access (via 3CF)	Index Value In 3CE (GRX)
GR00	Set/Reset Register	Read/Write	00h
GR01	Enable Set/Reset Register	Read/Write	01h
GR02	Color Compare Register	Read/Write	02h
GR03	Data Rotate Register	Read/Write	03h
GR04	Read Map Select Register	Read/Write	04h
GR05	Graphics Mode Register	Read/Write	05h
GR06	Miscellaneous Register	Read/Write	06h
GR07	Color Don't Care Register	Read/Write	07h
GR08	Bit Mask Register	Read/Write	08h



4.4 Attribute Controller Registers

Name	Function	Access	Index
AR00-AR0F	Color Data Registers	Read/Write	00-0F
AR10	Mode Control Register	Read/Write	10
AR11	Overscan Color Register	Read/Write	11
AR12	Memory Plane Enable Register	Read/Write	12
AR13	Horizontal Pixel Panning Register	Read/Write	13
AR14	Color Select Register	Read/Write	14

4.5 VGA Color Palette Registers

Name	Function	Access	I/O Address
DACMASK	Pixel Data Mask Register	Read/Write	3C6h
DACSTATE	DAC State Register	Read-Only	3C7h
DACRX	Palette Read Index Register	Write-Only	3C7h
DACWX	Palette Write Index Register	Read/Write	3C8h
DACDATA	Palette Data Register	Read/Write	3C9h



4.6 CRT Controller Registers

Name	Function	Access	Index
†CR0	Horizontal Total	R/W	
†CR1	Horizontal Display End	R/W	
†CR2	Horizontal Blanking Start	R/W	
†CR3	Horizontal Blanking End	R/W	
†CR4	Horizontal Retrace Start	R/W	
†CR5	Horizontal Retrace End	R/W	
†CR6	Vertical Total	R/W	
†CR7	Overflow	R/W	
†CR8	Preset Row Scan	R/W	
†CR9	Character Cell Height	R/W	
†CRA	Cursor Start	R/W	
†CRB	Cursor End	R/W	
†CRC	Start Address High	R/W	
†CRD	Start Address Low	R/W	
†CRE	Cursor Location High	R/W	
†CRF	Cursor Location Low	R/W	
†CR10	Vert. Retrace Start / Light Pen H Read	R/W	
†CR11	Vert. Retrace End / Light Pen L Read	R/W	
†CR12	Vertical Display End	R/W	
†CR13	Offset	R/W	
†CR14	Underline Row Scan	R/W	
†CR15	Vertical Blanking Start	R/W	
†CR16	Vertical Blanking End	R/W	
†CR17	CRT Mode Control	R/W	
†CR18	Line Compare	R/W	
†CR22	Graphics Controller Data Latches	R/O	
CR30	Extended Vertical Total	R/W	
CR31	Extended Vertical Display End	R/W	
CR32	Extended Vertical Sync Start	R/W	
CR33	Extended Vertical Blank Start	R/W	
CR40	Extended Start Address	R/W	
CR41	Extended Offset	R/W	
CR70	Interlace Control	R/W	
CR71	NTSC Video Output Control	R/W	
CR72	NTSC Horizontal Serration Position 1	R/W	
CR73	NTSC Horizontal Serration Position 2	R/W	
CR74	NTSC Horizontal Pulse Width	R/W	

[†] Standard VGA. CR30 -CR74 are CHIPS extensions.

SUBJECT TO CHANGE WITHOUT NOTICE



4.7 PCI Configuration Registers

Name	Function	Access	Offset
VENDID	Vendor ID	Read-Only	00
DEVID	Device ID	Read-Only	02
DEVCTL	Device Control	Read/Write	04
DEVSTAT	Device Status	Read-Only	06
REV	Revision ID	Read-Only	08
PRG	Programming Interface	Read-Only	09
SUB	Sub-Class Code	Read-Only	0A
BASE	Base Class Code	Read-Only	0B
	Reserved (Cache Line Size)	_	0C
	Reserved (Latency Timer)	_	0D
HDR	Reserved (Header Type)	_	0E
	Reserved (Built-In-Self-Test)	_	0F
MBASE	Memory Base Address	Read/Write	10
	Reserved (Base Address)	_	14
	Reserved (Base Address)	_	18
	Reserved (Base Address)	_	1C
	Reserved (Base Address)	_	20
	Reserved (Base Address)	_	24
	Reserved	_	28
	Reserved	_	2C
RBASE	ROM Base Address	Read/Write	30
	Reserved	_	34
	Reserved	_	38
	Reserved (Interrupt Line)	_	3C
	Reserved (Interrupt Pin)	_	3D
	Reserved (Minimum Grant)	_	3E
	Reserved (Maximum Latency)	_	3F

Note: These registers are available only when the 65550 is used with PCI.



4.8 BitBLT Registers

Name	Function	Access	Offset	
BR00	Offset Register	R/W	00h	
BR01	Background Color	R/W	04h	
BR02	Foreground Color	R/W	08h	
BR03	Source Expansion Control	R/W	0Ch	
BR04	Control Register	R/W	10h	
BR05	Pattern Address/Data	R/W	14h	
BR06	Source Address	R/W	18h	
BR07	Destination Address	R/W	1Ch	
BR08	Width and Height	R/W	20h	
XRREG(20)	BitBLT Setup	R/W	3D7h	



4.9 Extension Registers

Name	Function	Access	Offset
XR00	Vendor ID Low	R/O	
XR01	Vendor ID High	R/O	
XR02	Device ID Low	R/O	
XR03	Device ID High	R/O	
XR04	Revision ID	R/O	
XR05	Linear Base Address Low	R/W	
XR06	Linear Base Address High	R/W	
XR08	Configuration	R/O	
XR09	I/O Control	R/W	
XR0A	Address Mapping	R/W	
XR0B	Burst Write Mode	R/W	
XR0E	Page Select	R/W	
XR20	BitBLT Control	R/W	
XR40	DRAM Type	R/W	
XR41	BitBLT Control	R/W	
XR42	DRAM Configuration	R/W	
XR43	DRAM Interface	R/W	
XR60	Video Pin Control	R/W	
XR61	DDC Sync Select	R/W	
XR62	GPIO Data	R/W	
XR63	GPIO Data	R/W	
XR67	Pin Tri-State Control	R/W	
XR70	Configuration Pins 0	R/O	
XR71	Configuration Pins 1	R/O	
XR80	Pixel Pipeline Configuration 0	R/W	
XR81	Pixel Pipeline Configuration 1	R/W	
XR82	Pixel Pipeline Configuration 2	R/W	
XRA0	Cursor 1 Control	R/W	
XRA1	Cursor 1 Vertical Extension	R/W	
XRA2	Cursor 1 Base Address Low	R/W	
XRA3	Cursor 1 Base Address High	R/W	
XRA4	Cursor 1 X-Position Low	R/W	
XRA5	Cursor 1 X-Position High	R/W	
XRA6	Cursor 1 X-Position Low	R/W	
XRA7	Cursor 1 X-Position High	R/W	



4.9 Extension Registers (continued)

Name	Function	Access	Offset
XRA8	Cursor 2 Control	R/W	
XRA9	Cursor 2 Vertical Extension	R/W	
XRAA	Cursor 2 Base Address Low	R/W	
XRAB	Cursor 2 Base Address High	R/W	
XRAC	Cursor 2 X-Position Low	R/W	
XRAD	Cursor 2 X-Position High	R/W	
XRAE	Cursor 2 X-Position Low	R/W	
XRAF	Cursor 2 X-Position High	R/W	
XRC0	Video Clock 0 VCO M-Divisor	R/W	
XRC1	Video Clock 0 VCO N-Divisor	R/W	
XRC2	Video Clock 0 VCO M/N-Divisor MSBs	R/W	
XRC3	Video Clock 0 Divisor Select	R/W	
XRC4	Video Clock 1 VCO M-Divisor	R/W	
XRC5	Video Clock 1 VCO N-Divisor	R/W	
XRC6	Video Clock 1 VCO M/N-Divisor MSBs	R/W	
XRC7	Video Clock 1 Divisor Select	R/W	
XRC8	Video Clock 2 VCO M-Divisor	R/W	
XRC9	Video Clock 2 VCO N-Divisor	R/W	
XRCA	Video Clock 2 VCO M/N-Divisor MSBs	R/W	
XRCB	Video Clock 2 Divisor Select	R/W	
XRCC	Memory Clock VCO M-Divisor	R/W	
XRCD	Memory Clock VCO N-Divisor	R/W	
XRCE	Memory Clock Divisor Select	R/W	
XRCF	Clock Configuration	R/O	
XRD0	Module Power Down 0	R/W	
XRD2	Down Counter	R/W	
XRE0	Software Flags 0	R/W	
XRE1	Software Flags 1	R/W	
XRE2	Software Flags 2	R/W	
XRE3	Software Flags 3	R/W	
XRE4	Software Flags 4	R/W	
XRE5	Software Flags 5	R/W	
XRE6	Software Flags 6	R/W	
XRE7	Software Flags 7	R/W	
XRF8	Test Block Select	R/W	
XRF9	Test Control Port	R/W	
XRFA	Test Data Port	R/W	
XRFB	Scan Test Control	R/W	
XRFC	Scan Test Control	R/W	



4.10 Multimedia Registers

Name	Function	Access	Offset
MR00	Module Capability	R/W	
MR01	Secondary Capability	R/W	
MR02	Input Control 1	R/W	
MR03	Input Control 2	R/W	
MR04	Input Control 3	R/W	
MR05	Input Control 4	R/W	
MR06	Acquisition Memory Address PTR1	R/W	
MR07	Acquisition Memory Address PTR1	R/W	
MR08	Acquisition Memory Address PTR1	R/W	
MR09	Acquisition Memory Address PTR2	R/W	
MR0A	Acquisition Memory Address PTR2	R/W	
MR0B	Acquisition Memory Address PTR2	R/W	
MR0C	Memory Width (Span)	R/W	
MR0E	Acquisition Window XLEFT	R/W	
MR0F	Acquisition Window XLEFT	R/W	
MR10	Acquisition Window XRIGHT	R/W	
MR11	Acquisition Window XRIGHT	R/W	
MR12	Acquisition Window Y-TOP	R/W	
MR13	Acquisition Window Y-TOP	R/W	
MR14	Acquisition Window Y-BOTTOM	R/W	
MR15	Acquisition Window Y-BOTTOM	R/W	
MR16	H-SCALE	R/W	
MR17	V-SCALE	R/W	
MR18	Capture Frame Count	R/W	
MR1E	Display Control	R/W	
MR1F	Display Control 2	R/W	
MR20	Display Control 3	R/W	
MR21	Double Buffer Status	R/W	
MR22	Playback Memory Address PTR1	R/W	
MR23	Playback Memory Address PTR1	R/W	
MR24	Playback Memory Address PTR1	R/W	
MR25	Playback Memory Address PTR2	R/W	
MR26	Playback Memory Address PTR2	R/W	
MR27	Playback Memory Address PTR2	R/W	
MR28	Memory Width (Span)	R/W	
MR2A	Playback Window XLEFT	R/W	



4.10 Multimedia Registers (continued)

Name	Function	Access	Offset
MR2B	Playback Window XLEFT	R/W	
MR2C	Playback Window XRIGHT	R/W	
MR2D	Playback Window XRIGHT	R/W	
MR2E	Playback Window Y-TOP	R/W	
MR2F	Playback Window Y-TOP	R/W	
MR30	Playback Window Y-BOTTOM	R/W	
MR31	Playback Window Y-BOTTOM	R/W	
MR32	H-ZOOM	R/W	
MR33	V-ZOOM	R/W	
MR3C	Color Key Control 1	R/W	
MR3D	Color Key (Blue)	R/W	
MR3E	Color Key (Green)	R/W	
MR3F	Color Key (Red)	R/W	
MR40	Color Key Mask (Blue)	R/W	
MR41	Color Key Mask (Green)	R/W	
MR42	Color Key Mask (Red)	R/W	
MR43	Line Count Read	R/W	
MR44	Line Count Read	R/W	



4.11 Flat Panel Registers

Name	Function	Access	Offset
FR00	Feature Register	3D1	R/W
FR01	CRT / FP Control	3D1	R/W
FR02	Mode Control	3D1	R/W
FR03	Dot Clock Source	3D1	R/W
†FR04	Panel Power Sequencing Delay	3D1	R/W
†FR05	Power Down Control 1	3D1	R/W
FR06	FP Power Down Control	3D1	R/W
FR08	Pin Polarity	3D1	R/W
†FR0A	Programmable Output Drive	3D1	R/W
FR0B	Pin Control 1	3D1	R/W
FR0C	Pin Control 2	3D1	R/W
†FR0F	Activity Timer Control	3D1	R/W
FR10	Panel Format 0	3D1	R/W
FR11	Panel Format 1	3D1	R/W
FR12	Panel Format 2	3D1	R/W
FR13	Panel Format 3	3D1	R/W
FR16	FRC Option Select	3D1	R/W
FR17	Polynomial FRC Control	3D1	R/W
FR18	Text Mode Control	3D1	R/W
†FR19	Blink Rate Control	3D1	R/W
†FR1A	Frame Buffer Control	3D1	R/W
†FR1E	M (ACDCLK) Control	3D1	R/W
FR1F	Diagnostic	3D1	R/W
FR20	Horizontal Panel Size (LSB)	3D1	R/W
FR21	Horizontal Sync Start (LSB)	3D1	R/W
FR22	Horizontal Sync End	3D1	R/W
FR23	Horizontal Total (LSB)	3D1	R/W
FR24	FP Hsync (LP) Delay (LSB)	3D1	R/W
FR25	Horizontal Overflow 1	3D1	R/W
FR26	Horizontal Overflow 2	3D1	R/W
FR27	FP Hsync (LP) Width and Disable	3D1	R/W
FR30	Vertical Panel Size (LSB)	3D1	R/W



4.11 Flat Panel Registers (continued)

Name	Function	Access	Offset
FR31	Vertical Sync Start (LSB)	3D1	R/W
FR32	Vertical Sync End	3D1	R/W
FR33	Vertical Total (LSB)	3D1	R/W
FR34	FP Vsync (FLM) Delay (LSB)	3D1	R/W
FR35	Vertical Overflow 1	3D1	R/W
FR36	Vertical Overflow 2	3D1	R/W
FR37	FP Vsync (FLM) Disable	3D1	R/W
FR40	Horizontal Compensation Register	3D1	R/W
FR41	Vertical Compensation	3D1	R/W
FR48	Vertical Compensation	3D1	R/W
FR49	Text Mode Vertical Stretching 0 MSB	3D1	R/W
FR4A	Text Mode Vertical Stretching 0 LSB	3D1	R/W
FR4B	Text Mode Vertical Stretching 1 MSB	3D1	R/W
FR4C	Text Mode Vertical Stretching 1 LSB	3D1	R/W
FR4D	Vertical Line Replication	3D1	R/W
FR4E	Selective Vertical Stretching Disable	3D1	R/W

This page intentionally left blank.



CHAPTER 5

SET UP AND GENERAL CONTROL REGISTER DESCRIPTIONS



This page intentionally left blank.



5.0 Introduction

The setup, enable and general registers are all directly accessible by the CPU, i.e., no sub indexing scheme is used to read from and write to these registers.


5.1 Setup and Enable Registers

Name	Function	Access	I/O Address
POS102	POS102 Global Enable Register		102
VSE	SE Motherboard Video System Enable Register		3C3

These registers are available only when the 65550 is used with either VL-Bus or the 486 local bus. When the 65550 is used with PCI, these registers are not accessible, and the PCI Configuration Registers are used to do the work of enabling or disabling the 65550.

POS102 Global Enable Register

Read/write at I/O address 102h



Note: This register is available only when the 65550 is used with either VL-Bus or the 486 local bus.

7-1 Reserved

0 VGA Enable

- O Disables access to the frame buffer and all registers within the 65550 from the host interface, except POS102.
- 1 Enables access to the frame buffer and all registers within the 65550 from the host interface, including POS102.



VSE Video Subsystem Enable Register

Read/Write at I/O address 3C3h

7	6	5	4	3	2	1	0	
D							VGA	
	Reserved							

Note: This register is available only when the 65550 is used with either VL-Bus or the 486 local bus.

7-1 Reserved

0 VGA Enable

- O Disables access to the frame buffer and all registers within the 65550 from the host interface, except POS102 and VSE.
- 1 Enables access to the frame buffer and all registers within the 65550 from the host interface, including POS102 and VSE.



5.2 General Control and Status Registers

Name	Function	Read	Write
ST00	VGA Input Status Register 0	3C2	_
ST01	VGA Input Status Register 1	3BA/3DA	_
FCR	VGA Feature Control Register	3CA	3BA/3DA
MSR	VGA Miscellaneous Output Register	3CC	3C2

Various bits in these registers provide control over the real-time status of the horizontal sync signal, the horizontal retrace interval, the vertical sync signal and the vertical retrace interval.

The horizontal retrace interval is the period of time during the drawing of each scan line containing active video data, when the active video data is not being displayed. This period of time includes the horizontal front and back porches, and the horizontal sync pulse. The horizontal retrace interval is always longer than the horizontal sync pulse.

The vertical retrace interval is the period of time during which the scan lines not containing active video data are drawn. It is the period of time that includes the vertical front and back porches, and the vertical sync pulse. The vertical retrace interval is always longer than the vertical sync pulse.

Display Enable is a status bit (bit 0) in VGA Input Status Register 1 that indicates when either a horizontal retrace interval or a vertical retrace interval is taking place. In the IBM EGA graphics system (and the ones that preceded it, including MDA and CGA), it was important to check the status of this bit to ensure that one or the other of the retrace intervals was taking place before reading from or writing to the frame buffer. In these earlier systems, reading from or writing to frame buffer at times outside the retrace intervals meant that the CRT controller would be denied access to the frame buffer while accessing pixel data needed to draw pixels on the display, resulting in either "snow" or a flickering display. The words "Display Enable" constitute an unfortunate choice of name for this status bit, since this name is suggestive of having some connection to the enabling or disabling of the graphics system.



ST00 Input Status Register 0

Read-only at I/O address 3C2h

7	6	5	4	3	2	1	0
CRT Interrupt	Rese	erved	DAC Comp Sense		Rese	erved	

7 CRT Interrupt

- 0 Indicates that a CRT (vertical retrace interval) interrupt is not pending.
- 1 Indicates that a CRT (vertical retrace interval) interrupt is pending.

Note: The generation of interrupts can be enabled, through bits 4 and 5 of the Vertical Retrace End Register (CR11). This ability to generate interrupts at the start of the vertical retrace interval is a feature that is largely unused by current software. This bit is here for EGA compatibility.

6-5 Reserved

4 DAC Comparator Sense

Indicates the state of the output of the DAC analog output comparator(s). The BIOS uses this bit to determine whether the display is a color or monochrome CRT. BIOS will blank the screen or clear the frame buffer to display only black, and then configure the D-to-A converters and the comparators to first test for the presence of a color display, and then (if no color display is found) to test for the presence of any display, at all. The result of each such test is read via this bit.

3-0 Reserved



ST01 Input Status Register 1

Read-only at I/O address 3BAh/3DAh

7	6	5	4	3	2	1	0
VSYNC Output	Reserved	Video F	eedback	Vertical Retrace	Rese	erved	Display Enable

7 VSYNC Output

- 0 The VSYNC output pin is currently inactive.
- 1 The VSYNC output pin is currently active.

Note: This bit is largely unused by current software.

6 Reserved

5-4 Video Feedback 1, 0

These are diagnostic video bits that are programmably connected to 2 of the 8 color bits sent to the palette. The selection of which of 2 of the 8 possible color bits become connected to these 2 bits of this register is made via bits 4 and 5 of the Color Plane Enable Register (AR12). These 2 bits are largely unused by current software -- they are here for EGA compatibility.

3 Vertical Retrace

- 0 Indicates that a vertical retrace interval is not taking place.
- 1 Indicates that a vertical retrace interval is taking place.

Note: This bit can be programmed, via bits 4 and 5 of the Vertical Retrace End Register (CR11), to generate an interrupt at the start of the vertical retrace interval. This ability to generate interrupts at the onset of the vertical retrace interval is a feature that is largely unused by current software.

2-1 Reserved

0 Display Enable

- 0 Indicates that neither a horizontal retrace interval nor a vertical retrace interval is currently taking place, i.e., active display area data is being drawn on the display.
- 1 Indicates that either a horizontal retrace interval or a vertical retrace interval is currently taking place.



FCR Feature Control Register

Write at I/O address 3BAh/3DAh Read at I/O address 3CAh

7	6	5	4	3	2	1	0
Reserved				VSYNC Control		Reserved	

7-4 Reserved

3 VSYNC Control

- 0 VSYNC output pin simply provides the vertical sync signal.
- 1 VSYNC output pin provides a signal that is the logical OR of the vertical sync signal and the value of the Display Enable bit (bit 0) of Input Status Register 1 (ST01).

Note: This feature is largely unused by current software. This bit is provided for VGA compatibility.

2-0 Reserved



MSR Miscellaneous Output Register

Write at I/O address 3C2h Read at I/O address 3CCh

This register is cleared to 00h by reset.

7	6	5	4	3	2	1	0
VSYNC	HSYNC	Odd/Even	D 1	Clock Select		RAM	I/O Address
Polarity	Polarity	Page Select	Reserved	Clock	Select	Enable	Select

7 VSYNC Polarity

- 0 Selects positive VSYNC polarity.
- 1 Selects negative VSYNC polarity.

See the note at the end of this register description.

6 HSYNC Polarity

- 0 Selects positive HSYNC polarity.
- 1 Selects negative HSYNC polarity.

See the note at the end of this register description.

5 Odd/Even Page Select

- 0 Selects the lower 64KB page.
- 1 Selects the upper 64KB page.

Selects between two 64KB pages of frame buffer memory during standard VGA odd/even modes (modes 0h through 5h). This bit can also be programmed to be used in other modes via bit 1 of register GR06.

4 Reserved

3-2 Clock Select

These two bits select the dot clock in standard VGA modes.

- OO Select CLK0, 25MHz
 (for standard VGA modes with 640 pixel horizontal resolution)
- O1 Select CLK1, 28MHz (for standard VGA modes with 720 pixel horizontal resolution)
- 10 Select CLK2 (left "reserved" in standard VGA)
- 11 Select CLK3 (left "reserved" in standard VGA)



MSR Miscellaneous Output Register (continued)

1 RAM Access Enable

- 0 Disables CPU access to frame buffer.
- 1 Enables CPU access to frame buffer.

0 I/O Address Select

- O Sets the I/O address decode for ST01, FCR and all CRxx registers to the 3Bx I/O address range (MDA emulation).
- 1 Sets the I/O address decode for ST01, FCR and all CRxx registers to the 3Dx I/O address range (CGA emulation).

Note: In standard VGA modes, bits 7 and 6 indicate which of the three standard VGA vertical resolutions the standard VGA display should be used. All extended modes, including those with a vertical resolution of 480 scan lines, use a setting of 0 for both of these bits. This setting was "reserved" in the VGA standard.

Bit 7	Bit 6	Vertical Resolution
0	0	All other vertical resolutions
0	1	400 scan lines
1	0	350 scan lines
1	1	480 scan lines

This page intentionally left blank.



CHAPTER 6

SEQUENCER REGISTERS



This page intentionally left blank.



6.0 SEQUENCER REGISTERS

Name	Function	Access (via 3C5)	Index Value In 3C4 (SRX)
SR00	Reset Register	Read/Write	00
SR01	Clocking Mode Register	Read/Write	01
SR02	Map Mask Register	Read/Write	02
SR03	Character Map Select Register	Read/Write	03
SR04	Memory Mode Register	Read/Write	04
SR07	Horizontal Character Counter Reset	Read/Write	07

The sequencer registers are accessed by writing the index of the desired register into the VGA Sequencer Index Register (SRX) at I/O address 3C4, and then accessing the desired register through the data port for the sequencer registers at I/O address 3C5.



SRX Sequencer Index Register

Read/Write at I/O address 3C4h This register is cleared to 00h by reset.

7	6	5	4	3	2	1	0
		Reserved			Sequ	encer Register	Index

7-3 Reserved

2-0 Sequencer Register Index

These three bits are used to select any one of the sequencer registers, SR00 through SR07, to be accessed via the data port at I/O location 3C5.

Note: SR02 is referred to in the VGA standard as the Map Mask Register. However, the word "map" is used with multiple meanings in the VGA standard and was, therefore, deemed too confusing, hence the reason for calling it the Plane Mask Register.

Note: SR07 is a standard VGA register that was not documented by IBM.

It is not a CHIPS extension.



SR00 Reset Register

Read/Write at I/O address 3C5h with 3C4h set to index 00h

7	6	5	4	3	2	1	0
	DJ						
		Rese	erved			Reset	Reset

7-2 Reserved

1 Synchronous Reset

Setting this bit to 0 commands the sequencer to perform a synchronous clear and then halt. The sequencer should be reset via this bit before changing the Clocking Mode Register (SR01) if the memory contents are to be preserved. However, leaving this bit set to 0 for longer than a few tenths of a microsecond can still cause data loss in the frame buffer.

- 0 Forces synchronous reset and halt
- 1 Permits normal operation

0 Asynchronous Reset

Setting this bit to 0 commands the sequencer to perform a clear and then halt. Resetting the sequencer via this bit can cause data loss in the frame buffer.

- 0 Forces asynchronous reset
- 1 Permits normal operation



SR01 Clocking Mode Register

Read/Write at I/O address 3C5h with 3C4h set to index 01h

7	6	5	4	3	2	1	0
Rese	erved	Screen Off	Shift 4	Dot Clock Divide	Shift Load	Reserved	8/9 Dot Clocks

7-6 Reserved

Screen Off

- Permits normal operation
- Disables video output (blanks the screen) and turns off the picture-generating logic, thereby, allowing the full memory bandwidth to be available for CPU accesses. Synchronization pulses to the display, however, are maintained. Setting this bit to 1 can be used as a way to more rapidly update the frame buffer.

4 Shift 4

- Causes the video data shift registers to be loaded every 1 or 2 character clock cycles, depending on bit 2 of this register.
- Causes the video data shift registers to be loaded every 4 character clock cycles.

3 **Dot Clock Divide**

Setting this bit to 1 divides the dot clock by two and stretches all timing periods. This bit is used in standard VGA 40-column text modes to stretch timings to create horizontal resolutions of either 320 or 360 pixels (as opposed to 640 or 720 pixels, normally used in standard VGA 80-column text modes).

- Pixel clock is left unaltered.
- Pixel clock is divided by 2.

2 **Shift Load**

This bit is ignored if bit 4 of this register is set to 1.

- Causes the video data shift registers to be loaded on every character clock, if bit 4 of this register is
- Causes the video data shift registers to be loaded every 2 character clocks, provided that bit 4 of this register is set to 0.

1 Reserved

0 8/9 Dot Clocks

- Selects 9 dot clocks (9 horizontal pixels) per character in text modes with a horizontal resolution of 720 pixels
- Selects 8 dot clocks (8 horizontal pixels) per character in text modes with a horizontal resolution of 640 pixels



SR02 Plane Mask Register

Read/Write at I/O address 3C5h with 3C4h set to index 02h

7	6	5	4	3	2	1	0
	D	1		Memory	Memory	Memory	Memory
	Rese	erved		Plane 3	Plane 2	Plane 1	Plane 0

7-4 Reserved

3-0 Memory Plane 3 through Memory Plane 0

These four bits of this register control processor write access to the four memory maps:

- 0 Disables CPU write access to the given memory plane
- 1 Enables CPU write access to the given memory plane

In both the Odd/Even Mode and the Chain 4 Mode, these bits still control access to the corresponding color plane.

Note: This register is referred to in the VGA standard as the Map Mask Register. However, the word "map" is used with multiple meanings in the VGA standard and was, therefore, deemed too confusing, hence the reason for calling it the Plane Mask Register.



SR03 Character Map Select Register

Read/Write at I/O address 3C5h with 3C4h set to index 03h

7	6	5	4	3	2	1	0
Reserved		Char Map A	Char Map B	Character M	Iap A Select	Character Map B Select	
		Select (bit 0)	Select (bit 0)	(bits 2 and 1)		(bits 2 and 1)	

7-6 Reserved

5, 3-2 Character Map Select Bits for Character Map B

These three bits are used to select the character map (character generator tables) to be used as the secondary character set (font). Note that the numbering of the maps is not sequential.

Bit 3	Bit 2	Bit 5	Map Number	Table Location
0	0	0	0	1st 8KB of plane 2 at offset 0
0	0	1	4	2nd 8KB of plane 2 at offset 8K
0	1	0	1	3rd 8KB of plane 2 at offset 16K
0	1	1	5	4th 8KB of plane 2 at offset 24K
1	0	0	2	5th 8KB of plane 2 at offset 32K
1	0	1	6	6th 8KB of plane 2 at offset 40K
1	1	0	3	7th 8KB of plane 2 at offset 48K
1	1	1	7	8th 8KB of plane 2 at offset 56K

4, 1-0 Character Map Select Bits for Character Map A

These three bits are used to select the character map (character generator tables) to be used as the primary character set (font). Note that the numbering of the maps is not sequential.

Bit 1	Bit 0	Bit 4	Map Number	Table Location
0	0	0	0	1st 8KB of plane 2 at offset 0
0	0	1	4	2nd 8KB of plane 2 at offset 8K
0	1	0	1	3rd 8KB of plane 2 at offset 16K
0	1	1	5	4th 8KB of plane 2 at offset 24K
1	0	0	2	5th 8KB of plane 2 at offset 32K
1	0	1	6	6th 8KB of plane 2 at offset 40K
1	1	0	3	7th 8KB of plane 2 at offset 48K
1	1	1	7	8th 8KB of plane 2 at offset 56K

Note: In text modes, bit 3 of the video data's attribute byte normally controls the foreground intensity. This bit may be redefined to control switching between character sets. This latter function is enabled whenever there is a difference in the values of the Character Font Select A and the Character Font Select B bits. If the two values are the same, the character select function is disabled and attribute bit 3 controls the foreground intensity.

Note: Bit 1 of the Memory Mode Register (SR04) must be set to 1 for the character font select function of this register to be active. Otherwise, only character maps 0 and 4 are available.



SR04 Memory Mode Register

Read/Write at I/O address 3C5h with 3C4h set to index 04h

7	6	5	4	3	2	1	0
	Rese	erved		Chain 4	Odd/ Even	Extended Memory	Reserved

7-4 Reserved

3 Chain 4 Mode

- The manner in which the frame buffer memory is mapped is determined by the setting of bit 2 of this register.
- 1 The frame buffer memory is mapped in such a way that the function of address bits 0 and 1 are altered so that they select planes 0 through 3.

The selections made by this bit affect both CPU read and write accesses to the frame buffer.

2 Odd/Even Mode

- The frame buffer memory is mapped in such a way that the function of address bit 0 such that even addresses select planes 0 and 2 and odd addresses select planes 1 and 3.
- 1 Addresses sequentially access data within a bit map, and the choice of which map is accessed is made according to the value of the Plane Mask Register (SR02).

Bit 3 of this register must be set to 0 for this bit to be effective. The selections made by this bit affect only CPU writes to the frame buffer.

1 Extended Memory Enable

- 0 Disable CPU accesses to more than the first 64KB of VGA standard memory.
- 1 Enable CPU accesses to the rest of the 256KB total VGA memory beyond the first 64KB.


This bit must be set to 1 to enable the selection and use of character maps in plane 2 via the Character Map Select Register (SR03).

0 Reserved



SR07 Horizontal Character Counter Reset

Read/Write at I/O address 3C5h with 3C4h set to index 07h



Writing this register with any data will cause the horizontal character counter to be held in reset (the character counter output will remain 0) until a write occurs to any other sequencer register location with SRX set to an index of 0 through 6.

The vertical line counter is clocked by a signal derived from the horizontal display enable (which does not occur if the horizontal counter is held in reset). Therefore, if a write occurs to this register during the vertical retrace interval, both the horizontal and vertical counters will be set to 0. A write to any other sequencer register location (with SRX set to an index of 0 through 6) may then be used to start both counters with reasonable synchronization to an external event via software control.

This is a standard VGA register which was not documented by IBM.



CHAPTER 7

GRAPHICS CONTROLLER REGISTERS



This page intentionally left blank.



7.0 GRAPHICS CONTROLLER REGISTERS

Name	Function	Access (via 3CF)	Index Value In 3CE (GRX)
GR00	Set/Reset Register	Read/Write	00h
GR01	Enable Set/Reset Register	Read/Write	01h
GR02	Color Compare Register	Read/Write	02h
GR03	Data Rotate Register	Read/Write	03h
GR04	Read Map Select Register	Read/Write	04h
GR05	Graphics Mode Register	Read/Write	05h
GR06	Miscellaneous Register	Read/Write	06h
GR07	Color Don't Care Register	Read/Write	07h
GR08	Bit Mask Register	Read/Write	08h

The graphics controller registers are accessed by writing the index of the desired register into the VGA Graphics Controller Index Register at I/O address 3CE, and then accessing the desired register through the data port for the graphics controller registers located at I/O address 3CF.



GRX Graphics Controller Index Register

Read/Write at I/O address 3CEh This register is cleared to 00h by reset.

7	6	5	4	3	2	1	0
	Rese	erved			Sequencer R	egister Index	

7-4 Reserved

3-0 **Sequencer Register Index**

These four bits are used to select any one of the graphics controller registers, GR00 through GR08, to be accessed via the data port at I/O location 3CF.



GR00 Set/Reset Register

Read/Write at I/O address 3CFh with 3CEh set to index 00h

7	6	5	4	3	2	1	0
	D			Set/Reset	Set/Reset	Set/Reset	Set/Reset
	Rese	erved		Plane 3	Plane 2	Plane 1	Plane 0

7-4 Reserved

3-0 Set/Reset Plane 3 through Set/Reset Plane 0

When the Write Mode bits (bits 0 and 1) of the Graphics Mode Register (GR05) are set to select Write Mode 0, all 8 bits of each byte of each memory plane are set to either 1 or 0 as specified in the corresponding bit in this register if the corresponding bit in the Enable Set/Reset Register (GR01) is set to 1

When the Write Mode bits (bits 0 and 1) of the Graphics Mode Register (GR05) are set to select Write Mode 3, all CPU data written to the frame buffer is rotated, then logically ANDed with the contents of the Bit Mask Register (GR08), and then treated as the addressed data's bit mask, while value of these four bits of this register are treated as the color value.



GR01 Enable Set/Reset Register

Read/Write at I/O address 3CFh with 3CEh set to index 01h

7	6	5	4	3	2	1	0
	D			Enbl Set/	Enbl Set/	Enbl Set/	Enbl Set/
	Rese	erved		Reset Pln 3	Reset Pln 2	Reset Pln 1	Reset Pln 0

7-4 Reserved

3-0 Enable Set/Reset Plane 3 through Enable Set/Reset Plane 0

- The corresponding memory plane can be read from or written to by the CPU without any special bitwise operations taking place.
- 1 The corresponding memory plane is set to 0 or 1 as specified in the Set/Reset Register (GR00).

This register works in conjunction with the Set/Reset Register (GR00). The Write Mode bits (bits 0 and 1) must be set for Write Mode 0 for this register to have any effect.



GR02 Color Compare Register

Read/Write at I/O address 3CFh with 3CEh set to index 02h

7	6	5	4	3	2	1	0
	D			Color Comp	Color Comp	Color Comp	Color Comp
	Rese	erved		Plane 3	Plane 2	Plane 1	Plane 0

7-4 Reserved

3-0 Color Compare Plane 3 through Color Compare Plane 0

When the Read Mode bit (bit 3) of the Graphics Mode Register (GR05) is set to select Read Mode 1, all 8 bits of each byte of each of the 4 memory planes of the frame buffer corresponding to the address from which a CPU read access is being performed are compared to the corresponding bits in this register (if the corresponding bit in the Color Don't Care Register (GR07) is set to 1). The value that the CPU receives from the read access is an 8-bit value that shows the result of this comparison, wherein value of 1 in a given bit position indicates that all of the corresponding bits in the bytes across all of the memory planes that were included in the comparison had the same value as their memory plane's respective bits in this register.

GR03 Data Rotate Register

Read/Write at I/O address 3CFh with 3CEh set to index 03h

7	6	5	4	3	2	1	0
	Reserved		Functio	n Select		Rotate Count	

7-5 Reserved

4-3 Function Select

These bits specify the logical function (if any) to be performed on data that is meant to be written to the frame buffer (using the contents of the memory read latch) just before it is actually stored in the frame buffer at the intended address location.

Bit 4	Bit 3	Result
0	0	Data being written to the frame buffer remains unchanged, and is simply stored in the frame buffer.
0	1	Data being written to the frame buffer is logically ANDed with the data in the memory read latch before it is actually stored in the frame buffer.
1	0	Data being written to the frame buffer is logically ORed with the data in the memory read latch before it is actually stored in the frame buffer.
1	1	Data being written to the frame buffer is logically XORed with the data in the memory read latch before it is actually stored in the frame buffer.

2-0 Rotate Count

These bits specify the number of bits to the right to rotate any data that is meant to be written to the frame buffer just before it is actually stored in the frame buffer at the intended address location.



GR04 Read Plane Select Register

Read/Write at I/O address 3CFh with 3CEh set to index 04h

7	6	5	4	3	2	1	0
		Rese	erved			Read Pla	ne Select

7-2 Reserved

1-0 Read Plane Select

These two bits select the memory plane from which the CPU reads data in Read Mode 0. In Odd/Even Mode, bit 0 of this register is ignored. In Chain 4 Mode, both bits 1 and 0 of this register are ignored. The four memory planes are selected as follows:

Bit 1	Bit 0	Plane Selected				
0	0	Plane 0				
0	1	Plane 1				
1	0	Plane 2				
1	1	Plane 3				

These two bits also select which of the four memory read latches may be read via the Memory Read Latch Data Register (CR22). The choice of memory read latch corresponds to the choice of plane specified in the table above. The Memory Read Latch Data register and this additional function served by 2 bits are features of the VGA standard that were never documented by IBM.

GR05 Graphics Mode Register

Read/Write at I/O address 3CFh with 3CEh set to index 05h

7	6 5		4	3	2	1	0
Reserved Shift Register Control		Odd/ Even	Read Mode	Reserved	Write	Mode	

7 Reserved

6-5 Shift Register Control

In standard VGA modes, pixel data is transferred from the 4 graphics memory planes to the palette via a set of 4 serial output bits. These 2 bits of this register control the format in which data in the 4 memory planes is serialized for these transfers to the palette.

0, 0 One bit of data at a time from parallel bytes in each of the 4 memory planes is transferred to the palette via the 4 serial output bits, with 1 of each of the serial output bits corresponding to a memory plane. This provides a 4-bit value on each transfer for 1 pixel, making possible a choice of 1 of 16 colors per pixel.

Serial	1st	2nd	3rd	4th	5th	6th	7th	8th
Out	Xfer							
Bit 3	plane 3	plane 3	plane 3	plane 3	plane 3	plane 3	plane 3	plane 3
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Bit 2	plane 2	plane 2	plane 2	plane 2	plane 2	plane 2	plane 2	plane 2
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Bit 1	plane 1	plane 1	plane 1	plane 1	plane 1	plane 1	plane 1	plane 1
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Bit 0	plane 0	plane 0	plane 0	plane 0	plane 0	plane 0	plane 0	plane 0
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

0, 1 Two bits of data at a time from parallel bytes in each of the 4 memory planes are transferred to the palette in a pattern that alternates per byte between memory planes 0 and 2, and memory planes 1 and 3. First the even-numbered and odd-numbered bits of a byte in memory plane 0 are transferred via serial output bits 0 and 1, respectively, while the even-numbered and odd-numbered bits of a byte in memory plane 2 are transferred via serial output bits 2 and 3. Next, the even-numbered and odd-numbered bits of a byte in memory plane 1 are transferred via serial output bits 0 and 1, respectively, while the even-numbered and odd-numbered bits of memory plane 3 are transferred via serial out bits 1 and 3. This provides a pair of 2-bit values (one 2-bit value for each of 2 pixels) on each transfer, making possible a choice of 1 of 4 colors per pixel.

Serial	1st	2nd	3rd	4th	5th	6th	7th	8th
Out	Xfer							
Bit 3	plane 2	plane 2	plane 2	plane 2	plane 3	plane 3	plane 3	plane 3
	bit 7	bit 5	bit 3	bit 1	bit 7	bit 5	bit 3	bit 1
Bit 2	plane 2	plane 2	plane 2	plane 2	plane 3	plane 3	plane 3	plane 3
	bit 6	bit 4	bit 2	bit 0	bit 6	bit 4	bit 2	bit 0
Bit 1	plane 0	plane 0	plane 0	plane 0	plane 1	plane 1	plane 1	plane 1
	bit 7	bit 5	bit 3	bit 1	bit 7	bit 5	bit 3	bit 1
Bit 0	plane 0	plane 0	plane 0	plane 0	plane 1	plane 1	plane 1	plane 1
	bit 6	bit 4	bit 2	bit 0	bit 6	bit 4	bit 2	bit 0

This alternating pattern is meant to accommodate the use of the Odd/Even mode of organizing the 4 memory planes, which is used by standard VGA modes 2h and 3h.



GR05 Graphics Mode Register (continued)

6-5 Shift Register Control (continued)

1, x Four bits of data at a time from parallel bytes in each of the 4 memory planes are transferred to the palette in a pattern that iterates per byte through memory planes 0 through 3. First the 4 most significant bits of a byte in memory plane 0 are transferred via the 4 serial output bits, followed by the 4 least significant bits of the same byte. Next, the same transfers occur from the parallel byte in memory planes 1, 2 and lastly, 3. Each transfer provides either the upper or lower half of an 8 bit value for the color for each pixel, making possible a choice of 1 of 256 colors per pixel.

Serial	1st	2nd	3rd	4th	5th	6th	7th	8th
Out	Xfer							
Bit 3	plane 0	plane 0	plane 1	plane 1	plane 2	plane 2	plane 3	plane 3
	bit 7	bit 3						
Bit 2	plane 0	plane 0	plane 1	plane 1	plane 2	plane 2	plane 3	plane 3
	bit 6	bit 2						
Bit 1	plane 0	plane 0	plane 1	plane 1	plane 2	plane 2	plane 3	plane 3
	bit 5	bit 1						
Bit 0	plane 0	plane 0	plane 1	plane 1	plane 2	plane 2	plane 3	plane 3
	bit 4	bit 0						

This pattern is meant to accommodate mode 13h, a standard VGA 256-color graphics mode.

4 Odd/Even Mode

- O Addresses sequentially access data within a bit map, and the choice of which map is accessed is made according to the value of the Plane Mask Register (SR02).
- 1 The frame buffer is mapped in such a way that the function of address bit 0 such that even addresses select memory planes 0 and 2 and odd addresses select memory planes 1 and 3.

Note: This works in a way that is the inverse of (and is normally set to be the opposite of) bit 2 of the Memory Mode Register (SR02).

3 Read Mode

- O During a CPU read from the frame buffer, the value returned to the CPU is data from the memory plane selected by bits 1 and 0 of the Read Plane Select Register (GR04).
- During a CPU read from the frame buffer, all 8 bits of the byte in each of the 4 memory planes corresponding to the address from which a CPU read access is being performed are compared to the corresponding bits in this register (if the corresponding bit in the Color Don't Care Register (GR07) is set to 1). The value that the CPU receives from the read access is an 8-bit value that shows the result of this comparison, wherein value of 1 in a given bit position indicates that all of the corresponding bits in the bytes across all 4 of the memory planes that were included in the comparison had the same value as their memory plane's respective bits in this register.



GR05 Graphics Mode Register (continued)

2 Reserved

1-0 Write Mode

- 0, 0 Write Mode 0 -- During a CPU write to the frame buffer, the addressed byte in each of the 4 memory planes is written with the CPU write data after it has been rotated by the number of counts specified in the Data Rotate Register (GR03). If, however, the bit(s) in the Enable Set/Reset Register (GR01) corresponding to one or more of the memory planes is set to 1, then those memory planes will be written to with the data stored in the corresponding bits in the Set/Reset Register (GR00).
- 0, 1 Write Mode 1 -- During a CPU write to the frame buffer, the addressed byte in each of the 4 memory planes is written to with the data stored in the memory read latches. (The memory read latches stores an unaltered copy of the data last read from any location in the frame buffer.)
- 1,0 Write Mode 2 -- During a CPU write to the frame buffer, the least significant 4 data bits of the CPU write data is treated as the color value for the pixels in the addressed byte in all 4 memory planes. The 8 bits of the Bit Mask Register (GR08) are used to selectively enable or disable the ability to write to the corresponding bit in each of the 4 memory planes that correspond to a given pixel. A setting of 0 in a bit in the Bit Mask Register at a given bit position causes the bits in the corresponding bit positions in the addressed byte in all 4 memory planes to be written with value of their counterparts in the memory read latches. A setting of 1 in a Bit Mask Register at a given bit position causes the bits in the corresponding bit positions in the addressed byte in all 4 memory planes to be written with the 4 bits taken from the CPU write data to thereby cause the pixel corresponding to these bits to be set to the color value.
- 1, 1 Write Mode 3 -- During a CPU write to the frame buffer, the CPU write data is logically ANDed with the contents of the Bit Mask Register (GR08). The result of this ANDing is treated as the bit mask used in writing the contents of the Set/Reset Register (GR00) are written to addressed byte in all 4 memory planes.



GR06 Miscellaneous Register

Read/Write at I/O address 3CFh with 3CEh set to index 06h

7	6	5	4	3	2	1	0
	Rese	erved		Memory I	Map Mode	Chain	Graphics /
				_	1	Odd/Even	Text Mode

7-4 Reserved

3-2 Memory Map Mode

These 2 bits control the mapping of the frame buffer into the CPU address space as follows:

Bit 3	Bit 2	Frame Buffer Address Range
0	0	A0000h - BFFFFh
0	1	A0000h - AFFFFh
1	0	B0000h - B7FFFh
1	1	B8000h - BFFFFh

Note: This function is both in standard VGA modes, and in extended modes that do not provide linear frame buffer access.

1 Chain Odd/Even

This bit provides the ability to alter the interpretation of address bit A0, so that it may be used in selecting between the odd-numbered memory planes (planes 1 and 3) and the even-numbered memory planes (planes 0 and 2).

- 0 A0 functions normally.
- A0 is switched with a high order address bit, in terms of how it is used in address decoding. The result is that A0 is used to determine which memory plane is being accessed:

A0 = 0: planes 0 and 2 A0 = 1: planes 1 and 3

0 Graphics/Text Mode

- 0 Selects text mode.
- 1 Selects graphics mode.



GR07 Color Don't Care Register

Read/Write at I/O address 3CFh with 3CEh set to index 07h

7	6	5	4	3	2	1	0
	Daga	um a d		Ignore Color	Ignore Color	Ignore Color	Ignore Color
Reserved				Plane 3	Plane 2	Plane 1	Plane 0

Reserved

3-0 Ignore Color Plane 3 through Ignore Color Plane 0

- The corresponding bit in the Color Compare Register (GR02) will not be included in color comparisons.
- The corresponding bit in the Color Compare Register (GR02) is used in color comparisons.

Note: These bits have effect only when bit 3 of the Graphics Mode Register (GR05) is set to 1 to select read mode 1.



GR08 Bit Mask Register

Read/Write at I/O address 3CFh with 3CEh set to index 08h

7	6	5	4	3	2	1	0
Dit Mask							
	Bit Mask						

7-0 Bit Mask

- 0 The corresponding bit in each of the 4 memory planes is written to with the corresponding bit in the memory read latches.
- 1 Manipulation of the corresponding bit in each of the 4 memory planes via other mechanisms is enabled.

Note: This bit mask applies to any writes to the addressed byte of any or all of the 4 memory planes, simultaneously.

Note: This bit mask is applicable to any data written into the frame buffer by the CPU, including data that is also subject to rotation, logical functions (AND, OR, XOR), and Set/Reset. To perform a proper read-modify-write cycle into frame buffer, each byte must first be read from the frame buffer by the CPU (and this will cause it to be stored in the memory read latches), this Bit Mask Register must be set, and the new data then written into the frame buffer by the CPU.

This page intentionally left blank.



CHAPTER 8

ATTRIBUTE CONTROLLER REGISTERS



This page intentionally left blank.

REVISION 1.5 10/14/97 65550



8.0 Attribute Controller Registers

Name	Function	Access	Index
AR00-AR0F	Color Data Registers	Read/Write	00-0F
AR10	Mode Control Register	Read/Write	10
AR11	Overscan Color Register	Read/Write	11
AR12	Memory Plane Enable Register	Read/Write	12
AR13	Horizontal Pixel Panning Register	Read/Write	13
AR14	Color Select Register	Read/Write	14

Unlike the other sets of indexed registers, the attribute controller registers are not accessed through a scheme employing entirely separate index and data ports. I/O address 3C0h is used both as the read and write for the index register, and as the write address for the data port. I/O address 3C1h is the read address for the data port.

To write to one of the attribute controller registers, the index of the desired register must be written to I/O address 3C0h, and then the data is written to the very same I/O address. A flip-flop alternates with each write to I/O address 3C0h to change its function from writing the index to writing the actual data, and back again. This flip-flop may be deliberately set so that I/O address 3C0h is set to write to the index (which provides a way to set it to a known state) by performing a read operation from Input Status Register 1 (ST01) at I/O address 3BAh or 3DAh (depending on whether the graphics system has been set to emulate an MDA or a CGA).

To read from one of the attribute controller registers, the index of the desired register must be written to I/O address 3C0h, and then the data is read from I/O address 3C1h. A read operation from I/O address 3C1h does not reset the flip-flop to writing to the index. Only a write to 3C0h or a read from 3BAh or 3DAh, as described above, will toggle the flip-flop back to writing to the index.

ARX Attribute Controller Index Register

Read/Write at I/O address 3C0h

7	6	5	4	3	2	1	0
Rese	rved	Video Enable		Attribute	Controller Regi	ster Index	

7-6 Reserved

5 Video Enable

- O Disables video, allowing the attribute controller color registers (AR00-AR0F) to be accessed by the CPLI
- 1 Enables video, causing the attribute controller color registers (AR00-AR0F) to be rendered inaccessible by the CPU.

Note: In the VGA standard, this is called the "Palette Address Source" bit.

4-0 Attribute Controller Register Index

These five bits are used to select any one of the attribute controller registers, AR00 through AR14, to be accessed.

Note: AR12 is referred to in the VGA standard as the Color Plane Enable Register. The words "plane," "color plane," "display memory plane," and "memory map" have all been used in IBM™ literature on the VGA standard to describe the four separate regions in the frame buffer where the pixel color or attribute information is split up and stored in standard VGA planar modes. This use of multiple terms for the same subject was deemed confusing, therefore, AR12 is called the Memory Plane Enable Register.



AR00-AR0F Palette Registers 0-F

Read at 3C1h, Write at 3C0h with 3C0h set to indexes 00h to 0Fh

7	6	5	4	3	2	1	0
Rese	rved			Palette B	its P5-P0		

7-6 Reserved

5-0 Palette Bits P5-P0

In each of these 16 registers, the lower 6 of 8 bits are used to map either text attributes or pixel color input values (for modes that use 16 colors) to the 256 possible colors available to be selected in the palette.

Note: Bits 3 and 2 of the Color Select Register (AR14) supply bits P7 and P6 for the values contained in all 16 of these registers. Bits 1 and 0 of the Color Select Register (AR14) can also replace bits P5 and P4 for the values contained in all 16 of these registers if bit 7 of the Mode Control Register (AR10) is set to 1.

REVISION 1.5 10/14/97 65550



AR10 Mode Control Register

Read at 3C1h, Write at 3C0h with 3C0h set to index 10h

7	6	5	4	3	2	1	0
Palette Bits	Pixel	Pixel Panning	D	En Blink/	En Line Gr	Select	Graphics/
P5, P4 Select	Width/Clk	Compat	Reserved	Bkgd Int.	Char Code	Display	Alpha Mode

7 Palette Bits P5, P4 Select

- O P5 and P4 for each of the 16 selected colors (for modes that use 16 colors) are individually provided by bits 5 and 4 of their corresponding Palette Registers (AR00-0F).
- P5 and P4 for all 16 of the selected colors (for modes that use 16 colors) are provided by bits 1 and 0 of Color Select Register (AR14).

6 Pixel Width/Clock Select

- 0 Six bits of video data (translated from 4 bits via the palette) are output every dot clock.
- 1 Two sets of 4 bits of data are assembled to generate 8 bits of video data which is output every other dot clock, and the Palette Registers (AR00-0F) are bypassed.

Note: This bit is set to 0 for all of the standard VGA modes, except mode 13h.

5 Pixel Panning Compatibility

- O Scroll both the upper and lower screen regions horizontally as specified in the Pixel Panning Register (AR13).
- 1 Scroll only the upper screen region horizontally as specified in the Pixel Panning Register (AR13).

Note: This bit has application only when split-screen mode is being used, where the display area is divided into distinct upper and lower regions which function somewhat like separate displays.

4 Reserved

3 Enable Blinking/Select Background Intensity

- O Disables blinking in graphics modes, and for text modes, sets bit 7 of the character attribute bytes to control background intensity, instead of blinking.
- 1 Enables blinking in graphics modes and for text modes, sets bit 7 of the character attribute bytes to control blinking, instead of background intensity.

Note: The blinking rate is derived by dividing the VSYNC signal. The Blink Rate Control Register (FR19) defines the blinking rate.



AR10 Mode Control Register (continued)

2 Enable Line Graphics Character Code

- 0 Every 9th pixel of a horizontal line (i.e., the last pixel of each horizontal line of each 9-pixel wide character box) is assigned the same attributes as the background of the character of which the given pixel is a part.
- 1 Every 9th pixel of a horizontal line (i.e., the last pixel of each horizontal line of each 9-pixel wide character box) is assigned the same attributes as the 8th pixel if the character of which the given pixel is a part. This setting is intended to accommodate the line-drawing characters of the PC's extended ASCII character set -- characters with an extended ASCII code in the range of B0h to DFh.

Note: In IBM® literature describing the VGA standard, the range of extended ASCII codes that are said to include the line-drawing characters is mistakenly specified as C0h to DFh, rather than the correct range of B0h to DFh.

1 Select Display Type

- 0 Attribute bytes in text modes are interpreted as they would be for a color display.
- 1 Attribute bytes in text modes are interpreted as they would be for a monochrome display.

0 Graphics/Alphanumeric Mode

- 0 Selects alphanumeric (text) mode.
- 1 Selects graphics mode.

AR11 Overscan Color Register

Read at 3C1h, Write at 3C0h with 3C0h set to index 11h



7-0 Overscan

These 8 bits select the overscan (border) color. The border color is displayed during the blanking intervals. For monochrome displays, this value should be set to 00h.



AR12 Memory Plane Enable Register

Read at 3C1h, Write at 3C0h with 3C0h set to index 12h

7	6	5	4	3	2	1	0
n	1	77' 1 G		Enable	Enable	Enable	Enable
Reserved		video St	atus Mux	Plane 3	Plane 2	Plane 1	Plane 0

7-6 Reserved

5-4 Video Status Mux

These 2 bits are used to select 2 of the 8 possible palette bits (P7-P0) to be made available to be read via bits 5 and 4 of the Input Status Register 1 (ST01). The table below shows the possible choices.

AR12 Bit 5	AR12 Bit 4	ST01 Bit 5	ST01 Bit 4
0	0	P2	P0
0	1	P5	P4
1	0	Р3	P1
1	1	P7	P6

Note: These bits are largely unused by current software -- they are provided for EGA compatibility.

3-0 Enable Plane 3-0

These 4 bits individually enable the use of each of the 4 memory planes in providing 1 of the 4 bits used in video output to select 1 of 16 possible colors from the palette to be displayed.

- O Disable the use of the corresponding memory plane in video output to select colors, forcing the bit that the corresponding memory plane would have provided to a value of 0.
- 1 Enable the use of the corresponding memory plane in video output to select colors.

Note: AR12 is referred to in the VGA standard as the Color Plane Enable Register. The words "plane," "color plane," "display memory plane," and "memory map" have all been used in IBM™ literature on the VGA standard to describe the 4 separate regions in the frame buffer in which pixel color or attributes information is split up and stored in standard VGA planar modes. This use of multiple terms for the same subject was deemed to be confusing, therefore AR12 is called the Memory Plane Enable Register.

REVISION 1.5 10/14/97 65550

AR13 Horizontal Pixel Panning Register

Read at 3C1h, Write at 3C0h with 3C0h set to index 13h

7	6	5	4	3	2	1	0
	Rese	erved			Horizontal	Pixel Shift	

7-4 Reserved

3-0 Horizontal Pixel Shift 3-0

Bits 3-0 of this register hold a 4-bit value that selects numbers of pixels by which the image is shifted horizontally to the left. This function is available in both text and graphics modes.

In text modes with a 9-pixel wide character box, the image can be shifted up to 9 pixels to the left. In text modes with an 8-pixel wide character box, and in graphics modes other than those with 256 colors, the image can be shifted up to 8 pixels to the left.

In standard VGA mode 13h (where bit 6 of the Mode Control Register, AR10, is set to 1 to support 256 colors), bit 0 of this register must remain set to 0, and the image may be shifted up to only 4 pixels to the left. In this mode, the number of pixels by which the image is shifted can be further controlled using bits 6 and 5 of the Preset Row Scan Register (CR08).

Number of Pixels Shifted

Value in Bits 3-0	9 Pixel Text	8-Pixel Text & Graphics	256-Color Graphics	
Oh	1	0	0	
1h	2	1	Undefined	
2h	3	2	1	
3h	4	3	Undefined	
4h	5	4	2	
5h	6	5	Undefined	
6h	7	6	3	
7h	8	7	Undefined	
8h	0	Undefined	Undefined	



AR14 Color Select Register

Read at 3C1h, Write at 3C0h with 3C0h set to index 14h

7	6	5	4	3	2	1	0
	Rese	erved		P7	P6	Alt P5	Alt P4

7-4 Reserved

3-2 Palette Bits P7 and P6

These are the 2 upper-most of the 8 bits that are used to map either text attributes or pixel color input values (for modes that use 16 colors) to the 256 possible colors contained in the palette. These 2 bits are common to all 16 sets of bits P5 through P0 that are individually supplied by Palette Registers 0-F (AR00-AR0F).

1-0 Alternate Palette Bits P5 and P4

These 2 bits can be used as an alternate version of palette bits P5 and P4. Unlike the P5 and P4 bits that are individually supplied by Palette Registers 0-F (AR00-AR0F), these 2 alternate palette bits are common to all 16 of Palette Registers. Bit 7 of the Mode Control Register (AR10) is used to select between the use of either the P5 and P4 bits that are individually supplied by the 16 Palette Registers or these 2 alternate palette bits.

REVISION 1.5 10/14/97 65550

This page intentionally left blank.



CHAPTER 9

PALETTE DAC REGISTERS



This page intentionally left blank.



9.0 PALETTE DAC REGISTERS

Name	Function	Access	I/O Address
DACMASK	Pixel Data Mask Register	Read/Write	3C6h
DACSTATE	DAC State Register	Read-Only	3C7h
DACRX	Palette Read Index Register	Write-Only	3C7h
DACWX	Palette Write Index Register	Read/Write	3C8h
DACDATA	Palette Data Register	Read/Write	3C9h

The palette DAC has two main components: a palette in which a selection of 256 colors may be stored, and a set of three digital to analog (D-to-A) converters, one each for the red, green and blue components used to produce a color on a CRT display. The palette DAC is also frequently called the RAMDAC, to emphasize the presence of memory alongside the three D-to-A converters, and the palette, itself, is often referred to as the CLUT or color look-up table.

During normal use, the palette DAC is operated either in direct-color mode or indexed-color mode. Direct color mode is used with pixel depths of 15, 16, or 24 bits per pixel. In direct color mode, the pixel data received from the frame buffer, through the sequencer and the attribute controller, directly specifies the color for a given pixel. This pixel data is pre-formatted such that certain bits of the pixel data for each pixel are used to provide the red, green and blue output values for each of the three corresponding 8-bit D-to-A converters. Indexed-color mode is used with pixel depths of 8 bits per pixel or less. In indexed-color mode, the incoming pixel data for each pixel is actually an 8bit index that is used to choose one of the 256 color data positions within the palette. Each color data position holds a 24-bit color value that specifies the actual 8-bit red, green, and blue values for each of the three corresponding 8-bit D-to-A converters. In essence, the colors for each pixel are specified indirectly, with the actual choice of colors taking place in the color data positions of the palette, while the incoming pixel data chooses from among these color data positions. This method allows the full range of over 16 million possible colors to be accessible in modes with only 8 or fewer bits per pixel.

The color data stored in these 256 color data positions can be accessed only through a complex sub-addressing scheme, using a data register and two index registers. The Palette Data Register at I/O address 3C9h is the data port. The Palette Read Index Register at I/O address 3C7h and the Palette Write Index Register at I/O address 3C8h are the two index registers. The Palette Read Index Register is the index register that is used to choose the color data position that is to be read from via the data port, while the Palette Write Index Register is the index register that is used to choose the color data position that is to be written to through the same data port. This arrangement allows the same data port to be used for reading from and writing to two different color data positions. Reading and writing the color data at a color data position involves three successive reads or writes since the color data stored at each color data position consists of three bytes.

To read a color data position, the index of the desired color data position must first be written to the Palette Read Index Register. Then all three bytes of data in a given color data position may be read at the Palette Data Register. The first byte read from the Palette Data Register retrieves the 8bit value specifying the intensity of the red color component, while the second and third bytes read are the corresponding 8-bit values for the green and blue color components, respectively. completing the third read operation, the Palette Read Index Register is automatically incremented so that the data of the next color data position becomes accessible for being read. This allows the contents of all 256 color data positions of the palette to be read by specifying only the index of the 0th color data position in the Palette Read

Index Register, and then simply performing 768 successive reads from the Palette Data Register.

Writing a color data position, entails a very similar procedure. The index of the desired color data position must first be written to the Palette Write Index Register. Then all three bytes of data to specify a given color may be written to the Palette Data Register. The first byte written to the Palette Data Register specifies the intensity of the red color component, the second byte specifies the intensity for the green color component, and the third byte specifies the same for the blue color component. One important detail is that all three of these bytes must be written before the hardware will actually update these three values in the given color data position. When all three bytes have been written, the Palette Write Index Register is automatically


incremented so that the data of the next color data position becomes accessible for being written. This allows the contents of all 256 color data positions of the palette to be written by specifying only the index of the 0th color data position in the Palette Write Index Register, and then simply performing 768 successive writes to the Palette Data Register.

In addition to the standard set of 256 color data positions of the palette, there is also an alternate set of 8 color data positions used to specify the colors used to draw cursors 1 and 2, and these are also accessed using the very same sub-addressing scheme. A bit in the Pixel Pipeline Configuration 0 Register (XR80) determines whether the standard 256 color data positions or the alternate 8 color data positions are to be accessed through this sub-addressing scheme.



DACMASK Pixel Data Mask Register

Read/Write at I/O address 3C6h



7-0 Pixel Data Mask

In indexed-color mode, the 8 bits of this register are logically ANDed with the 8 bits of pixel data received from the frame buffer for each pixel. The result of this ANDing process becomes the actual index used to select color data positions within the palette. This has the effect of limiting the choice of color data positions that may be specified by the incoming 8-bit data.

A value of 0 in a bit in this register results in the corresponding bit in the resulting 8-bit index being forced to 0, while a value of 1 in a bit in this register allows the corresponding bit in the resulting index to reflect the actual value of the corresponding bit in the incoming 8-bit pixel data.

In direct-color mode, the palette is not used, and the data in this register is entirely ignored.

DACSTATE DAC State Register

Read-only at I/O address 3C7h

7	6	5	4	3	2	1	0
		Rese	erved			DAC	State

7-2 Reserved

1-0 DAC State


These indicate which of the two index registers was most recently written to.

Bits 1-0	Index Register Indicated
00	Palette Write Index Register at I/O Address 3C8h
01	Undefined
10	Palette Read Index Register at I/O Address 3C7h
11	Undefined



DACRX Palette Read Index Register

Write-only at I/O address 3C7h




7-0 Palette Read Index

The 8-bit index value programmed into this register chooses which of 256 standard color data positions within the palette (or which of 8 alternate color data positions, depending on the state of a bit in the Pixel Pipeline Control 0 Register) are to be made accessible for being read from via the Palette Data Register (DACDATA).

The index value held in this register is automatically incremented when all three bytes of the color data position selected by the current index have been read.

DACWX Palette Write Index Register

Read/Write at I/O address 3C8



7-0 Palette Write Index


The 8-bit index value programmed into this register chooses which of 256 standard color data positions within the palette (or which of 8 alternate color data positions, depending on the state of a bit in the Pixel Pipeline Control 0 Register) are to be made accessible for being written to via the Palette Data Register (DACDATA).

The index value held in this register is automatically incremented when all three bytes of the color data position selected by the current index have been written.



DACDATA Palette Data Register

Read/Write at I/O address 3C9h



7-0 Palette Data

This byte-wide data port provides read or write access to the three bytes of data of each color data position selected using the Palette Read Index Register (DACRX) or the Palette Write Index Register (DACWX).

The three bytes in each color data position are read or written in three successive read or write operations. The first byte read or written always specifies the intensity of the red component of the color specified in the selected color data position. The second byte is always for the green component, and the third byte is always for the blue component.

When writing data to a color data position, all three bytes must be written before the hardware will actually update the three bytes of the selected color data position.

When reading or writing to a color data position, it is important to ensure that neither the Palette Read Index Register (DACRX) or the Palette Write Index Register (DACWX) are written to before all three bytes are read or written. A write to either of these two registers causes the circuitry that automatically cycles through providing access to the bytes for red, green and blue components to be reset such that the byte for the red component is the one that will be accessed by the next read or write operation via this register.

This page intentionally left blank



CHAPTER 10

CRT CONTROLLER REGISTERS



This page intentionally left blank.



10 CRT CONTROLLER REGISTERS

Register Name	Register Function	Access 3B5/3D5	Index Value 3B4/3D4 (CRX)
CR00	Horizontal Total Register	Read/Write	00h
CR01	Horizontal Display Enable End Register	Read/Write	01h
CR02	Horizontal Blanking Start Register	Read/Write	02h
CR03	Horizontal Blanking End Register	Read/Write	03h
CR04	Horizontal Sync Start Register	Read/Write	04h
CR05	Horizontal Sync End Register	Read/Write	05h
CR06	Vertical Total Register	Read/Write	06h
CR07	Overflow Register	Read/Write	07h
CR08	Preset Row Scan Register	Read/Write	08h
CR09	Maximum Scan Line Register	Read/Write	09h
CR0A	Text Cursor Start Scan Line Register	Read/Write	0Ah
CR0B	Text Cursor End Scan Line Register	Read/Write	0Bh
CR0C	Start Address High Register	Read/Write	0Ch
CR0D	Start Address Low Register	Read/Write	0Dh
CR0E	Text Cursor Location High Register	Read/Write	0Eh
CR0F	Text Cursor Location Low Register	Read/Write	0Fh
CR10	Vertical Sync Start Register	Read/Write	10h
CR11	Vertical Sync End Register	Read/Write	11h
CR12	Vertical Display Enable End Register	Read/Write	12h
CR13	Offset Register	Read/Write	13h
CR14	Underline Row Register	Read/Write	14h
CR15	Vertical Blanking Start Register	Read/Write	15h
CR16	Vertical Blanking End Register	Read/Write	16h
CR17	CRT Mode Control Register	Read/Write	17h
CR18	Line Compare Register	Read/Write	18h
CR22	Memory Read Latches Register	Read-Only	22h
CR30	Extended Vertical Total Register	Read/Write	30h
CR31	Extended Vertical Display Enable End Reg	Read/Write	31h
CR32	Extended Vertical Sync Start Register	Read/Write	32h
CR33	Extended Vertical Blanking Start Register	Read/Write	33h
CR40	Extended Start Address Register	Read/Write	40h
CR41	Extended Offset Register	Read/Write	41h
CR70	Interlace Control Register	Read/Write	70h
CR71	NTSC/PAL Video Output Control Register	Read/Write	71h
CR72	NTSC/PAL Horizontal Serration 1 Start Reg	Read/Write	72h
CR73	NTSC/PAL Horizontal Serration 2 Start Reg	Read/Write	73h
CR74	NTSC/PAL Horizontal Pulse Width Register	Read/Write	74h

The CRT controller registers are accessed by writing the index of the desired register into the CRT Controller Index Register at I/O address 3B4h or 3D4h (depending upon whether the graphics system is configured for MDA or CGA emulation), and then accessing the desired register through the data port for the CRT controller registers located at I/O address 3B5h or 3D5h (again depending upon the choice of MDA or CGA emulation).



CRX CRT Controller Index Register

Read/Write at I/O address 3B4h/3D4h This register is cleared to 00h by reset.



7-0 CRT Controller Register Index

These 8 bits are used to select any one of the CRT controller registers to be accessed via the data port at I/O location 3B5h or 3D5h (depending upon whether the graphics system is configured for MDA or CGA emulation).

CR00 Horizontal Total Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 00h

7	6	5	4	3	2	1	0
			Horizon	tal Total			

7-0 Horizontal Total


This register is used to specify the total length of each scan line. This encompasses both the part of the scan line that is within the active display area and the part that is outside of it.

This register should be programmed with a value equal to the total number of character clocks within the entire length of a scan line, subtracted by 5.



CR01 Horizontal Display Enable End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 01h




7-0 Horizontal Display Enable End

This register is used to specify the end part of the scan line that is within the active display area relative to its beginning. In other words, this is the horizontal width of the active display area.

This register should be programmed with a value equal to the number of character clocks that occur within the part of a scan line that is within the active display area, subtracted by 1.

CR02 Horizontal Blanking Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 02h



7-0 Horizontal Blanking Start

This register is used to specify the beginning of the horizontal blanking period relative to the beginning of the active display area of a scan line.

This register should be programmed with a value equal to the number of character clocks that occur on a scan line from the beginning of the active display area to the beginning of the horizontal blanking.

CR03 Horizontal Blanking End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 03h

7	6	5	4	3	2	1	0
Reserved	1 -	nable Skew ntrol		Horizont	al Blanking End	l Bits 4-0	

7 Reserved

Values written to this bit are ignored, and to maintain consistency with the VGA standard, a value of 1 is returned whenever this bit is read. At one time, this bit was used to enable access to certain light pen registers. At that time, setting this bit to 0 provided this access, but setting this bit to 1 was necessary for normal operation.

6-5 Display Enable Skew Control

Defines the degree to which the start and end of the active display area are delayed along the length of a scan line to compensate for internal pipeline delays.

These 2 bits describe the delay in terms of a number of character clocks.

Bit 6	Bit 5	Amount of Delay
0	0	no delay
0	1	delayed by 1 character clock
1	0	delayed by 2 character clocks
1	1	delayed by 3 character clocks

4-0 Horizontal Blanking End Bits 4-0


These 5 bits provide the 5 least significant bits of a 6-bit value that specifies the end of the blanking period relative to its beginning on a single scan line. Bit 7 of the Horizontal Sync End Register (CR05) supplies the most significant bit.

This 6-bit value should be programmed to be equal to the least significant 6 bits of the result of adding the length of the blanking period in terms of character clocks to the value specified in the Horizontal Blanking Start Register (CR02).



CR04 Horizontal Sync Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 04h



7-0 Horizontal Sync Start

This register is used to specify the beginning of the horizontal sync pulse relative to the beginning of the active display area on a scan line.

This register should be set to be equal to the number of character clocks that occur from the beginning of the active display area to the beginning of the horizontal sync pulse on a single scan line.



CR05 Horizontal Sync End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 05h

7	6	5	4	3	2	1	0
Horiz Blank End Bit 5	Horizontal	Sync Delay		Но	orizontal Sync E	End	

7 Horizontal Blanking End Bit 5

This bit provides the most significant bit of a 6-bit value that specifies the end of the horizontal blanking period relative to its beginning. Bits 4-0 of Horizontal Blanking End Register (CR03) supplies the 5 least significant bits.

This 6-bit value should be set to the least significant 6 bits of the result of adding the length of the blanking period in terms of character clocks to the value specified in the Horizontal Blanking Start Register (CR02).

6-5 Horizontal Sync Delay

These bits define the degree to which the start and end of the horizontal sync pulse are delayed to compensate for internal pipeline delays.

These 2 bits describe the delay in terms of a number of character clocks.

Bit 6	Bit 5	Amount of Delay
0	0	No delay
0	1	Delayed by 1 character clock
1	0	Delayed by 2 character clocks
1	1	Delayed by 3 character clocks

4-0 Horizontal Sync End

These 5 bits specify the end of the horizontal sync pulse relative to its beginning. In other words, this 5-bit value specifies the width of the horizontal sync pulse.

This 5-bit value should be set to the least significant 5 bits of the result of adding the width of the sync pulse in terms of character clocks to the value specified in the Horizontal Sync Start Register (CR04).



CR06 Vertical Total Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 06h

/	6	5	4	3	2	1	0
			Vertical To	otal Bits 7-0			

7-0 Vertical Total Bits 7-0

These bits provide the 8 least significant bits of either a 10-bit or 12-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical total is specified with a 10-bit value. The 8 least significant bits of this value are supplied by these 8 bits of this register, and the 2 most significant bits are supplied by bits 5 and 0 of the Overflow Register (CR07).

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical total is specified with a 12-bit value. The 8 least significant bits of this value are supplied by these 8 bits of this register, and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Total Register (CR30).

This 10-bit or 12-bit value should be programmed to equal the total number of scan lines, subtracted by 2.



CR07 Overflow Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 07h

7	6	5	4	3	2	1	0
Vert Sync	Vert Disp	Vert Total	Line Cmp	Vert Blnk	Vert Sync	Vert Disp	Vert Total
Start Bit 9	En Bit 9	Bit 9	Bit 8	Start Bit 8	Start Bit 8	En Bit 8	Bit 8

7 Vertical Sync Start Bit 9

The vertical sync start is a 10-bit or 12-bit value that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical sync start is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Sync Start Register (CR10), and the most and second-most significant bits are supplied by this bit and bit 2, respectively, of this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical display end is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Sync Start Register (CR10), and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Sync Start Register (CR32) register. In extended modes, neither this bit, nor bit 2 of this register are used.

This 10-bit or 12-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the start of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.

6 Vertical Display Enable End Bit 9

The vertical display enable end is a 10-bit or 12-bit value that specifies the number of the last scan line within the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical display enable end is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Display Enable End Register (CR12), and the most and second-most significant bits are supplied by this bit and bit 1, respectively, of this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical display enable end is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Display Enable End Register (CR12), and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Display End Enable Register (CR31). In extended modes, neither this bit, nor bit 1 of this register are used.

This 10-bit or 12-bit value should be programmed to be equal to the number of the last scan line within in the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, subtracted by 1.



CR07 Overflow Register (continued)

5 Vertical Total Bit 9

The vertical total is a 10-bit or 12-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical total is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Total Register (CR06), and the most and second-most significant bits are supplied by this bit and bit 0, respectively, of this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical total is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Total Register (CR06), and the 4 most significant bits are supplied by 3-0 bits of the Extended Vertical Total Register (CR30). In extended modes, neither this bit, nor bit 0 of this register are used.

This 10-bit or 12-bit value should be programmed to be equal to the total number of scan lines, subtracted by 2.

4 Line Compare Bit 8

This bit provides the second most significant bit of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 6 of the Maximum Scan Line Register (CR09) supplies the most significant bit, and bits 7-0 of the Line Compare Register (CR18) supply the 8 least significant bits.

Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part.

When used in cooperation with the Start Address High Register (CR0C) and the Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display whatever data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display whatever data exists in the frame buffer starting at the first byte of the frame buffer.



CR07 Overflow Register (continued)

3 Vertical Blanking Start Bit 8

The vertical blanking start is a 10-bit or 12-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical blanking start is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Blanking Start Register (CR15), and the most and second-most significant bits are supplied by bit 5 of the Maximum Scan Line Register (CR09) and this bit of this register, respectively.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical blanking start is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Blanking Start Register (CR15), and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Blanking Start Register (CR33). In extended modes, neither this bit, nor bit 5 of the Maximum Scan Line Register (CR09) are used.

This 10-bit or 12-bit value should be programmed to be equal to the number of scan line from the beginning of the active display area to the beginning of the blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical blanking period begins.

2 Vertical Sync Start Bit 8

The vertical sync start is a 10-bit or 12-bit value that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical sync start is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Sync Start Register (CR10), and the most and second-most significant bits are supplied by bit 7 and this bit, respectively, of this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical display end is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Sync Start Register (CR10), and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Sync Start Register (CR32) register. In extended modes, neither this bit, nor bit 7 of this register are used.

This 10-bit or 12-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the start of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.



CR07 Overflow Register (continued)

1 Vertical Display Enable End Bit 8

The vertical display enable end is a 10-bit or 12-bit value that specifies the number of the last scan line within the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical display enable end is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Display Enable End Register (CR12), and the most and second-most significant bits are supplied by bit 6 and this bit, respectively, of this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical display enable end is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Display Enable End Register (CR12), and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Display End Enable Register (CR31). In extended modes, neither this bit, nor bit 6 of this register are used.

This 10-bit or 12-bit value should be programmed to be equal to the number of the last scan line within the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, subtracted by 1.

0 Vertical Total Bit 8

The vertical total is a 10-bit or 12-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical total is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Total Register (CR06), and the most and second-most significant bits are supplied by bit 5 and this bit, respectively, of this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical total is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Total Register (CR06), and the 4 most significant bits are supplied by 3-0 bits of the Extended Vertical Total Register (CR30). In extended modes, neither this bit, nor bit 5 of this register are used.

This 10-bit or 12-bit value should be programmed to be equal to the total number of scan lines, subtracted by 2.



CR08 Preset Row Scan Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 08h

7	6	5	4	3	2	1	0
Reserved	Byte P	anning		Starti	ing Row Scan C	Count	

7 Reserved

6-5 Byte Panning

Bits 6 and 5 of this register hold a 2-bit value that selects number of bytes (up to 3) by which the image is shifted horizontally to the left on the screen. This function is available in both text and graphics modes.

In text modes with a 9-pixel wide character box, the image can be shifted up to 27 pixels to the left, in increments of 9 pixels.

In text modes with an 8-pixel wide character box, and in all standard VGA graphics modes, the image can be shifted up to 24 pixels to the left, in increments of 8 pixels.

The image can be shifted still further, in increments of individual pixels, through the use of bits 3-0 of the Horizontal Pixel Panning Register (AR13).

		Number of Pixels Shifted				
Bit 6	Bit 5	9-Pixel Text	8-Pixel Text & Graphics			
0	0	0	0			
0	1	9	8			
1	0	18	16			
1	1	27	24			

4-0 Starting Row Scan Count

These 5 bits specify which horizontal line of pixels within the character boxes of the characters used on the top-most row of text on the display will be used as the top-most scan line. The horizontal lines of pixels of a character box are numbered from top to bottom, with the top-most line of pixels being number 0. If a horizontal line of the these character boxes other than the top-most line is specified, then the horizontal lines of the character box above the specified line of the character box will not be displayed as part of the top-most row of text characters on the display. Normally, the value specified by these 5 bits should be 0, so that all of the horizontal lines of pixels within these character boxes will be displayed in the top-most row of text, ensuring that the characters in the top-most row of text do not look as though they have been cut off at the top.



CR09 Maximum Scan Line Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 09h

7	6	5	4	3	2	1	0
Double Scanning	Line Cmp Bit 9	Vert Blnk Start Bit 9		Start	tin Row Scan C	ount	

7 Double Scanning

- O Disables double scanning. The clock to the row scan counter is equal to the horizontal scan rate. This is the normal setting for many of the standard VGA modes and all of the extended modes.
- 1 Enables double scanning. The clock to the row scan counter is divided by 2. This is normally used to allow CGA-compatible modes that have only 200 scan lines of active video data to be displayed as 400 scan lines (each scan line is displayed twice).

6 Line Compare Bit 9

This bit provides the most significant bit of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 4 of the Overflow Register (CR07) supplies the second most significant bit, and bits 7-0 of the Line Compare Register (CR18) supply the 8 least significant bits.

Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part.

When used in cooperation with the Start Address High Register (CR0C) and the Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display whatever data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display whatever data exists in the frame buffer starting at the first byte of the frame buffer.

5 Vertical Blanking Start Bit 9

The vertical blanking start is a 10-bit or 12-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical blanking start is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Blanking Start Register (CR15), and the most and second-most significant bits are supplied by this bit and bit 3 of the Overflow Register (CR09), respectively.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical blanking start is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Blanking Start Register (CR15), and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Blanking Start Register (CR33). In extended modes, neither this bit, nor bit 3 of the Overflow Register (CR09) are used.

This 10-bit or 12-bit value should be programmed to be equal to the number of scan line from the beginning of the active display area to the beginning of the blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical blanking period begins.

CR09 Maximum Scan Line Register (continued)

4-0 Starting Row Scan Count

These bits provide all 5 bits of a 5-bit value that specifies the number of scan lines in a horizontal row of text

This value should be programmed to be equal to the number of scan lines in a horizontal row of text, subtracted by 1.



CR0A Text Cursor Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 0Ah

7	6	5	4	3	2	1	0
Rese	erved	Text Cursor Off		7	Text Cursor Star	rt	

This cursor is the text cursor that is part of the VGA standard, and should not be confused with the hardware cursor and popup (a.k.a., cursor 1 and cursor 2), which are intended to be used in graphics modes. This text cursor exists only in text modes, and so this register is entirely ignored in graphics modes.

7-6 Reserved

5 Text Cursor Off

- 0 Enables the text cursor.
- 1 Disables the text cursor.

4-0 Text Cursor Start

These 5 bits specify which horizontal line of pixels within a character box is to be used to display the first horizontal line of the cursor in text mode. The horizontal lines of pixels within a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the first horizontal line of pixels on which the cursor is to be shown.



CR0B Text Cursor End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 0Bh

7	6	5	4	3	2	1	0
Reserved	Text Cur	sor Skew		ŗ	Text Cursor End	i	

This cursor is the text cursor that is part of the VGA standard, and should not be confused with the hardware cursor and popup (a.k.a., cursor 1 and cursor 2), which are intended to be used in graphics modes. This text cursor exists only in text modes, and so this register is entirely ignored in graphics modes.

7 Reserved

6-5 Text Cursor Skew

Specifies the degree to which the start and end of each horizontal line of pixels making up the cursor is delayed to compensate for internal pipeline delays.

These 2 bits describe the delay in terms of a number of character clocks.

Bit 6	Bit 5	Amount of Delay
0	0	No delay
0 1		Delayed by 1 character clock
1	0	Delayed by 2 character clocks
1 1		Delayed by 3 character clocks

4-0 Text Cursor End

These 5 bits specify which horizontal line of pixels within a character box is to be used to display the last horizontal line of the cursor in text mode. The horizontal lines of pixels within a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the last horizontal line of pixels on which the cursor is to be shown.



CR0C Start Address High Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 0Ch

7	6	5	4	3	2	1	0
			Start Addre	ess Bits 15-8			

7-0 Start Address Bits 15-8

This register provides bits 15 through 8 of either a 16-bit or 20-bit value that specifies the memory address offset from the beginning of the frame buffer at which the data to be shown in the active display area begins.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the start address is specified with a 16-bit value. The eight bits of this register provide the eight most significant bits of this value, while the eight bits of the Start Address Low Register (CR0D) provide the eight least significant bits.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the start address is specified with a 20-bit value. The four most significant bits are provided by bits 3-0 of the Extended Start Address Register (CR40), bits 15 through 8 of this value are provided by this register, and the eight least significant bits are provided by the Start Address Low Register (CR0D). It should be further noted that, in extended modes, these 20 bits from these three registers are double-buffered and synchronized to VSYNC to ensure that changes occurring on the screen as a result of changes in the start address always have a smooth or instantaneous appearance. To change the start address in extended modes, all three registers must be set for the new value, and then bit 7 of this register must be set to 1. Only if this is done, will the hardware update the start address on the next VSYNC. When this update has been performed, the hardware will set bit 7 of this register back to 0.



CR0D Start Address Low Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 0Dh

7	6	5	4	3	2	1	0
Start Address Bits 7-0							

7-0 Start Address Bits 7-0

This register provides the eight least significant bits of either a 16-bit or 20-bit value that specifies the memory address offset from the beginning of the frame buffer at which the data to be shown in the active display area begins.


In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the start address is specified with a 16-bit value. The eight bits of the Start Address High Register (CR0C) provide the eight most significant bits of this value, while the eight bits of this register provide the eight least significant bits.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the start address is specified with a 20-bit value. The four most significant bits are provided by bits 3-0 of the Extended Start Address Register (CR40), bits 15 through 8 of this value are provided by the Start Address High Register (CR0C), and the eight least significant bits are provided by this register. It should be further noted that, in extended modes, these 20 bits from these three registers are double-buffered and synchronized to VSYNC to ensure that changes occurring on the screen as a result of changes in the start address always have a smooth or instantaneous appearance. To change the start address in extended modes, all three registers must be set for the new value, and then bit 7 of this register must be set to 1. Only if this is done, will the hardware update the start address on the next VSYNC. When this update has been performed, the hardware will set bit 7 of this register back to 0.



CR0E Text Cursor Location High Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 0Eh




This cursor is the text cursor that is part of the VGA standard, and should not be confused with the hardware cursor and popup (a.k.a., cursor 1 and cursor 2), which are intended to be used in graphics modes. This text cursor exists only in text modes, and so this register is entirely ignored in graphics modes.

7-0 Text Cursor Location Bits 15-8

This register provides the 8 most significant bits of a 16-bit value that specifies the address offset from the beginning of the frame buffer at which the text cursor is located. Bit 7-0 of the Text Cursor Location Low Register (CR0F) provide the 8 least significant bits.

CR0F Text Cursor Location Low Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 0Fh



This cursor is the text cursor that is part of the VGA standard, and should not be confused with the hardware cursor and popup (a.k.a., cursor 1 and cursor 2), which are intended to be used in graphics modes. This text cursor exists only in text modes, and so this register is entirely ignored in graphics modes.


7-0 Text Cursor Location Bits 7-0

This register provides the 8 least significant bits of a 16-bit value that specifies the address offset from the beginning of the frame buffer at which the text cursor is located. Bit 7-0 of the Text Cursor Location High Register (CR0D) provide the 8 most significant bits.



CR10 Vertical Sync Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 10h



7-0 Vertical Sync Start Bits 7-0

This register provides the 8 least significant bits of either a 10-bit or 12-bit value that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area of a screen.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, this value is described in 10 bits with bits 7 and 2 of the Overflow Register (CR07) supplying the 2 most significant bits.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, this value is described in 12 bits with bits 3-0 of the Extended Vertical Sync Start Register (CR32) supplying the 4 most significant bits.

This 10-bit or 12-bit value should equal the vertical sync start in terms of the number of scan lines from the beginning of the active display area to the beginning of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.



CR11 Vertical Sync End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 11h

7	6	5	4	3	2	1	0
Protect Regs 0-7	Reserved	Vert Int Enable	Vert Int Clear		Vertical	Sync End	

7 Protect Registers 0-7

- 0 Enable writes to registers CR00-CR07.
- 1 Disable writes to registers CR00-CR07.

Note: The ability to write to Bit 4 of the Overflow Register (CR07) is not affected by this bit -- bit 4 of the Overflow Register is always writable.

6 Reserved

Writes to this bit are ignored. In the VGA standard, this bit was used to switch between 3 and 5 frame buffer refresh cycles during the time required to draw each horizontal line.

5 Vertical Interrupt Enable

- 0 Enable the generation of an interrupt at the beginning of each vertical retrace period.
- 1 Disable the generation of an interrupt at the beginning of each vertical retrace period.

Note: The hardware does not actually provide an interrupt signal which would be connected to an input of the system's interrupt controller. Bit 7 of Input Status Register 0 (ST00) indicates the status of the vertical retrace interrupt, and can be polled by software to determine if a vertical retrace interrupt has taken place. Bit 4 of this register can be used to clear a pending vertical retrace interrupt.

4 Vertical Interrupt Clear

Setting this bit to 0 clears a pending vertical retrace interrupt. This bit must be set back to 1 to enable the generation of another vertical retrace interrupt.

Note: The hardware does not actually provide an interrupt signal which would be connected to an input of the system's interrupt controller. Bit 7 of Input Status Register 0 (ST00) indicates the status of the vertical retrace interrupt, and can be polled by software to determine if a vertical retrace interrupt has taken place. Bit 5 of this register can be used to enable or disable the generation of vertical retrace interrupts.

3-0 Vertical Sync End


These 4 bits provide a 4-bit value that specifies the end of the vertical sync pulse relative to its beginning.

This 4-bit value should be set to the least significant 4 bits of the result of adding the length of the vertical sync pulse in terms of the number of scan lines that occur within the length of the vertical sync pulse to the value that specifies the beginning of the vertical sync pulse (see the description of the Vertical Sync Start Register for more details).



CR12 Vertical Display Enable End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 12h



7-0 Vertical Display Enable End Bits 7-0

This register provides the 8 least significant bits of either a 10-bit or 12-bit value that specifies the number of the last scan line within the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, this value is described in 10 bits with bits 6 and 1 of the Overflow Register (CR07) supplying the 2 most significant bits.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, this value is described in 12 bits with bits 3-0 of the Extended Vertical Display Enable End Register (CR31) supplying the 4 most significant bits.

This 10-bit or 12-bit value should be programmed to be equal to the number of the last scan line within the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area minus 1.

CR13 Offset Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 13h



7-0 Offset Bits 7-0

This register provides either all 8 bits of an 8-bit value or the 8 least significant bits of a 12-bit value that specifies the number of words or doublewords of frame buffer memory occupied by each horizontal row of characters. Whether this value is interpreted as the number of words or doublewords is determined by the settings of the bits in the Clocking Mode Register (SR01).

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the offset is described with an 8-bit value, all the bits of which are provided by this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the offset is described with a 12-bit value. The four most significant bits of this value are provided by bits 3-0 of the Extended Offset Register, and the eight least significant bits are provided by this register.

This 8-bit or 12-bit value should be programmed to be equal to either the number of words or doublewords (depending on the setting of the bits in the Clocking Mode Register, SR01) of frame buffer memory that is occupied by each horizontal row of characters.

REVISION 1.5 10/14/97 65550



CR14 Underline Location Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 14h

7	6	5	4	3	2	1	0
Reserved	Dword Mode	Count By 4		U	nderline Location	on	

7 Reserved

6 Doubleword Mode

- Frame buffer addresses are interpreted by the frame buffer address decoder as being either byte addresses or word addresses, depending upon the setting of bit 6 of the CRT Mode Control Register (CR17).
- 1 Frame buffer addresses are interpreted by the frame buffer address decoder as being doubleword addresses regardless of the setting of bit 6 of the CRT Mode Control Register (CR17).

Note: This bit is used in conjunction with bits 6 and 5 of the CRT Mode Control Register (CR17) to select how frame buffer addresses from the CPU are interpreted by the frame buffer address decoder as shown below:

CR14	CR17	Addressing	
Bit 6	Bit 6	Mode	
0	0	Word Mode	
0	1	Byte Mode	
1	0	Doubleword Mode	
1	1	Doubleword Mode	

5 Count By 4

- The memory address counter is incremented either every character clock or every other character clock, depending upon the setting of bit 3 of the CRT Mode Control Register.
- 1 The memory address counter is incremented either every 4 character clocks or every 2 character clocks, depending upon the setting of bit 3 of the CRT Mode Control Register.

Note: This bit is used in conjunction with bit 3 of the CRT Mode Control Register (CR17) to select the number of character clocks are required to cause the memory address counter to be incremented as shown below:

CR14 Bit 5	CR17 Bit 3	Address Incrementing Interval		
0	0	every character clock		
0	1	every 2 character clocks		
1	0	every 4 character clocks		
1	1	every 2 character clocks		


4-0 Underline Location

These 5 bits specify which horizontal line of pixels in a character box is to be used to display a character underline in text mode. The horizontal lines of pixels within a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the horizontal line on which the character underline mark is to be shown.



CR15 Vertical Blanking Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 15h



7-0 Vertical Blanking Start Bits 7-0

This register provides the 8 least significant bits of either a 10-bit or 12-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area of the screen. Whether this value is described in 10 or 12 bits depends on the setting of bit 0 of the I/O Control Register (XR09).

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical blanking start is specified with a 10-bit value. The most and second-most significant bits of this value are supplied by bit 5 of the Maximum Scan Line Register (CR09) and bit 3 of the Overflow Register (CR07), respectively.


In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical blanking start is specified with a 12-bit value. The 4 most significant bits of this value are supplied by bits 3-0 of the Extended Vertical Blanking Start Register (CR33).

This 10-bit or 12-bit value should be programmed to be equal the number of scan lines from the beginning of the active display area to the beginning of the vertical blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which vertical blanking begins.



CR16 Vertical Blanking End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 16h



7-0 Vertical Blanking End Bits 7-0

This register provides a 8-bit value that specifies the end of the vertical blanking period relative to its beginning.

This 8-bit value should be set equal to the least significant 8 bits of the result of adding the length of the vertical blanking period in terms of the number of scan lines that occur within the length of the vertical blanking period to the value that specifies the beginning of the vertical blanking period (see the description of the Vertical Blanking Start Register for details).



CR17 CRT Mode Control

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 17h

7	6	5	4	3	2	1	0
CRT Ctrl	Word or	Address	Reserved	Count By 2	Horiz	Select Row	Compat
Reset	Byte Mode	Wrap	Reserved	Count by 2	Retrace Sel	Scan Cntr	Mode Supp

7 CRT Controller Reset

- 0 Forces horizontal and vertical sync signals to be inactive. No other registers or outputs are affected.
- 1 Permits normal operation.

6 Word Mode or Byte Mode

- The memory address counter's output bits are shifted by 1 bit position before being passed on to the frame buffer address decoder such that they are made into word-aligned addresses when bit 6 of the Underline Location Register (CR17) is set to 0.
- 1 The memory address counter's output bits remain unshifted before being passed on to the frame buffer address decoder such that they remain byte-aligned addresses when bit 6 of the Underline Location Register (CR17) is set to 0.

Note: This bit is used in conjunction with bits 6 and 5 of the CRT Mode Control Register (CR17) to control how frame buffer addresses from the memory address counter are interpreted by the frame buffer address decoder as shown below:

CR14 Bit 6	CR17 Bit 6	Addressing Mode					
0	0	Word Mode addresses from the memory address counter are shifted once to					
		become word-aligned					
0	1	Byte Mode addresses from the memory address counter are not shifted					
1	0	Doubleword Mode addresses from the memory address counter are shifted twice to become doubleword-aligned					
1	1	Doubleword Mode addresses from the memory address counter are shifted twice to become doubleword-aligned					

5 Address Wrap

- 0 Wrap frame buffer address at 16KB. This is used in CGA-compatible modes.
- 1 No wrapping of frame buffer addresses.

Note: This bit is only effective when word mode is made active by setting bit 6 in both the Underline Location Register and this register to 0.

4 Reserved

REVISION 1.5 10/14/97 65550



CR17 CRT Mode Control (continued)

3 Count By 2

- The memory address counter is incremented either every character clock or every 4 character clocks, depending upon the setting of bit 5 of the Underline Location Register.
- 1 The memory address counter is incremented either every other clock.

This bit is used in conjunction with bit 5 of the Underline Location Register (CR14) to select the number of character clocks required to cause the memory address counter to be incremented as shown below:

Bit 5	CR17 Bit 3	Address Incrementing Interval
0	0	every character clock
0	1	every 2 character clocks
1	0	every 4 character clocks
1	1	every 2 character clocks

2 Horizontal Retrace Select

This bit provides a way of effectively doubling the vertical resolution by allowing the vertical timing counter to be clocked by the horizontal retrace clock divided by 2 (usually, it would be undivided).

- 0 The vertical timing counter is clocked by the horizontal retrace clock.
- 1 The vertical timing counter is clocked by the horizontal retrace clock divided by 2.

1 Select Row Scan Counter

- O A substitution takes place, whereby bit 14 of the 16-bit memory address generated of the memory address counter (after the stage at which these 16 bits may have already been shifted to accommodate word or doubleword addressing) is replaced with bit 1 of the row scan counter at a stage just before this address is presented to the frame buffer address decoder.
- 1 No substitution takes place.

0 Compatibility Mode Support

- O A substitution takes place, whereby bit 13 of the 16-bit memory address generated of the memory address counter (after the stage at which these 16 bits may have already been shifted to accommodate word or doubleword addressing) is replaced with bit 0 of the row scan counter at a stage just before this address is presented to the frame buffer address decoder.
- 1 No substitution takes place.



CR17 CRT Mode Control (continued)

The following 2 tables show the possible ways in which the address bits from the memory address counter can be shifted and/or reorganized before being presented to the frame buffer address decoder. First, the address bits generated by the memory address counter are reorganized, if need be, to accommodate byte, word or doubleword modes. The resulting reorganized outputs (MAOut15-MAOut0) from the memory address counter may also be further manipulated with the substitution of bits from the row scan counter (RSOut1 and RSOut0) before finally being presented to the input bits of the frame buffer address decoder (FBIn15-FBIn0).

	•	ddress Counter Addres		
	Byte Mode CR14 bit 6=0	Word Mode CR14 bit 6=0	Word Mode CR14 bit 6=0	Doubleword Mode CR14 bit 6=1
	CR17 bit 6=1	CR17 bit 6=0	CR17 bit 6=0	CR17 bit 6=X
	CR17 bit 5=X	CR17 bit 5=1	CR17 bit 5=0	CR17 bit 5=X
MAOut0	0	15	13	12
MAOut1	1	0	0	13
MAOut2	2	1	1	0
MAOut3	3	2	2	1
MAOut4	4	3	3	2
MAOut5	5	4	4	3
MAOut6	6	5	5	4
MAOut7	7	6	6	5
MAOut8	8	7	7	6
MAOut9	9	8	8	7
MAOut10	10	9	9	8
MAOut11	11	10	10	9
MAOut12	12	11	11	10
MAOut13	13	12	12	11
MAOut14	14	13	13	12
MAOut15	15	14	14	13

X -- Don't Care -- Either 0 or 1

	CR17 bit 1=1 CR17 bit 0=1	CR17 bit 1=1 CR17 bit 0=0	CR17 bit 1=0 CR17 bit 0=1	CR17 bit 1=0 CR17 bit 0=0
FBIn0	MAOut0	MAOut0	MAOut0	MAOut0
FBIn1	MAOut1	MAOut1	MAOut1	MAOut1
FBIn2	MAOut2	MAOut2	MAOut2	MAOut2
FBIn3	MAOut3	MAOut3	MAOut3	MAOut3
FBIn4	MAOut4	MAOut4	MAOut4	MAOut4
FBIn5	MAOut5	MAOut5	MAOut5	MAOut5
FBIn6	MAOut6	MAOut6	MAOut6	MAOut6
FBIn7	MAOut7	MAOut7	MAOut7	MAOut7
FBIn8	MAOut8	MAOut8	MAOut8	MAOut8
FBIn9	MAOut9	MAOut9	MAOut9	MAOut9
FBIn10	MAOut10	MAOut10	MAOut10	MAOut10
FBIn11	MAOut11	MAOut11	MAOut11	MAOut11
FBIn12	MAOut12	MAOut12	MAOut12	MAOut12
FBIn13	MAOut13	MAOut13	RSOut0	RSOut0
FBIn14	MAOut14	RSOut1	MAOut14	RSOut1
FBIn15	MAOut15	MAOut15	MAOut15	MAOut15



CR18 Line Compare Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 18h

7	6	5	4	3	2	1	0
			Line Comp	are Bits 7-0			

7-0 Line Compare Bits 7-0


This register provides the 8 least significant bits of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 6 of the Maximum Scan Line Register (CR09) supplies the most significant bit, and bit 4 of the Overflow Register (CR07) supplies the second most significant bit.

Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part.

When used in cooperation with the Start Address High Register (CR0C) and the Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display whatever data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display whatever data exists in the frame buffer starting at the first byte of the frame buffer.

CR22 Memory Read Latch Data Register

Read-Only at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 22h



7-0 Memory Read Latch Data

This register provides the value currently stored in 1 of the 4 memory read latches. Bits 1 and 0 of the Read Map Select Register (GR04) select which of the 4 memory read latches may be read via this register.



CR30 Extended Vertical Total Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 30h

7	6	5	4	3	2	1	0
	Rese	erved			Vertical Tot	al Bits 11-8	

7-4 Reserved

Whenever this register is written to, these bits should be set to 0.

3-0 Vertical Total Bits 11-8

The vertical total is a 10-bit or 12-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical total is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Total Register (CR06), and the 2 most significant bits are supplied by bits 5 and 0 of the Overflow Register (CR07). In standard VGA modes, these 4 bits of this register are not used.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical total is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Total Register (CR06), and the 4 most significant bits are supplied by these 4 bits of this register.

This 10-bit or 12-bit value should be programmed to be equal to the total number of scan lines, minus 2.



CR31 Extended Vertical Display End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 31h

7	6	5	4	3	2	1	0
	Rese	erved			Vertical Displa	y End Bits 11-8	}

7-4 Reserved

Whenever this register is written to, these bits should be set to 0.

3-0 Vertical Display End Bits 11-8

The vertical display enable end is a 10-bit or 12-bit value that specifies the number of the last scan line within the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical display enable end is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Display Enable End Register (CR12), and the 2 most significant bits are supplied by bits 6 and 1 of the Overflow Register (CR07). In standard VGA modes these 4 bits of this register are not used.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical display enable end is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Display Enable End Register (CR12), and the 4 most significant bits are supplied by these 4 bits of this register.

This 10-bit or 12-bit value should be programmed to be equal to the number of the last scan line within the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, subtract by 1.



CR32 Extended Vertical Sync Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 32h

7	6	5	4	3	2	1	0
	Rese	erved			Vertical Sync	Start Bits 11-8	

7-4 Reserved

Whenever this register is written to, these bits should be set to 0.

3-0 Vertical Sync Start Bits 11-8

The vertical sync start is a 10-bit or 12-bit value that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical sync start is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Sync Start Register (CR10), and the 2 most significant bits are supplied by bits 7 and 2 of the Overflow Register (CR07). In standard VGA modes, these 4 bits of this register are not used.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical display end is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Sync Start Register (CR10), and the 4 most significant bits are supplied by these 4 bits of this register.

This 10-bit or 12-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the start of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.



CR33 Extended Vertical Blanking Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 33h

7	6	5	4	3	2	1	0
	Rese	erved		V	ertical Blankin	g Start Bits 11-	8

7-4 Reserved

Whenever this register is written to, these bits should be set to 0.

3-0 Vertical Blanking Start Bits 11-8

The vertical blanking start is a 10-bit or 12-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical blanking start is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Blanking Start Register (CR15), and the most and second-most significant bits are supplied by bit 5 of the Maximum Scan Line Register (CR09) and bit 3 of the Overflow Register (CR07), respectively. In standard VGA modes, these four bits are not used.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical blanking start is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Blanking Start Register (CR15), and the 4 most significant bits are supplied by these 4 bits of this register.

This 10-bit or 12-bit value should be programmed to be equal to the number of scan line from the beginning of the active display area to the beginning of the blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical blanking period begins.



CR40 Extended Start Address Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 40h

7	6	5	4	3	2	1	0
Strt Addr En		Reserved			Start Addres	s Bits 19-16	

7 Extended Mode Start Address Enable

This bit is used only in extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, to signal the hardware to update the start address. In extended modes, the start address is specified with a 20 bit value. These 20 bits, which are provided by the Start Address Low Register (CR0D), the Start Address High Register (CR0C) and bits 3-0 of this register, are double-buffered and synchronized to VSYNC to ensure that changes occurring on the screen as a result of changes in the start address always have a smooth or instantaneous appearance. To change the start address in extended modes, all three registers must be set for the new value, and then this bit of this register must be set to 1. Only if this is done, will the hardware update the start address on the next VSYNC. When this update has been performed, the hardware will set bit 7 of this register back to 0.

6-4 Reserved

Whenever this register is written to, these bits should be set to 0.

3-0 Start Address Bits 19-16

The start address is a 16-bit or a 20-bit value that specifies the memory address offset from the beginning of the frame buffer at which the data to be shown in the active display area begins.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the start address is specified with a 16-bit value. The eight bits of the Start Address High Register (CR0C) provide the eight most significant bits of this value, while the eight bits of the Start Address Low Register (CR0D) provide the eight least significant bits.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the start address is specified with a 20-bit value. The four most significant bits are provided by bits 3-0 of this register, bits 15 through 8 of this value are provided by the Start Address High Register (CR0C), and the eight least significant bits are provided by the Start Address Low Register (CR0D). It should be further noted that, in extended modes, these 20 bits from these three registers are double-buffered and synchronized to VSYNC to ensure that changes occurring on the screen as a result of changes in the start address always have a smooth or instantaneous appearance. To change the start address in extended modes, all three registers must be set for the new value, and then bit 7 of this register must be set to 1. Only if this is done, will the hardware update the start address on the next VSYNC. When this update has been performed, the hardware will set bit 7 of this register back to 0.



CR41 Extended Offset Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 41h

7	6	5	4	3	2	1	0
	Rese	erved			Offset B	Bits 11-8	

7-4 Reserved

Whenever this register is written to, these bits should be set to 0.

3-0 Offset Bits 11-8

The offset is an 8-bit or 12-bit value describing the number of words or doublewords of frame buffer memory occupied by each horizontal row of characters. Whether this value is interpreted as the number of words or doublewords is determined by the settings of the bits in the Clocking Mode Register (SR01).

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the offset is described with an 8-bit value, all the bits of which are provided by the Offset Register (CR13).

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the offset is described with a 12-bit value. The four most significant bits of this value are provided by bits 3-0 of this register, and the eight least significant bits are provided by the Offset Register (CR13).

This 8-bit or 12-bit value should be programmed to be equal to either the number of words or doublewords (depending on the setting of the bits in the Clocking Mode Register, SR01) of frame buffer memory that is occupied by each horizontal row of characters.

CR70 Interlace Control Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 70h

7	6	5	4	3	2	1	0	
Interlace Enable			CR	T Half-Line Va	alue			

7 Interlace Enable

- O Selects non-interlaced CRT output. This is the default after reset.
- 1 Selects interlaced CRT output.

6-0 CRT Half-Line Value

When interlaced CRT output has been selected, the value in this register specifies the position along the length of a scan line at which the half-line vertical sync pulse occurs for the odd frame. This half-line vertical sync pulse begins at a position between two horizontal sync pulses on the last scan line, rather than coincident with the beginning of a horizontal sync pulse at the end of a scan line.



CR71 NTSC/PAL Video Output Control Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 71h

7	6	5 4		3	2	1	0		
NTSC/	Pedestal	Blanking	Composite S	ync Character	Composite Sync				
PAL Sel	Enable	Delay Ctrl	Clock	Delay	Pixel Clock Delay				

7 NTSC/PAL Select

- 0 Selects NTSC-formatted video output.
- 1 Selects PAL-formatted video output.

6 Pedestal Enable

- O Disables the provision of an additional voltage pedestal on red, green and blue analog output lines during the active video portions of each horizontal line.
- 1 Enables the provision of an additional voltage pedestal on the red, green and blue analog output lines during the active video portions of each horizontal line.

5 Blanking Delay Control

- 0 Blanking period is not delayed on odd frames.
- 1 Blanking period is delayed by half a scan line on odd frames.

4-3 Composite Sync Character Clock Delay


These 2 bits specify the number of character clocks (from 0 to 3) by which the composite sync may be delayed.

2-0 Composite Sync Pixel Clock Delay

These 3 bits specify the number of pixel clocks (from 0 to 7) by which the composite sync may be delayed.

CR72 Horizontal Serration 1 Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 72h




7-0 Horizontal Serration 1 Start

These 8 bits specify the start position along the length of a scan line of the first horizontal serration pulse for composite sync generation.

CR73 Horizontal Serration 2 Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 73h



7-0 Horizontal Serration 2 Start

These 8 bits specify the start position along the length of a scan line of the second horizontal serration pulse for composite sync generation.



CR74 NTSC/PAL Horizontal Pulse Width Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 74h

7	6	5	4	3	2	1	0	
Rese	rved	Round Off		NTSC/PA	L Horizontal Pu	ılse Width		

7-6 Reserved

5 NTSC/PAL Horizontal Pulse Width Round Off Control

- Enables the generation of horizontal equalization pulses with a width that is approximately equal to half the width of the horizontal sync pulse. The actual width is determined using bits 4-0 of this register.
- 1 Disables the generation of horizontal equalization pulses.

4-0 NTSC/PAL Horizontal Pulse Width

These 5 bits specify the pulse width of the horizontal equalization pulse used in the generation of NTSC/PAL-compliant composite sync. Normally, the width of this horizontal equalization pulse is approximately half the width of the horizontal sync pulse.

These 5 bits should be programmed with a value equal to the actual pulse width, subtracted by 1. The width of the actual equalization pulse can be calculated as follows:

pulse width =
$$((CR74[4:0] - CR74[5]) \div 2) + 1$$

This page intentionally left blank.



CHAPTER 11

PCI CONFIGURATION REGISTERS



This page intentionally left blank.



11.0 PCI Configuration Registers


Name	Function	Access	Offset
VENDID	Vendor ID	Read-Only	00
DEVID	Device ID	Read-Only	02
DEVCTL	Device Control	Read/Write	04
DEVSTAT	Device Status	Read-Only	06
REV	Revision ID	Read-Only	08
PRG	Programming Interface	Read-Only	09
SUB	Sub-Class Code	Read-Only	0A
BASE	Base Class Code	Read-Only	0B
	Reserved (Cache Line Size)	_	0C
	Reserved (Latency Timer)	_	0D
HDR	Reserved (Header Type)	_	0E
	Reserved (Built-In-Self-Test)	_	0F
MBASE	Memory Base Address	Read/Write	10
	Reserved (Base Address)	_	14
	Reserved (Base Address)	_	18
	Reserved (Base Address)	_	1C
	Reserved (Base Address)	_	20
	Reserved (Base Address)	_	24
	Reserved	_	28
	Reserved	_	2C
RBASE	ROM Base Address	Read/Write	30
	Reserved	_	34
	Reserved	_	38
	Reserved (Interrupt Line)		3C
	Reserved (Interrupt Pin)	_	3D
	Reserved (Minimum Grant)	_	3E
	Reserved (Maximum Latency)		3F

Notes: These registers are accessible and are implemented when the 65550 is used with PCI. The mechanism used to generate the PCI configuration read and configuration write cycles used to access the configuration registers of PCI devices is system-dependent.



VENDID Vendor ID

Read-Only at PCI configuration offset 00h Byte or word accessible Accessible only via PCI configuration cycles



15-0 Vendor ID

This is the vendor ID assigned to CHIPS by the PCI Special Interest group. This register always returns the 16-bit value 102Ch (4140 decimal).

DEVID Device ID

Read-Only at PCI configuration offset 02h Byte or word accessible Accessible only via PCI configuration cycles

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Devi	ce ID							

15-0 Device ID

This is the device ID assigned to the 65550 by CHIPS. This register always returns the 16-bit value 00E0h.



DEVCTL Device Control

Read/Write at PCI configuration offset 04h Byte or word accessible Accessible only via PCI configuration cycles

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	erved			Fast Bk-Bk	SERR Enbl	Wait Cycl Ctl	PERR Enbl	VGA Pal Snoop	Mem Wrt & Invalid	Spec Cycles	Bus Master	Mem Acc	I/O Acc

15-10 Reserved

Each of these bits always return a value of 0 when read.

9 Fast Back-to-Back Enable for Masters

This bit applies only to PCI Bus masters. Since the 65550 never functions as a PCI Bus master, this bit always returns a value of 0 when read.

8 SERR# Enable

- O Disables the use of SERR# and the setting of bit 14 (Signaled System Error bit) in the Device Status register (DEVSTAT) to 1 as a response to an address parity error. This is the default after reset.
- 1 Enables the use of SERR# and the setting of bit 14 (Signaled System Error bit) in the Device Status register (DEVSTAT) to 1 as a response to an address parity error.

7 Wait Cycle Control

This bit controls enables and disables address stepping. Since the 65550 always supports address stepping, this bit always returns a value of 1 when read.

6 Parity Error Response

- O Disables the use of PERR# as a response to detecting either data or address parity errors. Disables the setting of bit 14 (Signaled System Error bit) in the Device Status register (DEVSTAT) to 1 as a response to an address parity error. This is the default after reset.
- 1 Enables the use of PERR# as a response to detecting either data or address parity errors. Enables the setting of bit 14 (Signaled System Error bit) in the Device Status register (DEVSTAT) to 1 as a response to an address parity error.

Note: Bit 8 (SERR# Enable) of this register must also be set to 1 to enable the use of SERR# and the setting of bit 14 (Signaled System Error bit) in the Device Status register (DEVSTAT) to 1 as a response to an address parity error.



DEVCTL Device Control (continued)

5 VGA Palette Snoop

- O Access to all VGA I/O locations, including those for the palette, will be claimed. All read and write access to the palette will be performed, normally.
- 1 Access to all VGA I/O locations, except for those for the palette, will be claimed. All reads will be entirely ignored, but all writes will still update the palette. This permits accesses to the palette I/O addresses to be answered by other devices that need to be able to snoop accesses to the palette.

4 Memory Write & Invalidate

This bit applies only to PCI Bus masters. Since the 65550 never functions as a PCI Bus master, this bit always returns a value of 0 when read.

3 Special Cycles

The 65550 always ignores all special cycles, therefore, this bit always returns the value of 0 when read.

2 Bus Master

The 65550 never functions as a PCI Bus master, therefore, this bit always returns a value of 0 when read.

1 Memory Access Enable

- O Disables access to the frame buffer memory locations within the range specified by the MBASE register. This is the default after reset.
- 1 Enables access to the frame buffer memory locations within the range specified by the MBASE register.

Note: Access with only adjacent active byte enables are supported.

0 I/O Access Enable

- 0 Disables I/O port accesses.
- 1 Enables I/O port accesses.

Note: Access with only adjacent active byte enables are supported.



DEVSTAT Device Status

Read/Clear at PCI configuration offset 06h Byte or word accessible Accessible only via PCI configuration cycles

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Det Parity Error	Signal Sys. Error	Rcvd Mstr Abort	Rcvd Target Abort	Signal Target Abort		SEL# ning	Data Parity Error	Fast Back- Back	UDF	66 MHz		:	Reserved	I	

Read access to this register behave normally. Writes, however, behave differently in that bits can be reset to 0, but not set to 1. A bit in this register is reset to 0 whenever it is written with the value of 1. Bits written with a value of 0 are entirely unaffected.

15 Detected Parity Error

- 0 No address or data parity error detected.
- 1 An address or data parity error was detected.

Note: This bit is set in response to a parity error regardless of the settings of either bit 6 (Parity Error Response bit) and 8 (SERR# Enable) of the Device Control register (DEVCTL).

14 Signaled System Error

- 0 SERR# has not been asserted.
- 1 SERR# has been asserted.

Note: Both bits 6 (Parity Error Response bit) and 8 (SERR# Enable) of the Device Control register (DEVCTL) must both be set to 1 to enable the use of SERR# and the setting of this bit to 1 in response to an address parity error.

13 Received Master Abort

This bit applies only to PCI Bus masters. Since the 65550 never functions as a PCI Bus master, this bit always returns a value of 0 when read.

12 Received Target Abort

This bit applies only to PCI Bus masters. Since the 65550 never functions as a PCI Bus master, this bit always returns a value of 0 when read.

11 Signaled Target Abort

- 0 A target abort was not generated.
- A target abort was generated.

Note: A target abort can be generated by the 65550 on I/O cycles with non-adjacent active byte enables.



DEVSTAT Device Status (continued)

10-9 DEVSEL# Timing

These two bits specify the longest-possible amount of time that the 65550 will take in decoding an address and asserting DEVSEL#. These two bits always return a value of 01, indicating a medium-length timing.

8 Data Parity Error Detected

This bit applies only to PCI Bus masters. Since the 65550 never functions as a PCI Bus master, this bit always returns a value of 0 when read.

7 Fast Back-to-Back Capable

This bit always returns a value of 1 when read, indicating that the 65550 is capable of fast back-to-back transactions that are not in the same segment.

6 UDF Supported

This bit always returns a value of 0 when read, indicating that the 65550 does not provide features that are definable by the end-user.

5 66MHz Capable

This bit always returns a value of 0 when read, indicating that the 65550 can support a maximum PCI Bus speed of 33MHz, not 66MHz.

4-0 Reserved

Each of these bits always return a value of 0 when read.



REV Revision

Read-Only at PCI configuration offset 08h

Byte accessible

Accessible only via PCI configuration cycles

7	6	5	4	3	2	1	0
	Chip Manufa	cturing Code			Chip Revi	sion Code	
	(xx	xx)			(xx	xx)	

7-4 Chip Manufacturing Code

These four bits carry the fabrication code.

3-0 Chip Revision Code

These four bits carry the revision code. Revision codes start at 0 and are incremented for each new silicon revision.

PRG Register-Level Programming Interface

Read-Only at PCI configuration offset 09h

Byte accessible

Accessible only via PCI configuration cycles

7	6	5	4	3	2	1	0
		Reg	ister-Level Pro	gramming Inter	face		

7-0 Register-Level Programming Interface

This register always returns a value of 00h to identify this PCI device as a display controller with a VGA-compatible programming interface (as opposed to 01h, which would indicate a display controller with a 8514/A-compatible programming interface).


REVISION 1.5 10/14/97 65550



SUB Sub-Class Code

Read-Only at PCI configuration offset 0Ah Byte accessible

Accessible only via PCI configuration cycles



7-0 Sub-Class Code

This register always returns a value of 00h to identify this PCI device as a display controller of the VGA or 8514/A type.

BASE Base Class Code

Read-Only at PCI configuration offset 0Bh Byte accessible Accessible only via PCI configuration cycles

7	6	5	4	3	2	1	0
			Base Cla	ass Code			

7-0 Base Class Code

This register always returns a value of 03h to identify this PCI device as a display controller.



HDR Header Type

Read-Only at PCI configuration offset 0Eh Byte accessible Accessible only via PCI configuration cycles

	1	6	5	4	3	2	1	0
Sin Mult	gle/ Func				Reserved			

7 Single/Multiple Function Device

This bit always returns a value of 0 when read, indicating that this PCI device is a single-function device, not a multi-function device.

6-0 Reserved

Each of these bits always return a value of 0 when read.



MBASE Memory Base Address

Read/Write at PCI configuration offset 10h Byte, word, or doubleword accessible Accessible only via PCI configuration cycles

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Memor	y Space	Base A	Address					M	emory S	Space Si	ize		
	1	ı			ı		ı	ı		ı	ı		ı		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Memory Space Size													у Туре	M or

31-24 Memory Space Base Address

These 8 bits select the base address for this 16MB memory space used by the 65550 for the memory mapped registers and linear accesses to the frame buffer.

23-4 Memory Space Size

These 20 bits always return 0 to indicate that the size of this memory space is 16MB.

3 Prefetchable

This bit always returns a value of 0 when read, indicating that the data in this 16MB memory space should not be prefetched by the CPU.

2-1 Memory Type

These 2 bits always return values of 0 when read, indicating that this 16MB memory space may be placed anywhere in the system's 32-bit address space by the system's PCI configuration software.

0 Memory/IO Space Indicator

This bit always returns a value of 0 when read, indicating that this is a memory space, not an I/O space.

Enbl



RBASE ROM Base Address

Read/Write at PCI configuration offset 30h Byte, word, or doubleword accessible Accessible only via PCI configuration cycles

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ROM Space Base Address														Space ze
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ROM Space Size														Addr Enbl

31-18 ROM Space Base Address

These 14 bits select the base address for this 256KB ROM space used by the 65550 for the video BIOS ROM.

17-1 ROM Space Size

These 17 bits always return 0 to indicate that the size of this ROM space is 256KB.

0 **Address Decode Enable**

- Disable access to the video BIOS ROM.
- Enable access to the video BIOS ROM. 1

Note: Bit 1 (the Memory Access Enable bit) of the Device Control register (DEVCTL) must also be set to 1 for the video BIOS ROM to be accessible. Also, the ROM address space must not be programmed to a range that overlaps the area specified by the MBASE register.



This page intentionally left blank.



CHAPTER 12

BITBLT REGISTERS



This page intentionally left blank.



12.0 BITBLT REGISTERS

These registers exist in the upper memory space that the 65550 occupies on the host bus. When the 65550 is used with PCI, the size of this memory space is 16MB, and the BitBLT registers are accessible at two locations in this memory space. When the 65550 is used with VL-Bus, the size of this memory space is 8MB, and the BitBLT registers are accessible at only one location. Refer to Chapter 3 for more information.

Regardless of the bus to which the 65550 is attached, the BitBLT registers exist at an offset of 4MB from the base address of the memory space. At this location, the bytes of the BitBLT registers are organized in little-endian format. The second location provided when the 65550 is used with PCI is at an offset of 12MB from the base address of the memory space. At this location, the bytes of the BitBLT registers are organized in big-endian format.

Name	Function	Access	Offset
BR00	Source and Destination Offset Register	Read/Write	0x400000/0xC00000
BR01	Pat/Src Expansion Background Color Reg.	Read/Write	0x400004/0xC00004
BR02	Pat/Src Expansion Foreground Color Reg.	Read/Write	0x400008/0xC00008
BR03	Monochrome Source Control Register	Read/Write	0x40000C/0xC0000C
BR04	BitBLT Control Register	Read/Write	0x400010/0xC00010
BR05	Pattern Address Register	Read/Write	0x400014/0xC00014
BR06	Source Address Register	Read/Write	0x400018/0xC00018
BR07	Destination Address Register	Read/Write	0x40001C/0xC0001C
BR08	Destination Width & Height Register	Read/Write	0x400020/0xC00020
BR09	Source Expansion Background Color Reg.	Read/Write	0x400024/0xC00024
BR0A	Source Expansion Foreground Color Reg.	Read/Write	0x400028/0xC00028



BR00 Source and Destination Offset Register

Read/Write at memory space offset 0x400000h and/or 0xC00000h Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
]	Reserve	d						Desti	nation (Offset					
	(000)							(x:xxx	xx:xxx	:xxxx)					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]	Reserve	d				•		So	urce Of	fset					
	(000)							(x:xxx	x:xxx	:xxxx)					

31-29 Reserved

These bits always return 0 when read.

28-16 Destination Offset

These 13 bits specify the offset by which the destination address specified in the Destination Address Register (BR07) is incremented to point to the first byte in the next scan line's worth of destination data to be read from or written to the frame buffer.

If the destination data is contiguous (i.e., the destination data exists as a single unbroken block of data), then the value of this offset should be set equal to the number of bytes in each scan line's worth of destination data. If the destination data is discontiguous (i.e., there are bytes of something other than destination data separating it into sub-blocks of bytes that each represent a scan line's worth of destination data), then the value of this offset should be set equal to the number of bytes in the interval from the first byte of destination data in one of these sub-blocks to the first byte of destination data in the next sub-block.

15-13 Reserved

These bits always return 0 when read.

12-0 Source Offset

These 13 bits are used only when color source data is being used as an input in a BitBLT operation. If monochrome source data or no source data is to be used, then the BitBLT engine will ignore the value carried by these bits.

When color source data is read from the frame buffer, these 13 bits specify the offset by which the source address specified in the Source Address Register (BR06) should be incremented to point to the first byte in the next scan line's worth of color source data to be read from the frame buffer.

When the host CPU provides the color source data, these 13 bits specify the number of bytes to be counted from the first byte in one scan line's worth of color source data to the first byte in the next.

If the color source data is contiguous (i.e., the source data exists as a single unbroken block of data), then the value of this offset should be set equal to the number of bytes in each scan line's worth of source data. If the color source data is discontiguous (i.e., there are bytes of something other than source data separating it into sub-blocks of bytes that each represent a scan line's worth of source data), then the value of this offset should be set equal to the number of bytes in the interval from the first byte of source data in one of these sub-blocks to the first byte of source data in the next sub block.



BR01 Pattern/Source Expansion Background Color Reg.

Read/Write at memory space offset 0x400004h and/or 0xC00004h Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Rese	erved				P	at/Src E	Expansio	on Back	ground	Color B	its 23-1	6
			(0000	:0000)							(xxxx	:xxxx)			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Patte	ern/Sou	ce Exp	ansion I	Backgro	und Co	lor Bits	15-0				
						(xx	xx:xxx	:xxxx:x	xxx)						

31-24 Reserved

These bits always return 0 when read.

23-0 Pattern/Source Expansion Background Color Bits 23-0

These bits provide the one, two, or three bytes worth of color data that select the background color to be used in the color expansion of either monochrome pattern data, only, or both monochrome pattern data and monochrome source data, depending upon the setting of bit 27 of the Monochrome Source Control Register (BR03). When bit 27 of the Monochrome Source Control Register is set so that this register is involved in the color expansion of monochrome pattern data only, then the Source Expansion Background Color Register (BR09) is used to perform the identical function for monochrome source data.

Whether one, two or three bytes worth of color data is needed depends upon the color depth to which the BitBLT engine has been set through the BitBLT Configuration Register (XR20). For a color depth of 24bpp, 16bpp and 8bpp, bits 23-0, 15-0 and 7-0, respectively, of this register are used.

Note: Bit 27 of the Monochrome Source Control Register (BR03), and the Source Expansion Background Color Register (BR09) are not provided in versions of the 65550 earlier than ES2.0. For such earlier versions, this register is always involved in the color expansion of both the monochrome source data and the monochrome pattern data.



BR02 Pattern/Source Expansion Foreground Color Reg.

Read/Write at memory space offset 0x400008h and/or 0xC00008h Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Rese	erved				P	at/Src I	Expansi	on Fore	ground	Color B	its 23-1	6
			(0000)	(0000)							(xxxx	:xxxx)			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Patte	ern/Sou	rce Exp	ansion l	Foregro	and Col	or Bits	15-0				
						(xxx	xx:xxx	:xxxx:x	(xx)						

31-24 Reserved

These bits always return 0 when read.

23-0 Pattern/Source Expansion Foreground Color Bits 23-0

These bits provide the one, two, or three bytes worth of color data that select the foreground color to be used in the color expansion of either monochrome pattern data, only, or both monochrome pattern data and monochrome source data, depending upon the setting of bit 27 of the Monochrome Source Control Register (BR03). When bit 27 of the Monochrome Source Control Register is set so that this register is involved in the color expansion of monochrome pattern data only, then the Source Expansion Foreground Color Register (BR0A) is used to perform the identical function for monochrome source data.

Whether one, two or three bytes worth of color data is needed depends upon the color depth to which the BitBLT engine has been set through the BitBLT Configuration Register (XR20). For a color depth of 24bpp, 16bpp, and 8bpp, bits 23-0, 15-0, and 7-0, respectively, of this register are used.

Note: Bit 27 of the Monochrome Source Control Register (BR03), and the Source Expansion Foreground Color Register (BR0A) are not provided in versions of the 65550 earlier than ES2.0. For such earlier versions, this register is always involved in the color expansion of both the monochrome source data and the monochrome pattern data.



BR03 Monochrome Source Control Register

Read/Write at memory space offset 0x40000Ch and/or 0xC0000Ch Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	rved		Src	Mon	o Src A	lign	Rese	rved	Mono	ochrome	Source	Data Iı	nitial Di	scard
				Exp											
	(0000)					(xxx)		(0	0)			(xx:x	(xxx)		

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser	ved	Mono	chrome	Source	Data R	ight Cli	pping	Rese	rved	Mon	ochrom	e Sourc	e Data I	Left Clip	ping
(00	(00) (xx:xxxx)					(0	0)			(xx:	(xxx				

31-28 Reserved

These bits always return 0 when read.

27 Monochrome Source Expansion Color Register Select

Note: This bit, the Source Expansion Foreground Color Register (BR0A), and the Source Expansion Background Color Register (BR09) are not provided in versions of the 65550 earlier than ES2.0.

- This causes the background and foreground colors used for the color expansion of monochrome source data to be selected by the Pattern/Source Expansion Background Color Register (BR01) and the Pattern/Source Expansion Foreground Color Register (BR02).
- 1 This causes the background and foreground colors used for the color expansion of monochrome source data to be selected by the Source Expansion Background Color Register (BR09) and the Source Expansion Foreground Color Register (BR0A).

26-24 Monochrome Source Scan Line Data Alignment

These three bits are used only when the source data is monochrome. They are used to configure the BitBLT engine for the alignment of each scan line's worth of source data will be aligned when the BitBLT engine receives it.

Refer to the appendix describing the BitBLT engine for further details concerning the requirements for how the source data must be organized.

Bit 26 25 24	Monochrome Source Data Alignment Specified
0 0 0	Reserved
0 0 1	Bit-Aligned
0 1 0	Byte-Aligned
0 1 1	Word-Aligned
1 0 0	Doubleword-Aligned
1 0 1	Quadword-Aligned
1 1 0	Reserved
1 1 1	Reserved

BR03 Monochrome Source Control Register (continued)

23-22 Reserved

These bits always return 0 when read.

21-16 Monochrome Source Data Initial Discard

These six bits are used only when the source data is monochrome. They are used to indicate how many bits (up to 63 bits) of monochrome source data should be discarded in the first quadword of source data to reach the first bit of valid or desired monochrome source data. These bits are normally used to clip one or more of the first scan lines of monochrome source data, i.e., clipping monochrome source data from the top.

15-14 Reserved

These bits always return 0 when read.

13-8 Monochrome Source Data Right Clipping

These six bits are used only when the source data is monochrome. They are used to indicate how many bits (up to 63 bits) of monochrome source data should be discarded from the end of each scan line's worth of valid or desired monochrome source data. These bits are normally used to clip monochrome source data from the right.

7-6 Reserved

These bits always return 0 when read.

5-0 Source Data Left Clipping

These six bits are used only when the source data is monochrome. They are used to indicate how many bits (up to 63 bits) of monochrome source data should be discarded from the beginning of each scan line's worth of valid or desired monochrome source data. These bits are normally used to clip the monochrome source data from the left.



BR04 BitBLT Control Register

Read/Write at memory space offset 0x400010h and/or 0xC00010h Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BB				Rese	rved		Patt	ern Ver	tical	Sol	Pat	Pat	Col		
Stat							Α	lignme	nt	Pat	Dep	Mask	Mask		
(0)				(000:0	(0:000				(000)		(0)	(0)	(0)	(0)	

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Color-	Based	Src	Src	Res	Src	Star	ting			Bi	it-Wise	Operati	on		
Write	Mask	Mask	Dep		Sel	Point 3	Select	Select							
(0)	(0)	(0)	(0)	(0)	(0	0)	()h)			

31 BitBLT Engine Status

Note: This bit is read-only -- writes to this bit are ignored.

- 0 Indicates that the BitBLT is idle.
- 1 Indicates that the BitBLT is busy.

30-23 Reserved

These bits always return 0 when read.

22-20 Pattern Vertical Alignment

Specifies which scan line's worth (which of the 8 horizontal rows) of the 8x8 pattern will appear on the first scan line's worth of the data written to the destination. Depending upon the location of the destination, the upper left corner of the upper left tile of the pattern is usually aligned with the upper left corner of the block of data written to the destination. The BitBLT engine determines the horizontal alignment relative to the destination using the lower order bits of the destination address, however, the vertical alignment relative to the destination must be specified using these bits.

19 Solid Pattern Select

This bit applies only when the pattern data is monochrome. Bit 18 of this register specifies whether the pattern data is color or monochrome.

- O This causes normal operation with regard to the use of monochrome pattern data. If monochrome pattern data is to be used as an input, then the BitBLT engine proceeds with the process of reading and using monochrome pattern, as usual.
- 1 The BitBLT engine is forced to forgo the process of reading the pattern data. A presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Pattern/Source Expansion Background Color Register (BR01).

18 Pattern Color Depth

- O Specifies that the pattern data is in color, and therefore, has a color depth of 8, 16, or 24 bits per pixel.
- 1 Specifies that the pattern data is monochrome, and therefore, has a color depth of only 1 bit per pixel.

BR04 BitBLT Control Register (continued)

17 Monochrome Pattern Write-Masking

This bit applies only when the pattern data is monochrome. This bit enables a form of per-pixel write-masking in which monochrome pattern data is used a pixel mask that controls which pixels at the destination will be written to by the BitBLT engine. Bit 18 of this register specifies whether the pattern data is color or monochrome.

- O This causes normal operation of the BitBLT engine with regard to the use of monochrome pattern data.
- Wherever a bit in monochrome pattern data carries the value of 0, the byte(s) of the corresponding pixel at the destination are simply not written, thereby preserving any data already carried by those bytes.

16-14 Color-Comparison Write-Masking

These bits select and enable various forms of per-pixel write-masking based on the results of different comparisons between colors.

Bit	
16 15 14	Form of Per-Pixel Write-Masking Selected
x x 0	No form of per-pixel write-masking based on the results of any comparisons between colors takes place.
0 0 1	The background color specified for use in the color expansion of monochrome source data is compared to the color resulting from the bit-wise operation for the current pixel. If these two
	colors are NOT the same, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.
0 1 1	The background color specified for use in the color expansion of monochrome source data is compared to the color specified by the byte(s) at the destination corresponding to the current pixel. If these two colors are NOT the same, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.
1 0 1	The background color specified for use in the color expansion of monochrome source data is compared to the color resulting from the bit-wise operation for the current pixel. If these two colors are the same, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.
1 1 1	The background color specified for use in the color expansion of monochrome source data is compared to the color specified by the byte(s) at the destination corresponding to the current pixel. If these two colors are the same, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.

13 Monochrome Source Write-Masking

This bit applies only when the source data is monochrome. This bit enables a form of per-pixel write-masking in which monochrome source data is used a pixel mask that controls which pixels at the destination will be written to by the BitBLT engine. Bit 12 of this register specifies whether the source data is color or monochrome.

- 0 This causes normal operation of the BitBLT engine with regard to the use of monochrome source data.
- Wherever a bit in monochrome source data carries the value of 0, the byte(s) of the corresponding pixel at the destination are simply not written, thereby preserving any data already carried by those bytes.



BR04 BitBLT Control Register (continued)

12 Source Color Depth

- O Specifies that the source data is in color, and therefore, has a color depth of 8, 16, or 24 bits per pixel.
- 1 Specifies that the source data is in monochrome, and therefore, has a color depth of 1 bit per pixel. This setting should be used only if bit 8 of this register is set to 0.

11 Reserved

This bit always returns 0 when read.

10 Source Select

- O Configures the BitBLT engine to read the source data from the frame buffer at the location specified in the Source Address Register (BR06).
- 1 Configures the BitBLT engine to accept the source data from the host CPU. The host CPU provides the source data by performing a series of memory write operations to the BitBLT data port.

9-8 Starting Point Select

These two bits are used to select which of the four corners to use as the starting point in reading and writing graphics data in a BitBLT operation. Normally, the upper left corner is used. However, situations involving an overlap of source and destination locations (this usually occurs when the source and destination locations are both on-screen) often require the use of a different corner as a starting point. It should be remembered that the addresses specified for each piece of graphics data used in a BitBLT operation must point to the byte(s) corresponding to whichever pixel is at the selected starting point. If the starting point is changed, then these addresses must also be changed. See the appendix on the BitBLT engine for more information.

Bit 98	Corner Selected as the Starting Point
0 0	Upper Left Corner This is the default after reset.
0 1	Upper Right Corner
1 0	Lower Left Corner
11	Lower Right Corner

7-0 Bit-Wise Operation Select

These 8 bits are meant to be programmed with an 8-bit code that selects which one of 256 possible bitwise operations is to be performed by the BitBLT engine during a BitBLT operation. These 256 possible bit-wise operations and their corresponding 8-bit codes are designed to be compatible with the manner in which raster operations are specified in the standard BitBLT parameter block normally used in the Microsoft® Windows™ environment, without translation. See the chapter on the BitBLT engine for more information.

BR05 Pattern Address Register

Read/Write at memory space offset 0x400014h and/or 0xC00014h Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
]	Reserve	d		P	attern A	ddress 1	Bits 22-	16				
			(00	00:000	0:0)						(2	xxx:xxx	x)		

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Pattern Address Bits 15-3														
	(xxxx:xxxx:xx)													(000)	

31-23 Reserved

These bits always return 0 when read.

22-3 Pattern Address

These 20 bits specify the starting address of the pattern data within the frame buffer as an offset from the beginning of the frame buffer to where the byte(s) for the first pixel of pattern data to be read are located.

The pattern data must be located on a pattern-size boundary within the frame buffer. The pattern is always an 8x8 array of pixels, and therefore, its size in bytes is dependent upon its pixel depth. The pixel depth may be 1 bit per pixel if the pattern is monochrome or it may be 8, 16, or 24 bits per pixel if the pattern is in color (the pixel depth of a color pattern must match the pixel depth to which the BitBLT engine has been set). Monochrome patterns require 8 bytes, therefore, the pattern data must start on a quadword boundary. Color patterns of 8, 16, and 24 bits per pixel color depth must start on 64-byte, 128-byte, and 256-byte boundaries, respectively.

Note: In the case of 24 bits per pixel, each scan line's worth (each row of 8 pixels) of pattern data takes up 32 consecutive bytes, not 24. The pattern data is formatted so that there is a contiguous block of 8 sets of 3 bytes, each set corresponding to one of the 8 pixels, followed by a contiguous block of the 8 extra bytes. When the BitBLT reads 24 bit-per-pixel pattern data, it will read only the first 24 bytes of each scan line's worth of data, picking up the 8 sets of 3 bytes for 8 pixels, and entirely ignoring the remaining 8 bytes.

2-0 Reserved

These bits always return 0 when read.



BR06 Source Address Register

Read/Write at memory space offset 0x400018h and/or 0xC00018h Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserve			So	ource A	ddress I	3its 22-	16				
			(00	00:000	0:0)			(x	XXX:XXX	x)					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•	•		•	•	15-0	•	•	•		•	•			
						(xxx	xx:xxx	:xxxx:x	xxx)						

Important: This register should never be read while the BitBLT engine is busy.

31-23 Reserved

These bits always return 0 when read.

22-0 Source Address

When the source data is located within the frame buffer, these 23 bits are used to specify the starting address of the source data within the frame buffer as an offset from the beginning of the frame buffer to where the byte(s) for the first pixel of source data to be read are located.

When the source data is provided by the host CPU through the BitBLT data port, and that source data is in color, only bits 2-0 are used, and the upper 20 bits are ignored. These lower 3 bits are used to indicate the position of the first valid byte within the first quadword of the source data.

When the source data is provided by the host CPU through the BitBLT data port, and that source data is monochrome, this register is entirely ignored by the BitBLT engine.



BR07 Destination Address Register

Read/Write at memory space offset 0x40001Ch and/or 0xC0001Ch Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	Reserve	d		Des	tination	Addres	s Bits 2	2-16				
			(00	00:000	0:0)			(x	xx:xxx	x)					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						its 15-0									
						(xxx	xx:xxx	:xxxx:x	xxx)						

Important: This register should never be read while the BitBLT engine is busy.

31-23 Reserved

These bits always return 0 when read.

22-0 Destination Address

These 23 bits specify the starting address of the destination data within the frame buffer as an offset from the beginning of the frame buffer to where the byte(s) for the first pixel to be read from or written to are located.



BR08 Destination Width & Height Register

Read/Write at memory space offset 0x400020h and/or 0xC00020h Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
]	Reserved (000)	i					Des		n Scan I 00:0000	Line Hei :0000)	ght				
15	14	13	12	12 11 10 9 8 7 6 5 4 3 2 1 0											
]	Reserved (000)	i							tion Byt 00:0000	e Width:0000)	1				

Important: This register should never be read while the BitBLT engine is busy.

31-29 Reserved

These bits always return 0 when read.

28-16 Destination Scan Line Height

These 13 bits specify the height of the destination data in terms of the number of scan lines that are covered by the destination data.

15-13 Reserved

These bits always return 0 when read.

12-0 Destination Byte Width

These 13 bits specify the width of the destination data in terms of the number of bytes per scan line's worth of destination data. The number of pixels per scan line into which this value translates depends upon the color depth to which the BitBLT engine has been set.



BR09 Source Expansion Background Color Register

Read/Write at memory space offset 0x400024h and/or 0xC00024h Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Rese	erved				S	ource E	Expansio	n Back	ground	Color B	its 23-1	6
			(0000)	:0000)							(xxxx	:xxxx)			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Source 1	Expansi	on Back	ground	Color I	Bits 15-0	O				
						(xxx	xx:xxx	:xxxx:x	xxx)						

Note: This register, and bit 27 of the Monochrome Source Control Register (BR03) which enables the use of this register are not provided in versions of the 65550 earlier than ES2.0.

31-24 Reserved

These bits always return 0 when read.

23-0 Source Expansion Background Color Bits 23-0

These bits may or may not be used to provide the one, two, or three bytes worth of color data that select the background color to be used in the color expansion of monochrome source data, depending upon the setting of bit 27 of the Monochrome Source Control Register (BR03). When bit 27 of the Monochrome Source Control Register is set so that this register is involved in the color expansion of monochrome source data, then the Pattern/Source Expansion Background Color Register (BR01) is used to perform the identical function for monochrome pattern data, only.

Whether one, two, or three bytes worth of color data is needed depends upon the color depth to which the BitBLT engine has been set through the BitBLT Configuration Register (XR20). For a color depth of 24bpp, 16bpp, and 8bpp, bits 23-0, 15-0 and 7-0, respectively, of this register are used.



BR0A Source Expansion Foreground Color Register

Read/Write at memory space offset 0x400028h and/or 0xC00028h Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved								Source Expansion Foreground Color Bits 23-16						6
(0000:0000)											(xxxx	:xxxx)			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Source Expansion Foreground Color Bits 15-0															
(xxxx:xxxx:xxxx)															

Note: This register, and bit 27 of the Monochrome Source Control Register (BR03) which enables the use of this register are not provided in versions of the 65550 earlier than ES2.0.

31-24 Reserved

These bits always return 0 when read.

23-0 Source Expansion Foreground Color Bits 23-0

These bits may or may not be used to provide the one, two, or three bytes worth of color data that select the foreground color to be used in the color expansion of monochrome source data, depending upon the setting of bit 27 of the Monochrome Source Control Register (BR03). When bit 27 of the Monochrome Source Control Register is set so that this register is involved in the color expansion of monochrome source data, then the Pattern/Source Expansion Foreground Color Register (BR02) is used to perform the identical function for monochrome pattern data, only.

Whether one, two or three bytes worth of color data is needed depends upon the color depth to which the BitBLT engine has been set through the BitBLT Configuration Register (XR20). For a color depth of 24bpp, 16bpp, and 8bpp, bits 23-0, 15-0 and 7-0, respectively, of this register are used.

This page intentionally left blank.



CHAPTER 13

EXTENSION REGISTERS



This page intentionally left blank.



13.0 EXTENSION REGISTERS

13.1 BASIC SYSTEM CONFIGURATION

XR00 Vendor ID Low

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
			Vendor	ID [7:0]			

7-0 Vendor ID[7:0] = 2Ch

XR01 Vendor ID High

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
			Vendor 1	ID [15:8]			

7-0 Vendor ID [15:8] = 10h

XR02 Device ID Low

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0				
Device ID [7:0]											
	Device ID [7.0]										

7-0 Device ID[7:0] = E4h

REVISION 1.5 10/14/97 65550

XR03 Device ID High

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
			Device	ID [7:0]			

7-0 Device ID[15:8] = 00h

XR04 Revision ID

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
			Revision	i ID [7:0]			

7-0 Revision ID = ??h

XR05 Linear Base Address Low

Read / Write at I/O Address 3D7h

7		6	5	4	3	2	1	0
Base A	ddr			Re	served (000-00	00)		

7 Base Address LSBs

XR06[7:0], XR05[7], specify the base address for the Linear Frame Buffer

6-0 Reserved (000-0000)



XR06 Linear Base Address High

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
			Base Add	ress MSBs			

7-0 Base Address MSBs

XR06[7:0], XR05[7] specify the base address for the Linear Frame Buffer

XR08 Configuration

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
		Reserved	(0000-00)			PCI VGA Addr Enbl	Bus Type

7-2 Reserved (0000-00)

1 PCI VGA Address Decode Enable

- 0 Disable address decoding for PCI Bus
- 1 Enable address decoding for PCI Bus

0 Bus Type

- 0 VL-Bus
- 1 PCI Bus

XR09 I/O Control

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Palette			Attr Cntl	CRT Cntl			
Wr Shadow			Ext Enbl	Ext Enbl			

7 Palette Write Shadow (VL only)

- 0 Generate internal Palette write. Respond with LDEV# and LRDY#
- 1 Generate internal Palette write. Do not respond with LDEV# / LRDY#

6-2 Reserved (000-00)

1 Attribute Controller Extensions Enable

- 0 Disable (default)
- 1 Enable Attribute Controller extensions

0 CRT Controller Extensions Enable

- 0 Disable (default)
- 1 Enable CRTC extensions

Index and Data of the Attribute Controller registers are accessible at 3C0h in standard VGA. When the Attribute Controller Extensions are enabled, Index and Data are accessible at addresses 3C0h and 3C1h, respectively.



XR0A Address Mapping

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserv	red (00)		n Swap ntrol	Reserved (0)	Packed Mode Enbl	Linear Mapping	Page Mapping

7-6 Reserved (00)

5-4 Endian Swap Control

- 00 No byte swapping (default)
- 01 Byte $0 \Leftrightarrow Byte 1$, Byte $2 \Leftrightarrow Byte 3$
- 10 Byte $0 \Leftrightarrow Byte 3$, Byte $1 \Leftrightarrow Byte 2$
- 11 Reserved

3 Reserved (0)

2 Packed Mode Enable

- 0 Address and data translation are bused register settings (default)
- Forced extended pack pixel address translation.
 In page mapping mode, register GR06 selects the video memory address.

1 Linear Mapping (VL & PCI)

- 0 Disable (default)
- 1 Enable Linear Mapping

0 Page Mapping

- 0 Disable (default)
- 1 Enable Page Mapping

This mode allows the mapping of the 8MB address space through the [A0000:AFFFF] window, which defines a 64KB page. An internal address is generated using XR0E[6:0] as the address line [22:16] extension to A[15:2]. XR0E[6:0] acts as a page selector.

XR0B Burst Write mode

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
	D	1 (0000)		Font	Burst	D 1 (0)	PCI Burst
	Reserve	d (0000)		Exp Buffer	FIFO Depth	Reserved (0)	Enable

7-4 Reserved (0000)

3 Font Expansion Buffer Depth

- 0 Burst FIFO is always 8 or 4 deep as specified by XR0B[2] (default)
- 1 Limit Burst FIFO during font expansion to 1-deep

2 Burst FIFO Depth

- 0 Burst FIFO is 8-deep (default)
- 1 Burst FIFO is 4-deep

1 Reserved (0)

0 PCI Burst Enable

- 0 Disable (default)
- 1 Enable PCI Burst



XR0E Page Selector Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (0)	Page Select						

7 Reserved (0)

6-0 Page Select

Selects a 64KB window within an 8MB address space when Page Mapping is enabled (XR0A[0]=1).

13.2 BitBLT ENGINE CONTROL REGISTER

XR20 BitBLT Engine Configuration

Read / Write at I/O Address 3D7h with 3D6h set to Index 20h

7	6	5	4	3	2	1	0
Reserv	ed (00)	BitBLT Engine Color Depth		Reserv	ed (00)	BitBLT Reset	BitBLT Status

7-6 Reserved (00)

These bits always have the value of 0 when read.

5-4 BitBLT Engine Color Depth

These two bits configure the BitBLT engine for one of three possible color depths. It is strongly recommended that, when possible, the color depth of the BitBLT engine be set to match the color depth that the graphics system has been set.

Bits 5 4	BitBLT Engine Color Depth	
0 0	8 bits per pixel (1 byte per pixel). This is the default after reset.	
0 1	16 bits per pixel (2 bytes per pixel)	
10	24 bits per pixel (3 bytes per pixel)	
1 1	Reserved	

The choice of color depth configures the BitBLT engine to work with one, two or three bytes per pixel. This directly affects the number of bytes of graphics data that the BitBLT engine will read and write for a given number of pixels. In the case of monochrome source or pattern data, this setting directly affects the color depth into which such monochrome data will be converted during the color expansion process.

If the graphics system has been set to a color depth that is not supported by the BitBLT engine, then it is strongly recommended that the BitBLT engine not be used. See the section on the BitBLT engine for more information.

3-2 Reserved (Writeable) (00)

These bits always return the value of 0 when read.

1 BitBLT Reset

- 0 Writing a value of 0 to this bit permits normal operation of the BitBLT engine. This is the default value after reset.
- 1 Writing a value of 1 to this bit resets the BitBLT engine.

0 BitBLT Engine Status

- 0 Indicates the BitBLT engine is idle. This is the default after reset.
- 1 Indicates the BitBLT engine is busy.



13.3 MEMORY CONFIGURATION

XR40 DRAM Access Control

Read/Write at I/O address 3D7h with 3D6h set to index 40h

7	6	5	4	3	2	1	0
Re	served (Writeal	ole)	Extended Text	Reserved (Writeable)	Address Wrap	Memory Access

7-5 Reserved (Writeable)

These bits should always be set to the value of 0.

4 Extended Text

- 0 Selects standard VGA text support. This is the default after reset.
- Selects extended VGA text support. This causes the manner in which text and fonts are stored in the frame buffer to be rearranged from the VGA standard in order to achieve maximum DRAM page mode hit rates.

3-2 Reserved (Writeable)

These bits should always be set to the value of 0.

1 Address Wrap

- Only bits 0 through 17 of the memory address decode are used, causing the memory address to wrap at 256K for all memory accesses either through the VGA porthole or linearly.
- 1 All memory address bits are used, allowing access to all of the memory up to 4 MB.

0 Memory Access Width

- Selects the use of 16-bit accesses to memory to accommodate the standard VGA modes and extended resolution modes with 4-bit color. This is the default after reset.
- 1 Selects the use of 64-bit accesses to memory to accommodate high resolution modes.

XR41 DRAM Type Register

Read/Write at I/O address 3D7h with 3D6h set to index 41h

7	6	2	1	0			
		Reserved ((Writeable)			DRAM	1 Туре

7-2 Reserved (Writeable)

These bits always have be set to the value of 0.

1-0 **DRAM Type**

- 00 Conventional Fast-Page-Mode (FPM) DRAM
- 01 Extended Data-Out (EDO) DRAM
- 10 Reserved
- 11 Reserved

Note: During reset, bit 0 of this register is set to a value that is the opposite of bit 2 of Configuration Pins 1 Register (XR71). This is part of a mechanism that allows the selection of Fast-Page-Mode DRAM as a default by using an external resistor to tie memory address interface pin MAD2 to ground. If no such resistor is installed, then bit 0 of this register defaults to the value of 0. See the description for XR71 for more details.



XR42 DRAM Configuration Register

Read/Write at I/O address 3D7h with 3D6h set to index 42h

7	6	5	4	3	2	1	0
Re	served (Writeat	ole)	Byte Contrl	Reserved (Writeable)	Column Ad	dress Width

7-5 Reserved (Writeable)

These bits should always be set to the value of 0.

4 Byte Control

- 0 Selects the use of a #CAS signal per byte. This is the default after reset.
- 1 Selects the use of a #WE signal per byte.

Note: The functions of one or more #CAS and/or #WE output signals from the 65550 are changed by the setting of this bit. See the chapter describing the pinout for further details.

3-2 Reserved (Writeable)

These bits should always be set to the value of 0.

1-0 Column Address Width

- 00 8-bit wide column address. AA0-AA7 are used during CAS cycle.
- 01 9-bit wide column address. AA0-AA8 are used during CAS cycle. This is the default after reset.
- 10 Reserved
- 11 Reserved

XR43 DRAM Interface Register

Read/Write at I/O address 3D7h with 3D6h set to index 43h

		U
Memo	Memory Size	Reserved (Writeable)
		Memory Size

7-4 Reserved (Writeable)

These bits should always be set to the value of 0.

3 Split RAS Enable

- 0 This causes both RAS0# and RAS1# to function identically. This is the default after reset.
- This causes either RAS0# or RAS1# to be used in a given access to frame buffer memory depending upon the state of the 18th bit of the frame buffer address.

This feature was added to increase the number of possible memory configurations that could be supported by the 65550, including the use of a single bank of 512K-deep DRAM's.

Note: This bit applies only to the 65550B. This bit is not used in earlier revisions of the 65550.

2-1 Memory Size

- 00 1MB This is the default after reset.
- 01 2MB
- 10 Reserved
- 11 Reserved

Note: These bits apply only to the 65550A1, 65550A1-5, and other earlier revisions. These bits are not used in later versions of the 65550.

0 Reserved (Writeable)

This bit should always be set to the value of 0.



XR44 DRAM Timing Register

Read/Write at I/O address 3D7h with 3D6h set to index 44h

7	6	5	4	3	2	1	0
Shortened RAS Cycle			Re	served (Writeat	ole)		

7 Shortened RAS Cycle

- 0 Sets tRCD = 2.5 MCLKs. This is the default after reset.
- 1 Sets tRCD 1.5 MCLKs.

Note: This bit applies only to the 65550B. This bit is not used in earlier versions of the 65550.

6-0 Reserved (Writeable)

These bits should always be written with the value of 0.

REVISION 1.5 10/14/97 65550

13.4 PIN CONTROL REGISTERS

XR60 Video Pin Control

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (0)	PCLK	Blank Pin Polarity	Blank Pin Source	Pixel Data Port [15:8]	Pixel Data Port [7:0]	Video Conn	ector Mode

- 7 Reserved (0)
- 6 PCLK Pin Source
 - 0 DCLK (default)
 - 1 DCLK/2
- 5 Blank Pin Polarity
 - 0 Negative (default)
 - 1 Positive
- 4 Blank Pin Source
 - 0 Select Y Enable
 - 1 Select Display Enable
- 3 Pixel Data Port (PD[15:8]) Enable
 - 0 Pixel Data is input (default)
 - 1 Pixel Data is output
- 2 Pixel Data Port (PD[7:0]) Enable
 - 0 Pixel Data is input (default)
 - 1 Pixel Data is output
- 1-0 Video Connector Mode
 - 00 Video Connector Disable (default)
 - 01 Standard VGA Feature Connector
 - 10 VESA Advanced Feature Connector
 - 11 ZV Style Feature Connector



XR61 DDC Sync Select

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
D 1(0)	VSYNC	HSYNC	Powerdown	VSYNC	VSYNC	HSYNC	HSYNC
Reserved (0)	Powerdown	Powerdown	State	Control	Data	Control	Data

7 Reserved (0)

6 VSYNC Powerdown control

- 0 XR61 bit 2 is output on the VSYNC pin (default)
- 1 Internal power sequencing clock is output on the VSYNC pin.

5 HSYNC Powerdown control

- 0 XR61 bit 0 is output on the HSYNC pin (default)
- 1 Internal power sequencing clock is output on the HSYNC pin.

4 HSYNC/VSYNC Powerdown State

- 0 Tri-state in standby and panel off mode (default)
- 1 Driven during standby and panel off mode. Must be programmed to DPMS standby or suspend before going to standby or panel off mode.

3 VSYNC Control

- 0 Normal VSYNC (default)
- 1 Output, controlled by bit 2 below

2 VSYNC Data

1 HSYNC Control

- 0 Normal HSYNC (default)
- 1 Output, controlled by bit 0 below

0 HSYNC Data

XR62 GPIO Control

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
	Dire	ection for GPIO	7-3		Direction GPIO2	Reserv	ved (0)

7-3 Direction Control for GPIO 7 -3

- 0 Pin is an input (default)
- 1 Pin is an output

GPIO 7-3 must not be enabled as outputs in VL-Bus applications because the same pins need to operate as VL address signals.

2 Direction Control for GPIO2

- 0 Pin is an input (default)
- 1 Pin is an output

See also FR0B[4]

1-0 Reserved (0)

XR63 GPIO Data

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO 1	GPIO 0

7-0 GPIO 7-0 Data ("0" for logic low signal level)

See FR0C for GPIO[1:0] direction control



XR67 Pin Tri-State Control

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
D 1/00000					LDEV	3-State	3-State
	R	Reserved (00000	Sus State	Video	Memory		

7-3 Reserved (00000)

2 LDEV Suspend State Control

- 0 Tri-state during suspend
- 1 Drive during suspend (state unknown at this time)

1 3-State Video Port Pins

- 0 Normal (default)
- 1 Tri-state

0 3-State Memory Interface Pins

- 0 Normal (default)
- 1 Tri-state

XR70 Configuration Pin 0

Read Only at I/O Address 3D7h with 3D6h set to Index 70h

7	6	5	4	3	2	1	0
AA7 (x)	AA6 (x)	AA5 (x)	AA4 (x)	AA3 (x)	AA2 (x)	AA1 (x)	AA0 (x)

The bits of this register indicate the state of each of these pins at the time the graphics controller is reset.

During a reset, the graphics controller does not drive these pins, thereby allowing them to either be pulled high by relatively weak internal resistors, or to be pulled low by external resistors (4.7K recommended). Instead, during reset, the graphics controller latches the state of these pins, and the latched values are used by the graphics controller to provide a limited degree of hardware-based configuration of some features. Some of these latched values directly affect the hardware, while others are simply reflected in this register so as to be read by configuration software, usually the BIOS.

7 Memory Interface Address Pin AA7

- 0 Enables clock test mode.
- 1 Disables clock test mode.

Note: Clock test mode allows the internal clock synthesizers to be tested, by placing the output of the MCLK synthesizer on the A25 pin (usable only in the VL-Bus mode) and the output of the VCLK synthesizer on the PCLK pin (the clock pin used for the video data port).

6 Memory Interface Address Pin AA6

- O Pins 53 and 54 become host bus address inputs A26 and A27, respectively. This feature is normally used when the 65550 is used with VL-Bus in systems where the use of the memory address space by other devices is such that the 65550 needs to be able to decode these two higher order address bits.
- Pins 53 and 54 are available to be used as either the ACTI and ENABKL outputs, respectively, or as GPIO0 and GPIO1, respectively, depending on the settings of bits 7, 6, 4, and 3 of the Pin Control 2 Register (FROC).

5 Memory Interface Address Pin AA5

Reserved.

No interpretation has yet been assigned to the state of this bit, and the hardware does not interpret the state of the corresponding pin during reset.

4 Memory Interface Address Pin AA4

The XTALI and A23 (PCI) or A25 (VL Bus) pins are used as inputs to receive MCLK an DCLK, respectively, from an external source.

Note: This will not work if AA7 is low.

1 MCLK and DCLK are provided by the internal clock generators.

3 Memory Interface Address Pin AA3

Reserved.

No individual interpretation has yet been assigned to the state of this bit, and the hardware does not interpret the state of the corresponding pin during reset.



XR70 Configuration Pin 0 (continued)

2 Memory Interface Address Pin AA2

Reserved.

No interpretation has yet been assigned to the state of this bit, and the hardware does not interpret the state of the corresponding pin during reset.

1 Memory Interface Address Pin AA1

- 0 VGA I/O Address decoding is disabled on the PCI Bus, so access to the registers via I/O read and write operations is disabled. This feature is normally used in systems with PCI where another device is to be given VGA functionality.
- 1 VGA I/O Address decoding is enabled on the PCI Bus, so access to the registers via I/O read and write operations is enabled.

Note: The reset state of this pin is also readable via bit 1 of the Host Bus Configuration Register (XR08).

0 Memory Interface Address Pin AA0

- 0 The 65550 is configured for use with PCI.
- 1 The 65550 is configured for use with VL-Bus.

For XR71 Configuration Pin 1

Read Only at I/O Address 3D7h with 3D6h set to Index 71h

7	6	5	4	3	2	1	0
MAD7 (x)	MAD6 (x)	MAD5 (x)	MAD4 (x)	MAD3 (x)	MAD2 (x)	AA9 (x)	AA8 (x)

The bits of this register indicate the state of each of these pins at the time the graphics controller is reset. During a reset, the graphics controller does not drive these pins, thereby allowing them to either be pulled high by relatively weak internal resistors, or to be pulled low by external resistors (4.7K recommended). Instead, during reset, the graphics controller latches the state of these pins, and the latched values are used by the graphics controller to provide a limited degree of hardware-based configuration of some features. Some of these latched values directly affect the hardware, while others are simply reflected in this register so as to be read by configuration software, usually the BIOS.

7 Memory Interface Data Pin MAD7

Reserved.

No interpretation has yet been assigned to the state of this bit, and the hardware does not interpret the state of the corresponding pin during reset.

6 Memory Interface Data Pin MAD6

Reserved for BIOS use as bit 3 of a 4-bit code specifying the panel type.

5 Memory Interface Data Pin MAD5

Reserved for BIOS use as bit 2 of a 4-bit code specifying the panel type.

4 Memory Interface Data Pin MAD4

Reserved for BIOS use as bit 1 of a 4-bit code specifying the panel type.

3 Memory Interface Data Pin MAD3

Reserved for BIOS use as bit 0 of a 4-bit code specifying the panel type.

2 Memory Interface Data Pin MAD2

- 0: Fast-Page Mode (FPM) DRAM is being used.
- 1: Extended Data-Out (EDO) DRAM is being used.

Note: Bit 0 of the Memory Type Register (XR41) is also set during reset to a value that selects either FPM or EDO DRAM memory types depending on whether or not MAD2 is high or low at that time. However, it should be noted that the actual value to which that bit defaults is always the opposite of the value to which this bit defaults during reset. Furthermore, unlike this bit of this register, bit 0 of XR41 is writeable, and so its value may be changed by software after reset.

1 Memory Interface Address Pin AA9

Reserved

No interpretation has yet been assigned to the state of this bit, and the hardware does not interpret the state of the corresponding pin during reset.

0 Memory Interface Address Pin AA8

- 0: Both IVCC and CVCC are at 3.3V.
- 1: Both IVCC and CVCC are at 5.0V.

Note: This bit and the state of the corresponding pin during reset have no direct effect on the hardware. This bit exists as a way to add an indication of the voltage levels of IVCC and CVCC to the information used by BIOS to configure the graphics controller.



13.5 PIXEL PIEPLINE CONTROL

XR80 Pixel Pipeline Configuration 0

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
8-Bit DAC	D:1 C4	Pixel	Hdwre Cursor	Extended	FP	CRT	Palette
Enable	Pixel Stream	Averaging	1 Display En	Status	Overscan	Overscan	Addressing

7 8-Bit DAC Enable

- 0 6-bit DAC (default)
- 1 8-bit DAC

6 Pixel Stream Select

- 0 DAC input is P0 pixel stream (default)
- 1 DAC input is P1 stream

5 Enable Pixel Averaging (FP only)

- 0 Disable Averaging (default)
- 1 Enable Averaging. Causes a replicated pixel to be averaged with the next following pixel during horizontal expansion (see FR41).

4 Hardware Cursor 1 Display Enable

- 0 Disables the display of hardware cursor 1. This is the default after reset.
- 1 Enables the display of hardware cursor 1.

3 Enable Extended Status Read Mode

- 0 Disable (default)
- With this bit enabled, the status of the internal state machines and values of the red and green data in the input holding register through the normal DAC register ports is available. The register ports are redefined as follows when this bit is set:

DACMASK Returns red input data holding value

DACWX Returns green input data holding value

DACSTATE Returns the status of the internal state machines in bits [7:2]

2 FP Overscan Color.

- 0 Disable (default)
- 1 Enable Protected Flat Panel Overscan Color (Overscan[1])

1 CRT Overscan Color

- 0 Disable (default)
- Enable Protected CRT Overscan Color (Overscan[0])

0 Palette Addressing

- 0 Disable (default)
- 1 Enable Extended Palette Addressing (Enables access to all 8 locations)

XR81 Pixel Pipeline Configuration 1

Read / Write at I/O Address 3D7h

7	6 5		4	3	2	1	0
	Reserved (000))	CRT Control		Display C	olor Mode	

7-5 Reserved (000)

4 CRT Control Signal Delay

- 0 CRT Display Enable and CRT Blank are delayed for standard VGA compatibility (Default)
- 1 CRT Display Enable and CRT Blank are not delayed.

This bit affects CRT Display enable and CRT Blank signal delay with respect to CRT HSYNC and CRT VSYNC when the standard VGA pixel pipeline is used by CRT display engine (FR01[0] = 1). When FP display engine is enabled (FR01[1] = 1) then this bit will be ignored and Display enable and Blank will not be delayed. This bit should be reset for standard VGA modes and should be set for all extended VGA modes.

3-0 Display Color Mode

- 0000 CRT standard VGA text and graphics mode and 1-bit/2-bit/4-bit packed graphics mode (Default)
- 0001 Reserved
- 0010 CRT 8-bit packed extended graphics mode
- 0011 Reserved
- 0100 CRT 16-bit packed (5-5-5) extended graphics mode (Targa compatible)
- 0101 CRT 16-bit packed (5-6-5) extended graphics mode (XGA compatible)
- 0110 CRT 24-bit extended graphics mode compressed
- O111 CRT 24-bit extended graphics mode uncompressed. In this mode, pixels are stored only on the lower three bytes (plane 0,1,2) of each double word and the most significant byte of each double word (plane 3) is not used.



XR82 Pixel Pipeline Configuration 2

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
	Reserve	ed (0000)		Graphics Gamma	Video Gamma	Composite Sync	RAMDAC

7-4 Reserved (0000)

3 Graphics Gamma Enable

- 0 16 and 24 bpp graphics data bypasses palette (Default)
- 1 16 and 24 bpp graphics data goes through palette

2 Video Gamma Enable

- 0 Video data bypasses palette (Default)
- 1 Video data goes through palette.

1 Composite Sync on Green

- 0 No Composite sync on green (Default)
- 1 Composite sync on green

0 Blank Pedestal Enable (RAMDAC)

- 0 Disable (Default)
- 1 Enable

13.6 HARDWARE CURSOR 1 & 2

XRA0 Cursor 1 Control Register

Read/Write at I/O address 3D7h with 3D6h set to index A0h

7	6	5	4	3	2	1	0	
Cursor 1	Cursor 1 Ver.	Cursor 1 Hor.	Coord. Orig.	Vertical Ext.	Cursor 1 Mode Select			
Blink Enbl	Stretch	Stretch	Select	Enable	Cursor 1 Mode Select			

7 Cursor 1 Blink Enable

- 0 Disables blinking. This is the default after reset.
- 1 Enables blinking. Blinking rate set in register FR19.

6 Cursor 1 Vertical Stretching Enable

- 0 Disables vertical stretching for cursor 1. This is the default after reset.
- 1 Enables vertical stretching for cursor 1.

Note: Just as is the case with the vertical stretching for the main display image, vertical stretching for cursor 1 applies only to flat panel displays.

5 Cursor 1 Horizontal Stretching Enable

- 0 Disables horizontal stretching for cursor 1. This is the default after reset.
- 1 Enables horizontal stretching for cursor 1.

Note: Just as is the case with the horizontal stretching for the main display image, horizontal stretching for cursor 1 applies only to flat panel displays.

4 Cursor 1 Coordinate System Origin Select

- O Selects the outermost upper left-hand corner of the screen border as the origin for the coordinate system used to position cursor 1. This is the default after reset.
- Selects the upper left-hand corner of the active display area as the origin for the coordinate system used to position cursor 1.



XRA0 Cursor 1 Control Register (continued)

3 Cursor 1 Vertical Extension Enable

- 0 Disables the vertical extension feature for cursor 1. This is the default after reset.
- 1 Enables the vertical extension feature for cursor 1, thereby permitting the height of cursor 1 to be specified independently of its mode selection through the use of the Cursor 1 Vertical Extension Register (XRA1).


2-0 Cursor 1 Mode Select

These three bits select the mode for cursor 1. See the chapter on hardware cursor and popup for more details concerning the cursor modes.

Bit 2	Bit 1	Bit 0	Cursor Mode Selected
0	0	0	Cursor 1 is disabled. This is the default after reset.
0	0	1	32x32 2bpp AND/XOR 2-plane mode
0	1	0	128x128 1bpp 2-color mode
0	1	1	128x128 1bpp 1-color and transparency mode
1	0	0	64x64 2bpp 3-color and transparency mode
1	0	1	64x64 2bpp AND/XOR 2-plane mode
1	1	0	64x64 2bpp 4-color mode
1	1	1	Reserved

XRA1 Cursor 1 Vertical Extension Register

Read/Write at I/O address 3D7h with 3D6h set to index A1h



7-0 Cursor 1 Vertical Extension

When the vertical extension feature for cursor 1 is enabled by setting bit 3 of the Cursor 1 Control Register (XRA0) to 1, these 8 bits of this register are used to specify the height of cursor 1 in scan lines. The number of scan lines must be a multiple of four.

This register should be programmed with a value derived from the following equation:

value = $((number of scan lines) \div 4) - 1$

XRA2 Cursor 1 Base Address Low Register

Read/Write at I/O address 3D7h with 3D6h set to index A2h

7	6	5	4	3	0		
C	Cursor 1 Base Ac	ddress Bits 15-1	12		Cursor 1 Pa	ttern Select	

7-4 Cursor 1 Base Address Bits 15-12

These four bits provide part of a 22-bit value that specifies the offset from the beginning of the frame buffer memory space where the 4KB cursor data space for cursor 1 is to be located. The six most-significant bits of this 22-bit value are supplied by the Cursor 1 Base Address High Register (XRA3).

3-0 Cursor 1 Pattern Select

These four bits allow 1 of up to as many as 16 possible patterns contained in the cursor data space for cursor 1 to be selected to be displayed.

The actual number of patterns depends on the size of each pattern, since the cursor data space is limited to a total of 4KB in size. The size of each pattern depends, at least in part, on the choice of cursor mode. See the section on hardware cursor and popup for more details concerning the cursor modes.

REVISION 1.5 10/14/97 65550



XRA3 Cursor 1 Base Address High Register

Read/Write at I/O address 3D7h with 3D6h set to index A3h

7	6	5	4	3	2	1	0
Rese	rved		C	Cursor 1 Base A	ddress Bits 21-1	.6	

7-6 Reserved


These bits always have the value of 0 when read.

3-0 Cursor 1 Base Address Bits 21-16

These six bits provide the six most significant bits of a 22-bit value that specifies the offset from the beginning of the frame buffer memory space where the 4KB cursor data space for cursor 1 is to be located. The four next most-significant bits of this 22-bit value are supplied by the Cursor 1 Base Address Low Register (XRA2).

XRA4 Cursor 1 X-Position Low Register

Read/Write at I/O address 3D7h with 3D6h set to index A4h



7-0 Cursor 1 X-Position Magnitude Bits 7-0

This register provides the eight least significant magnitude bits of a signed 12-bit value that specifies the horizontal position of cursor 1. The three most significant magnitude bits and the sign bit of this value are provided by bits 2-0 and bit 7, respectively, of the Cursor 1 X-Position High Register (XRA5).

REVISION 1.5 10/14/97 65550

XRA5 Cursor 1 X-Position High Register

Read/Write at I/O address 3D7h with 3D6h set to index A5h

7	6	5	4	3	2	1	0
X-Pos Sign Bit		Rese	erved		Cursor 1 X	-Pos. Magnitud	le Bits 10-8

7 Cursor 1 X-Position Sign Bit

This bit provides the sign bit of a signed 12-bit value that specifies the horizontal position of cursor 1. The magnitude bits are provided by the Cursor 1 X-Position Low Register (XRA4) and bits 2-0 of this register.


6-3 Reserved

2-0 Cursor 1 X-Position Magnitude Bits 10-8

These three bits provide the three most significant magnitude bits of a signed 12-bit value that specifies the horizontal position of cursor 1. The eight least significant magnitude bits of this value are provided by bits 7-0 of the Cursor 1 X-Position Low Register (XRA4). The sign bit is provided by bit 7 of this register.

XRA6 Cursor 1 Y-Position Low Register

Read/Write at I/O address 3D7h with 3D6h set to index A6h



7-0 Cursor 1 Y-Position Magnitude Bits 7-0

This register provides the eight least significant magnitude bits of a signed 12-bit value that specifies the vertical position of cursor 1. The three most significant magnitude bits and the sign bit of this value are provided by bits 2-0 and bit 7, respectively, of the Cursor 1 Y-Position High Register (XRA7).



XRA7 Cursor 1 Y-Position High Register

Read/Write at I/O address 3D7h with 3D6h set to index A7h

7	6	5	4	3	2	1	0
Y-Pos Sign Bit		Rese	erved		Cursor 1 Y	-Pos. Magnitud	le Bits 10-8

7 Cursor 1 Y-Position Sign Bit

This bit provides the sign bit of a signed 12-bit value that specifies the horizontal position of cursor 1. The magnitude bits are provided by the Cursor 1 Y-Position Low Register (XRA6) and bits 2-0 of this register.

6-3 Reserved

2-0 Cursor 1 Y-Position Magnitude Bits 10-8

These three bits provide the three most significant magnitude bits of a signed 12-bit value that specifies the horizontal position of cursor 1. The eight least significant magnitude bits of this value are provided by bits 7-0 of the Cursor 1 Y-Position Low Register (XRA6). The sign bit is provided by bit 7 of this register.

REVISION 1.5 10/14/97 65550

XRA8 Cursor 2 Control Register

Read/Write at I/O address 3D7h with 3D6h set to index A8h

7	6	5	4	3	2	1	0
Cursor 2 Blink Enbl	Cursor 2 Vert Stretch	Cursor 2 Hor Stretch	Coord. Orig. Select	Vertical Ext Enable	Cui	rsor 2 Mode Sel	lect

7 Cursor 2 Blink Enable

- 0 Disables blinking. This is the default after reset.
- 1 Enables blinking. Blinking rate set in register FR19.

6 Cursor 2 Vertical Stretching Enable

- 0 Disables vertical stretching for cursor 2. This is the default after reset.
- 1 Enables vertical stretching for cursor 2.

Note: Just as is the case with the vertical stretching for the main display image, vertical stretching for cursor 2 applies only to flat panel displays.

5 Cursor 2 Horizontal Stretching Enable

- 0 Disables horizontal stretching for cursor 2. This is the default after reset.
- 1 Enables horizontal stretching for cursor 2.

Note: Just as is the case with the horizontal stretching for the main display image, horizontal stretching for cursor 2 applies only to flat panel displays.

4 Cursor 2 Coordinate System Origin Select

- O Selects the outermost upper left-hand corner of the screen border as the origin for the coordinate system used to position cursor 2. This is the default after reset.
- Selects the upper left-hand corner of the active display area as the origin for the coordinate system used to position cursor 2.

3 Cursor 2 Vertical Extension Enable

- 0 Disables the vertical extension feature for cursor 2. This is the default after reset.
- 1 Enables the vertical extension feature for cursor 2, thereby permitting the height of cursor 2 may be specified independently of its mode selection through the use of the Cursor 2 Vertical Extension Register (XRA9).



XRA8 Cursor 2 Control Register (continued)


2-0 Cursor 2 Mode Select

These three bits select the mode for cursor 2. See the chapter on hardware cursor and popup for more details concerning the cursor modes.

Bit 2	Bit 1	Bit 0	Cursor Mode Selected				
0	0	0	Cursor 2 is disabled. This is the default after reset.				
0	0	1	32x32 2bpp AND/XOR 2-plane mode				
0	1	0	128x128 1bpp 2-color mode				
0	1	1	128x128 1bpp 1-color and transparency mode				
1	0	0	64x64 2bpp 3-color and transparency mode				
1	0	1	64x64 2bpp AND/XOR 2-plane mode				
1	1	0	64x64 2bpp 4-color mode				
1	1	1	Reserved				

XRA9 Cursor 2 Vertical Extension Register

Read/Write at I/O address 3D7h with 3D6h set to index A9h



7-0 Cursor 2 Vertical Extension

When the vertical extension feature for cursor 2 is enabled by setting bit 3 of the Cursor 2 Control Register (XRA0) to 1, these 8 bits of this register are used to specify the height of cursor 2 in scan lines. The number of scan lines must be a multiple of four.

This register should be programmed with a value derived from the following equation:

value = $((number of scan lines) \div 4) - 1$

XRAA Cursor 2 Base Address Low Register

Read/Write at I/O address 3D7h with 3D6h set to index AAh

7	6	5	4	3	2	1	0
C	Cursor 2 Base Ac	ddress Bits 15-1	12		Cursor 2 Pa	ttern Select	

7-4 Cursor 2 Base Address Bits 15-12

These four bits provide part of a 22-bit value that specifies the offset from the beginning of the frame buffer memory space where the 4KB cursor data space for cursor 2 is to be located. The six most-significant bits of this 22-bit value are supplied by the Cursor 2 Base Address High Register (XRAB).

3-0 Cursor 2 Pattern Select

These four bits allow 1 of up to as many as 16 possible patterns contained in the cursor data space for cursor 2 to be selected to be displayed.

The actual number of patterns depends on the size of each pattern, since the cursor data space is limited to a total of 4KB in size. The size of each pattern depends, at least in part, on the choice of cursor mode. See the section on hardware cursor and popup for more details concerning the cursor modes.

REVISION 1.5 10/14/97 65550



XRAB Cursor 2 Base Address High Register

Read/Write at I/O address 3D7h with 3D6h set to index ABh

7	6	5	4	3	2	1	0
Rese	rved		C	Cursor 2 Base Ac	ddress Bits 21-1	.6	

7-6 Reserved


These bits always have the value of 0 when read.

3-0 Cursor 2 Base Address Bits 21-16

These six bits provide the six most significant bits of a 22-bit value that specifies the offset from the beginning of the frame buffer memory space where the 4KB cursor data space for cursor 2 is to be located. The four next most-significant bits of this 22-bit value are supplied by the Cursor 2 Base Address Low Register (XRAA).

XRAC Cursor 2 X-Position Low Register

Read/Write at I/O address 3D7h with 3D6h set to index ACh



7-0 Cursor 2 X-Position Magnitude Bits 7-0

This register provides the eight least significant magnitude bits of a signed 12-bit value that specifies the horizontal position of cursor 2. The three most significant magnitude bits and the sign bit of this value are provided by bits 2-0 and bit 7, respectively, of the Cursor 2 X-Position High Register (XRAD).

REVISION 1.5 10/14/97 65550

XRAD Cursor 2 X-Position High Register

Read/Write at I/O address 3D7h with 3D6h set to index ADh

7	6	5	4	3	2	1	0
X-Pos Sign Bit		Rese	erved		Cursor 2 X	Z-Pos Magnitud	e Bits 10-8

7 Cursor 2 X-Position Sign Bit

This bit provides the sign bit of a signed 12-bit value that specifies the horizontal position of cursor 2. The magnitude bits are provided by the Cursor 2 X-Position Low Register (XRA4) and bits 2-0 of this register.


6-3 Reserved

2-0 Cursor 2 X-Position Magnitude Bits 10-8

These three bits provide the three most significant magnitude bits of a signed 12-bit value that specifies the horizontal position of cursor 2. The eight least significant magnitude bits of this value are provided by bits 7-0 of the Cursor 2 X-Position Low Register (XRA4). The sign bit is provided by bit 7 of this register.

XRAE Cursor 2 Y-Position Low Register

Read/Write at I/O address 3D7h with 3D6h set to index AEh



7-0 Cursor 2 Y-Position Magnitude Bits 7-0

This register provides the eight least significant magnitude bits of a signed 12-bit value that specifies the vertical position of cursor 2. The three most significant magnitude bits and the sign bit of this value are provided by bits 2-0 and bit 7, respectively, of the Cursor 2 Y-Position High Register (XRAF).



XRAF Cursor 2 Y-Position High Register

Read/Write at I/O address 3D7h with 3D6h set to index AFh

7	6	5	4	3	2	1	0
Y-Pos Sign Bit		Rese	erved		Cursor 2 Y	-Pos. Magnitud	le Bits 10-8

7 Cursor 2 Y-Position Sign Bit

This bit provides the sign bit of a signed 12-bit value that specifies the horizontal position of cursor 2. The magnitude bits are provided by the Cursor 2 Y-Position Low Register (XRA6) and bits 2-0 of this register.

6-3 Reserved

2-0 Cursor 2 Y-Position Magnitude Bits 10-8

These three bits provide the three most significant magnitude bits of a signed 12-bit value that specifies the horizontal position of cursor 2. The eight least significant magnitude bits of this value are provided by bits 7-0 of the Cursor 2 Y-Position Low Register (XRAE). Bit 7 provides the cursor position sign.

REVISION 1.5 10/14/97 65550

13.7 CLOCK CONTROL

XRC0 Video Clock 0 VCO M-Divisor

Read / Write at I/O Address 3D7h

The HiQV32TM has four sets of programmable clocks: VCLK0, VCLK1, VCLK2 and MVLK. Each clock has its own XR register for M,N and P(Divisor) values and can be programmed independently. VCLK0 to VLCK2 have extra registers for M and N MSBs. VCLK0 and VCLK1 normally are programmed to 25.125MHz and 28.322MHz respectively (VGA compatible clocks), VCLK2 is used for non VGA modes.

The four clock data registers (XRC0-XRC3) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers.

The data written to these registers are calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description. From the calculation, the M, N, and P values are obtained.

The clock programming sequences is as follows.

Data is written to registers M, and N, followed by a write to P (Divisor). The completion of the write to Divisor (P) causes data from all four registers to be transferred to the VCO register file simultaneously. The new clock frequency will start. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

7	6	5	4	3	2	1	0
			VCO M	-Divisor			

7-0 VCO M-Divisor

M-Divisor value calculated for the desired output frequency.




XRC1 Video Clock 0 VCO N-Divisor

Read / Write at I/O Address 3D7h

The three clock data registers (XRC0-XRC3) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers.

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XRC0, XRC1, and XRC2 followed by a write to XRC3. The completion of the write to XRC2 causes data from all four registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.



7-0 VCO N-Divisor

N-Divisor value calculated for the desired output frequency.

XRC2 Video Clock 0 VCO M/N-Divisor MSBs

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Rese	rved	VCO N-D	ivisor [9:8]	Rese	erved	VCO M-D	ivisor [9:8]

- 7-6 Reserved
- 5-4 VCO N-Divisor[9:8]
- 3-2 Reserved
- 1-0 VCO M-Divisor[9:8]

XRC3 Video Clock 0 Divisor Select

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reservd (0)	Po	ost Divisor Sele	ect	Reserved (0)	VCO Loop Divide	Reference Clock	Reference Divisor

7 Reserved (0)

6-4 Post Divisor Select

000 Divide by 1

001 Divide by 2

010 Divide by 4

011 Divide by 8

100 Divide by 16

101 Divide by 32

11x Reserved

3 Reserved (0)

2 VCO Loop Divide

0 Divided by 4

1 Divided by 16

1 Reference Clock Divide

0 Reference Clock is not divided

1 Reference Clock is divided by 5 (NTSC)

0 Reference Divisor Select

0 Divide by 4

1 Divide by 1

Note: Video clock 0 becomes effective after programming this register.



XRC4 Video Clock 1 VCO M-Divisor

Read / Write at I/O Address 3D7h

The four clock data registers (XRC4-XRC7) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers. The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XRC4, XRC5, and XRC6 followed by a write to XRC7. The completion of the write to XRC7 causes data from all four registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO to be output during intermediate stages of a clock programming sequence.

7	6	5	4	3	2	1	0
			VCO M-D	vivisor [7:0]			

7-0 VCO M - Divisor [7:0]

XRC5 Video Clock 1 VCO N-Divisor

Read / Write at I/O Address 3D7h

The four clock data registers (XRC4-XRC7) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers.

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XRC4, XRC5, and XRC6 followed by a write to XRC7. The completion of the write to XRC7 causes data from all four registers to be transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

7	6	5	4	3	2	1	0
			VCO N-D	ivisor [7:0]			

7-0 VCO N-Divisor[7:0]

XRC6 Video Clock 1 VCO M/N-Divisor MSBs

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserv	ed (00)	VCO N-D	ivisor [9:8]	Reserv	ed (00)	VCO M-D	ivisor [9:8]

- 7-6 Reserved (00)
- 5-4 VCO N-Divisor [9:8]
- 3-2 Reserved (00)
- 1-0 VCO M-Divisor [9:8]



XRC7 Video Clock 1 Divisor Select

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
D 1(0)	D	'D' ' C 1		D 1(0)	VCO Loop	Reference	Reference
Reservd (0)	Po	ost Divisor Sele	ect	Reservd (0)	Divide	Clock	Divisor

7 Reserved (0)

6-4 Post Divisor Select

000 Divide by 1

001 Divide by 2

010 Divide by 4

011 Divide by 8

100 Divide by 16

101 Divide by 32

110 Reserved

111 Reserved

3 Reserved (0)

2 VCO Loop Divide

- 0 Divided by 4*M in VCO divider
- 1 Divided by 16*M in VCO divider

1 Reference Clock Divide

- 0 Reference Clock is not divided
- 1 Reference Clock is divided by 5 (NTSC)

0 Reference Divisor Select

- 0 Divide by 4
- 1 Divide by 1

Note: Video clock 1 becomes effective after programming this register.

XRC8 Video Clock 2 VCO M-Divisor

Read / Write at I/O Address 3D7h



7-0 VCO M-Divisor [7:0]


The four clock data registers (XRC8-XRCB) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers.

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XRC8, XRC9, and XRCA followed by a write to XRCB. The completion of the write to XRCB causes data from all four registers to be transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

XRC9 Video Clock 2 VCO N-Divisor

Read / Write at I/O Address 3D7h



7-0 VCO N-Divisor [7:0]

The four clock data registers (XRC8-XRCB) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers.

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XRC8, XRC9, and XRCA followed by a write to XRCB. The completion of the write to XRC2 causes data from all four registers to be transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.



XRCA Video Clock 2 VCO M/N-Divisor MSBs

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserv	red (00)	VCO N-D	ivisor [9:8]	Reserv	ed (00)	VCO M-D	ivisor [9:8]

- 7-6 Reserved (00)
- 5-4 VCO N-Divisor[9:8]
- 3-2 Reserved (00)
- 1-0 VCO M-Divisor[9:8]

XRCB Video Clock 2 Divisor Select

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (0)	Po	ost Divisor Sele	ect	Reservd (0)	VCO Loop Divide	Reference Clock	Reference Divisor

7 Reserved (0)

6-4 Post Divisor Select

000 Divide by 1

001 Divide by 2

010 Divide by 4

011 Divide by 8

100 Divide by 16

101 Divide by 32

110 Reserved

111 Reserved

3 Reserved (0)

2 VCO Loop Divide

- 0 Divided by 4*M in VCO divider
- 1 Divided by 16*M in VCO divider

1 Reference Clock Divide

- 0 Reference Clock is not divided
- 1 Reference Clock is divided by 5 (NTSC)

0 Reference Divisor Select

- 0 Divide by 4
- 1 Divide by 1

Note: Video clock 2 becomes effective after programming this register.



XRCC Memory Clock VCO M-Divisor

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reservd (0)				VCO M-Divisor	r		

7 Reserved (0)

6-0 VCO M-Divisor

Note: Before programming this register, XRCE[7] should be set to zero to select the default memory clock.

XRCD Memory Clock VCO N-Divisor

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved				VCO N-Divisor	r		

7 Reserved

6-0 VCO N-Divisor

Note: Before programming this register, XRCE[7] should be set to zero to select the default memory clock.

XRCE Memory Clock Divisor Select

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Memory Clock	Po	ost Divisor Sele	ect		Reserved (000)		Ref Divisor

7 Memory Clock Select

- 0 Default (25.175 MHz)
- 1 Programmable

6-4 Post Divisor Select

- 000 Divide by 1
- 001 Divide by 2
- 010 Divide by 4
- 011 Divide by 8
- 100 Divide by 16
- 101 Divide by 32
- 110 Reserved
- 111 Reserved

3-1 Reserved (000)

0 Reference Divisor Select

- 0 Divide by 4
- 1 Divide by 1



XRCF Clock Configuration

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
	Reserve	d (0000)		Power Sequencing	Video Clock Source	Memory Clock Srce	Reservd (0)

7-4 Reserved (0000)

3 Power Sequencing Reference Clock Select

- Use RCLK (reference clock) divided by 384 as the panel power sequencing reference clock and Standby Mode display memory refreshes. For RCLK = 14.31818 MHz, panel power sequencing clock would be 37.5 KHz (default).
- 1 Use 32 KHz clock input for panel power sequencing reference clock and Standby Mode display memory refreshes.

2 Video Clock Source (configuration strap option)

0 External Clock Source: Video Clock VCO is disabled

1 Internal Clock Source: Video Clock VCO is enabled

1 Memory Clock Source (configuration strap option)

0 External Clock Source: Memory Clock VCO is disabled

1 Internal Clock Source: Memory Clock VCO is enabled

0 Reserved (0)

13.8 POWER MANAGEMENT

XRD0 Module PowerDown 0

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
D	VAFC/MM	MM	MM	Memory	Video Clock	Internal	Internal
Reservd (0)	Input	Capture	Playback	Clock VCO	VCO	Palette	DAC

7 Reserved (0)

6 VAFC/Multimedia Input Pins

- 0 Disable (default)
- 1 Enable

5 Multimedia Capture

- 0 Disable
- 1 Enable (default)

4 Multimedia Playback

- 0 Disable
- 1 Enable (default)

3 Memory Clock VCO

- 0 Disable
- 1 Enable (default)

2 Video Clock VCO

- 0 Disable
- 1 Enable (default)

1 Internal Palette

- 0 Disable (PowerDown)
- 1 Enable (default)

0 Internal DAC

- 0 Disable (PowerDown)
- 1 Enable (default)



XRD2 Down Counter

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
			DCN	Γ [7:0]			

7-0 DCNT [7:0]

32 KHz down counter

XRE0- XRE7 Software Flags x

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
			Softwa	re Flags			

7-0 Software Flags

XRF8-XRFC Test Registers

Read / Write at I/O Address 3D7h with 3D6h set to Index F8h to FCh

7 6 5 4 3 2 1 0									
Test Register Bits									
	(xxxx:xxxx)								

7-0 Test Register Bits

The bits in each of these registers are used to perform chip testing, and should never be written to.

This page intentionally left blank.



CHAPTER 14

MULTIMEDIA REGISTERS



This page intentionally left blank.



14.0 MULTIMEDIA REGISTERS

MR00 Module Capability

Read Only at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Rese	erved			Acquisition	Playback

7-2 Reserved

- 1 Acquisition (Capture) Available
 - 0 Absent
 - 1 Included
- 0 Playback Available
 - 0 Absent
 - 1 Included

MR01 Secondary Capability

Read Only at I/O Address 3D3h

7	6	5	4	3	2	1	0
			Rese	erved			

7-0 Reserved



14.1 ACQUISITION CONTROL

MR02 Acquisition Control 1

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Field Det	Field Det	VSYNC	HSYNC	DCD M 1	G 1	Г.,	T . 1
Method	Polarity	Polarity	Polarity	RGB Mode	Color	Format	Interlace

7 Field Detect Method

- 0 Trailing Edge of V
- 1 Leading Edge of V

6 Field Detect Polarity

- 0 Normal
- 1 Inverted

5 VSYNC Polarity

- 0 Low asserted
- 1 High asserted

4 HSYNC Polarity

- 0 Low asserted
- 1 High asserted

3 RGB Mode

- 0 RGB16
- 1 RGB15

2 Color

- 0 YUV
- 1 RGB

1 Format

- 0 Video
- 1 Game

0 Interlace

- 0 Interface Enabled
- 1 Non-Interlace



MR03 Acquisition Control 2

Read / Write at I/O Address 3D3h Default = 00h

7	6	5	4	3	2	1	0
V Scalin	g Method	Y-Scale	X-Scale	Field Select	Frame/Field Grab	Continuous / Single	Grab Control

7-6 V Scaling Method

- 00 Normal
- 01 Reserved
- 10 Overwrite
- 11 Reserved

5 Y-Scale Enable

- 0 Disabled
- 1 Scaled on V

4 X-Scale Enable

- 0 Disabled
- 1 Scaled on H

3 Field Select

- 0 Field 0
- 1 Field 1

Bit-3 is only effective when Bit-2 = 1

2 Frame / Field Grab

- 0 Frame
- 1 Field

1 Continuous / Single

- 0 Continuous
- 1 Single

0 Grab Control

- 0 Stop
- 1 Start



MR04 Acquisition Control 3

Read / Write at I/O Address 3D3h Default = 00h

	7	6	5	4	3	2	1	0
-	Capture Counter	Reserved	Buffer Pointer	Buffer Enable	Buffer Mode	Horizontal Filter	Y-Capture	X- Capture

7 Capture Counter Enable

- 0 Capture single or continuous
- 1 Capture every "n" field/frame as set in Capture Frame Count (MR18[7:0])

6 Reserved

5 Double Buffer Pointer

- 0 PTR1 in use
- 1 PTR 2 in use

4 Double Buffer Enable

- O Double buffering disabled
- 1 Double buffering enabled

3 Double Buffer Mode

- 0 CPU Forced
- 1 V Locked

2 Horizontal Filter Enable

- 0 No Filter
- 1 Filter pixels with horizontal filter

1 Y-Capture Direction

0 Normal: top to bottom

1 Flipped: bottom to top

0 X-Capture Direction

0 Normal: left to right

1 Mirrored: right to left

Note: Changing the X- or Y- capture direction (Bits 1-0) will also require a change in the acquisition memory address pointer.



MR05 Acquisition Control 4

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Input Byte	UV SWAP	Pixel Qual Polarity	Pixel Qual Enable	VSYNC	Last Frame	Current Address	Actual Grab

7 Input Byte Swap

- 0 Y on low 8 input pins, UV on high 8 input pins
- 1 Y on high 8 input pins, UV on low 8 input pins (VESA style)

6 UV SWAP

- 0 Normal UV sequence
- 1 Exchange U and V

5 Pixel Qualifier Polarity

- 0 Non-inverted
- 1 Inverted

4 Pixel Qualifier Enable

- 0 Continuous pixels gated by blank
- 1 PIXEN qualifies valid pixels

3 Input VSYNC (read only)

(After polarity correction)

2 Last Frame Grabbed (read only)

- 0 PTR1
- 1 PTR2

(Effective only with double buffering)

1 Current Address Pointer (read only)

- 0 PTR1 (Acquisition memory pointer 1)
- 1 PTR2 (Acquisition memory pointer 2)
 Indicates which buffer is being grabbed and if double buffering is enabled.

0 Actual Grab (read only)

- 0 Hardware frame capture stopped
- 1 Hardware frame capture active (synchronized to V)



MR06 Acquisition Memory Address PTR1

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Acquis	ition Memory A	Address PTR 1	[07:00]		

7-0 Acquisition Memory Address PTR1 [07:00]

(Bit 2-0: forced to 0)

MR07 Acquisition Memory Address PTR1

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Acquis	ition Memory A	Address PTR 1	[15:08]		

7-0 Acquisition Memory Address PTR1 [15:08]

MR08 Acquisition Memory Address PTR1

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Acquis	sition Memory A	Address PTR 1	[23:16]		

7-0 Acquisition Memory Address PTR1 [23:16]



MR09 Acquisition Memory Address PTR2

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Acquis	ition Memory A	Address PTR 2	[07:00]		

7-0 Acquisition Memory Address PTR2 [07:00]

(Bit 2-0: forced to 0)

MR0A Acquisition Memory Address PTR2

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Acquis	ition Memory A	Address PTR 2	[15:08]		

7-0 Acquisition Memory Address PTR2 [15:08]

MR0B Acquisition Memory Address PTR2

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Acquis	ition Memory A	Address PTR 2	[23:16]		

7-0 Acquisition Memory PTR2 [23:16]



MR0C Acquisition Memory Width (Span)

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
			Memory Width	n (span) [07:00]			

7-0 Memory Width (Span) [07:00]

(Pixel Width) / 4 mem-quad words, scaled if enabled.

MR0E Acquisition Window XLEFT

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Ac	quisition Windo	ow XLEFT [07:	00]		

7-0 Acquisition Window XLEFT [07:00]

MR0F Acquisition Window XLEFT

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Reserved			Acquisition	n Window XLE	EFT [10:08]

7-3 Reserved

2-0 Acquisition Window XLEFT [10:08]

Maximum capture window size is 1024x1024.



MR10 Acquisition Window XRIGHT

Read / Write at I/O Address 3D3h



7-0 Acquisition Window XRIGHT [07:00]

MR11 Acquisition Window XRIGHT

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Reserved			Acquisition	n Window XLE	FT [07:00]

- 7-3 Reserved
- 2-0 Acquisition Window XRIGHT [10:08]

MR12 Acquisition Window Y-TOP

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Ac	quisition Windo	ow XLEFT [07:	00]		

7-0 Acquisition Window Y-TOP [07:00]

MR13 Acquisition Window Y-TOP

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Reserved			Acquisition	n Window XLE	EFT [10:08]

- 7-3 Reserved
- 2-0 Acquisition Window Y-TOP [10:08]

MR14 Acquisition AQ Window Y-BOTTOM

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Acqui	isition Window	Y-BOTTOM [07:00]		

7-0 Acquisition Window Y-BOTTOM [07:00]

MR15 Acquisition Window Y-BOTTOM

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Reserved			Acq. Wind	dow Y-BOTTO	M [10:08]

- 7-3 Reserved
- 2-0 Acquisition Window Y-BOTTOM [10:08]



MR16 H-SCALE

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
			H-SCAL	E [07:00]			

7-0 H-SCALE [07:00]

MR17 V-SCALE

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
			V-SCAL	E [07:00]			

7-0 V-SCALE [07:00]

MR18 Capture Frame Count

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
			Capture Frame	Count [07:00]			

7-0 Capture Frame Count [07:00]



14.2 PLAYBACK CONTROL

MR1E Display Control 1

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
	Reserved		Display Interface	V-ZOOM	H-ZOOM	Y-Display	X-Display

7-5 Reserved

4 Display Interlace Enable

- 0 Non-Interlaced
- 1 Interlaced

3 V-ZOOM Enable

- 0 Normal
- 1 Zoomed based on VZOOM register

2 H-ZOOM Enable

- 0 Normal
- 1 Zoomed based on HZOOM register

1 Y-Display Direction

0 Normal: top to bottom

1 Flipped: bottom to top

0 X-Display Direction

0 Normal: left to right

1 Mirrored: right to left



MR1F Display Control 2

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
V Inter	V Inter	H Inter	D 1	C 1 M 1	D 1	TIM C.	C 1 T
Enable	Mode	Enable	Reserved	Color Mode	Reserved	UV Sign	Color Type

7 V Interpolate Enable

- 0 Disable
- 1 Enable

6 V Interpolate Mode

- 0 De-block
- 1 Running Average (when bit 7 is set)

5 H Interpolate Enable

4 Reserved

3 Color Mode Select

- 0 YUV
- 1 RGB

See color mode table below.

2 Reserved

1 UV Sign

- 0 UV Unsigned (signed offset)
- 1 UV Signed (2's complement)

0 Color Type Select (See bit 3)

- 0 Normal (U and V, or RGB16)
- 1 Exchange U and V positions, or RGB15

Color Mode Table for bit-3:

	В	it		
3	2	1	0	Color Format
0	X	0	0	YUV 4:2:2
0	X	0	1	YVU 4:2:2; UV Swap
0	X	1	0	YUV 4:2:2; UV=2's comp
0	X	1	1	YVU 4:2:2; UV=2'comp, UV swap
1	X	X	0	RGB16; R5G6B5 (B=LSB)
1	X	X	1	RGB15, xR5G5B5 (B=LSB)



MR20 Display Control 3

Read / Write at I/O Address 3D3h Default = 00h

7	6	5	4	3	2	1	0
Rese	rved	Display V Lock	Buffer Flag	Buffer Source	Buffer Trigger	Rese	erved

7-6 Reserved

5 Display V Lock Double Buffer Enable

- 0 Unlocked
- 1 V-synchronized

4 CPU Double Buffer Flag

- 0 Playback memory address PTR1
- 1 Playback memory address PTR2

3 Double Buffer Source

- 0 Input acquisition last frame
- 1 CPU double buffer flag

2 Double Buffer Trigger

- 0 Retain old PTR
- 1 Take new PTR on next VSYNC if bit 5=1

1-0 Reserved



MR21 Double Buffer Status

Read Only at I/O Address 3D3h

7	6	5	4	3	2	1	0	
	D I							
	Reserved							

7-2 Reserved

- 1 Double Buffer Pointer in Use
- 0 PTR1
- 1 PTR2
- 0 Double Buffer Trigger Status
- 0 Taken
- 1 Pending



MR22 Playback Memory Address PTR1

Read / Write at I/O Address 3D3h



7-0 Playback Memory Address PTR1 [07:00]

(Bit 2-0: forced to 0)

MR23 Playback Window Address PTR1

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Playb	oack Memory A	ddress PTR1 [1	5:08]		

Playback Memory Address PTR1 [15:08]

MR24 Playback Memory Address PTR1

Read / Write at I/O Address 3D3h

7	6	5	4	3	7 6 5 4 3 2 1 0								
		Playb	oack Memory A	ddress PTR1 [2	23:16]								

Playback Memory Address PTR1 [23:16]



MR25 Playback Memory Address PTR2

Read / Write at I/O Address 3D3h

7	6	5	2	1	0		
	Playback Me	mory Address l	PTR2 [07:00]		0	0	0

7-0 Playback Memory Address PTR2 [07:00]

(Bit 2-0: forced to 0).

MR26 Playback Memory Address PTR2

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Playb	oack Memory A	ddress PTR2 [1	5:08]		

7-0 Playback Memory Address PTR2 [15:08]

MR27 Playback Memory Address PTR2

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
		Playb	oack Memory A	ddress PTR1 [2	23:16]		

7-0 Playback Memory Address PTR1 [23:16]



MR28 Playback Memory Width (Span)

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
			Memory Width	(Span) [07:00]			

7-0 Memory Width (Span) [07:00]

(Pixel Width) / 4 mem-quad words

MR2A Playback Window XLEFT

Read / Write at I/O Address 3D3h Default = 00h

7	6	5	4	3	2	1	0
		Pl	ayback Windov	w XLEFT [07:0	0]		

Playback Window XLEFT [07:00]

MR2B Playback Window XLEFT

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
		Reserved			Playback	Window XLEF	T [10:08]

7-3 Reserved

2-0 Playback Window XLEFT [10:08]



MR2C Playback Window

Read / Write at I/O Address 3D3h Default = 00h

7	6	5	4	3	2	1	0	
Playback Window XRIGHT [07:00]								

7-0 Playback Window XRIGHT [07:00]

MR2D Playback Window XRIGHT

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	2	1	0		
		Reserved			Playback V	Window XRIGI	HT [10:08]

- 7-3 Reserved
- 2-0 Playback Window XRIGHT [10:08]

MR2E Playback Window Y-TOP

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
		P	ayback Windov	w Y-TOP [07:0	0]		

7-0 Playback Window Y-TOP [07:00]



MR2F Playback Window Y-TOP

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
		Reserved			Playback	Window Y-TO	P [10:08]

- 7-3 Reserved
- Playback Window Y-TOP [10:08] 2-0

MR30 Playback Window Y-BOTTOM

Read / Write at I/O Address 3D3h Default = 00h

7 6 5 4 3 2 1								
		Play	back Window Y	Y-BOTTOM [0°	7:00]			

7-0 Playback Window Y-BOTTOM [07:00]

MR31 Playback Window Y-BOTTOM

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
		Reserved			Playback W	indow Y-BOTT	ГОМ [10:08]

- 7-3 Reserved
- 2-0 Playback Window Y-BOTTOM [10:08]



MR32 H-ZOOM

Read / Write at I/O Address 3D3h Default = 00h

7	6	5	4	3	2	1	0
		H-Z0	OOM			Reserv	ed (00)

7-2 H-ZOOM

1-0 Reserved (00)

MR33 V-ZOOM

Read / Write at I/O Address 3D3h Default = 00h

7	7 6 5 4 3 2						0
		V-Z0	OOM			Reserv	red (00)

7-2 V-ZOOM

1-0 Reserved (00)



MR3C Color Key Control 1

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
LSB	16-Bit	Blank	Reserv	red (00)	XY	C 1 K	Video
Disable	Overlay	Graphics	(Write	eable)	Rectangle	Color Key	Overlay

7 LSB (Bit 0) disable

- Normal "Blue bit 0"
- Red, green, and blue bit 0 is forced to 0 at MMUX output (for masking display of key when using 16/24 bit overlay key).

16-bit Overlay Key

- Normal color key
- Color key "Green_7" is routed to "Blue_0"

5 **Blank Graphics**

- 0 Normal
- Graphics data blanked to "zero"

4-3 Reserved (00) (Writeable)

These bits default to 0 after reset. Though these bits may be set to 1, this is not recommended as they are reserved for future use.

XY Rectangle Enable

- XY Rectangular Region off
- XY Rectangular Region enabled

1 **Color Key Enable**

- Color Key off
- Color Key enabled

0 Video Overlay Enable

- Graphics only, if no video playback
- Video Playback Window enabled



MR3D-3F Color Keys

Read / Write at I/O Address 3D3h

MR3D: Red, MR3E: Green, MR3F: Blue



7-0 Red/Green/Blue Color Keys

0 Use the corresponding color key

1 Do not use color key

MR40-42 Color Key Masks

Read / Write at I/O Address 3D3h

MR40: Red Mask, MR41: Green Mask, MR42: Blue Mask

7	6	5	4	3	2	1	0
			Color Ke	ey Masks			

7-0 Red/Green/Blue Color Key Masks

- 0 Use the corresponding color key
- 1 Do not use color key

The table below describes the bits and values for the color key registers in different graphics modes:

Table 14-1: Key Value and Key Mask

					Masks	
Display Mode	R_Key	G_Key	B_Key	R_Key	G_Key	B_Key
4-Bit Indexed			Blue[3:0]	FF	FF	F0
8-Bit Indexed			Blue[7:0]	FF	FF	00
15-Bit RGB		Green[6:0]	Blue[7:0]	FF	80	00
16-Bit RGB		Green[7:0]	Blue[7:0]	FF	00	00
24-Bit RGB	Red[7:0]	Green[7:0]	Blue[7:0]	00	00	00
16-Bit Key		Green[7]		FF	7F	FF
24-Bit Key			Blue[7:0]	FF	FF	FE

Note: Color Key bit assignments:

<u>In 15 Bit RGB (5:5:5) Mode:</u> RED[7:3] = G_Key[6:2]

 $GREEN[7:3] = G_Key[1:0], B_Key[7:5]$

 $BLUE[7:3] = B_Key[4:0]$

In 16 Bit RGB (5:6:5) Mode:


 $RED[7:3] = G_Key[7:3]$

 $GREEN[7:2] = G_Key[2:0], B_Key[7:5]$

 $BLUE[7:3] = B_Key[4:0]$

MR43 Line Count

Read Only at I/O Address 3D3h



7-0 Line Counter for Graphics Display (Lower Bits)

MR44 Line Count

Read Only at I/O Address 3D3h

7	6	5	4	3	2	1	0
	Rese	erved		Line (Counter for Gra	phics Display [11:08]

7-4 Reserved

3-0 Line Counter for Graphics Display (Upper Bits) [11:08]

This register enables the read back of the display vertical "line counter".



CHAPTER 15

FLAT PANEL REGISTERS



This page intentionally left blank.



15.0 FLAT PANEL REGISTERS

FR00 Feature Register

Read Only at I/O Address 3D1h

7	6	5	4	3	2	1	0
	R	eserved (0000-	0)		H/W Pop-up	Reservd (0)	Flat Panel

7-3 Reserved (0000-0)

2 Hardware Pop-up

- 0 Hardware support for pop-up menu does not exist
- 1 Hardware support for pop-up menu exists

1 Reserved (0)

0 Flat Panel

- 0 Flat Panel module does not exist
- 1 Flat Panel module exists

FR01 CRT/FP Control

Read / Write at I/O Address 3D1h

7	6	1	0				
		Reserve	d (R/W)			CRT/FP	Control

7-2 Reserved (R/W) (0000-00)

1-0 CRT/FP Control

- 00 CRT & FP display engines disabled.
- 01 CRT mode enabled. (Default)
- 10 FP mode enabled.
- 11 Reserved.



FR02 FP Mode Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
	Reserve	d (R/W)			Reserv	ved (0)	

7-4 Reserved (R/W) (reset state: 0000)

3-0 Reserved (0)

FR03 FP Dot Clock Source

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
	Reserved (000)		Synthesizer	Selec	t Bits	Reserve	d (R/W)

7-5 Reserved (000)

4 FP Clock Synthesizer Select

- 0 Use Video Clock Synthesizer to generate FP dot clock (default)
- 1 Use Memory Clock Synthesizer to generate FP dot clock.

This bit selects the graphics/video clock synthesizer to generate the FP dot clock in FP mode (FR01[1]=1). Note that CRT display engine always uses dot clock from the graphics/video clock synthesizer.

3-2 FP Clock Select Bits (reset state: 00)

Select graphics/video clock synthesizer frequency when not in CRT mode (FR01[0]=0). In CRT mode, the graphics/video clock synthesizer frequency is selected by MSR[3:2]. See description of MSR[3:2].

- 00 Select clock 0
- 01 Select clock 1
- 1x Select clock 2

1-0 Reserved (R/W) (reset state: 00)



FR04 Panel Power Sequencing Delay

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
	Power U	Jp Delay			Power Do	own Delay	

7-4 Power Up Delay (reset state: 1000)

Programmable value of panel power sequencing during power up. This value can be programmed up to 54 milliseconds in increments of 3.4 milliseconds. A value of 0 is undefined.

3-0 Power Down Delay (reset state: 0001)

Programmable value of panel power-sequencing during power down. This value can be programmed up to 459 milliseconds in increments of 29 milliseconds. A value 0 is undefined.

This register controls panel power on/off sequencing delays. The generation of the clock for the panel power sequencing logic is controlled by XRCF[3]. The delay intervals above assume a 37.5 KHz clock generated by the 14.31818 MHz reference clock. If using a 32KHz input, scale the delay intervals accordingly.

REVISION 1.5 10/14/97 65550



FR05 Power Down Control 1

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
CRT Mode	Refresh	Panel Off	HostStndby	Off Mode	F	P Norm Refres	h

7 CRT Mode Control

- 0 Flat panel data and control signals are tri-stated with weak internal pull-down (default)
- 1 Flat panel data and control signals are driven inactive.

This bit is effective only CRT mode (flat panel is not active).

6 Standby Refresh Control

- 0 Self-Refresh DRAM support (default)
- 1 Non self-refresh DRAM. Display memory refresh frequency is derived from power sequencing clock

This bit is effective only in Standby mode and controls display memory refresh.

5 Standby and Panel Off Control

- 0 Flat panel data and control signals are driven inactive (default)
- 1 Flat panel data and control signals are tri-stated with a weak internal pull-down.

This bit is effective in Flat Panel Mode during Standby and Panel Off modes. This bit does not affect CRT control signals which will be driven low.

4 Host Standby Mode

- 0 Normal Mode (default)
- 1 Standby Mode

This bit disables the CPU interface, but allows the display to remain active. All CPU interface activity is ignored except RESET#. This bit can be cleared (re-enabling the CPU interface) by RESET# or a low-to-high transition on STNDBY#

3 Panel Off Mode

- 0 Normal mode (default)
- 1 Panel Off mode

When this bit is set, the chip enters Panel Off mode. In this mode, CRT/FP screen refresh is inactive but CPU interface and display memory refresh are still active. Display memory and I/O registers can still be accessed.

2-0 FP Normal Refresh Count (default = 001)

These bits specify the number of memory refresh cycles per scanline. These bits should have a minimum value of 001.



FR06 FP Power Down Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
D 1 (0000 0)					SYNC	Reserved	Palette
Reserved (0000-0)					Enable	R/W (0)	Powerdown

7-3 Reserved (0000-0)

2 HSync and VSync Enable When DAC is Off

- 0 Deactivate HSync and VSync when internal DAC is disabled (default)
- 1 Allow HSync and VSync to remain active when internal DAC is disabled

This bit is effective when internal DAC is disabled (XRD0=0).

1 Reserved R/W (0)

- 0 Disable CPU access to VGA Palette in Panel Off mode (default)
- 1 Enable CPU access to VGA Palette in Panel Off mode

This bit is effective when FR06[0]=1.

0 Panel-Off VGA Palette Powerdown Enable

- 0 Disable VGA Palette powerdown in Panel Off mode (default)
- 1 Enable VGA Palette powerdown in Panel Off mode



FR08 FP Pin Polarity

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Alt VSYNC	Alt HSYNC	Graphic	Text	FLM	IDD 1.3	Disp Enable	Reserved
Polarity	Polarity	Polarity	Polarity	Polarity	LP Polarity	Polarity	(R/W)

7 Alternate CRT VSync Polarity

This bit is used instead of MSR bit 7 when not in CRT mode FR01[0]=0.

- O Positive polarity (default)
- 1 Negative polarity

6 Alternate CRT HSync Polarity

This bit is used instead of MSR bit 6 when not in CRT mode FR01[0]=0.

- O Positive polarity (default)
- 1 Negative polarity

5 FP Graphics Video Output Polarity

This bit affects FP video data output in graphics mode only.

- 0 Normal polarity (default)
- 1 Inverted polarity

4 FP Text Video Output Polarity

This bit affects FP video data output in text mode only.

- 0 Normal polarity (default)
- 1 Inverted polarity

3 FP VSync (FLM) Polarity

- 0 Positive polarity (default)
- 1 Negative polarity

2 FP HSync (LP) Polarity

- 0 Positive polarity (default)
- 1 Negative polarity

1 FP Display Enable Polarity

- 0 Positive polarity (default)
- 1 Negative polarity
- 0 Reserved (R/W)



FR0A Programmable Output Drive

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved	Out Drive	C Output	A & B	Bus Output	FP Output	CFG8 /	Reserved
(R/W)	Select 0	Drive Slct	Drive	Drive	Drive	LV#	(R/W)

7 Reserved (R/W)

6 HSYNC, VSYNC, ACTI, Output Drive Select 0

- 0 Lower drive (Default)
- 1 Higher drive (required when DVCC=3.3V)

5 Memory Interface C Output Drive Select

- 0 Lower drive (Default)
- 1 Higher drive (required when MVCC = 3.3V)

4 Memory Interface Output Drive Select

- 0 Lower drive (Default)
- 1 Higher drive (Required for MVCCA and MVCCB = 3.3V)

3 Bus Interface Output Drive Select

- 0 Higher drive (Default) (Required when BVCC = 3.3V)
- 1 Lower drive

2 Flat Panel Interface Output Drive Select

- 0 Lower drive (Default)
- 1 Higher drive (Required when DVCC= 3.3V)

1 CFG8 / LV# - Input Logic Threshold Selection

0 Input level threshold is about 0.43 of internal/core VCC (IVCC).

Use when IVCC = 3.3V

1 Input level threshold is about 0.28 of internal/core VCC (IVCC).

Use when IVCC = 5.0V

This bit determines pad input thresholds for all pins when they are on input mode. All pad input buffers are powered by internal VCC (IVCC), thus the setting of this bit depends only on the IVCC level. On the inactive edge of reset, this bit latches the state of AA8 pin (CFG8).

0 Reserved (R/W)

This register controls the input threshold and output drive of the bus, video, and memory interface pins.



FR0B FP Pin Control 1

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Tri State	Reserved	Simple	Additional	Pins	Pins	D: <0	D; (0
Mem C	(R/W)	Comp Sync	GPIO	61 & 54	65 & 64	Pin 68	Pin 69

7 Tri-State Memory C Interface

- 0 Normal Operation (default)
- 1 3-State memory C output pins

6 Reserved (R/W) (reset state: 0)

5 Simple Composite Sync

Note: Effective only when XR0B[2] = 0.

- 0 HSYNC output pin provides CRT HSYNC signal.
- 1 HSYNC output pin provides CRT CYNC signal (horizontal sync OR'd with VSYNC vertical sync)

4 Additional GPIO Select (65550 only)

- 0 Use 32KHz pin (#154) as 32KHz input and configuration bit 9 (CFG9)
- 1 Use pin 154 as GPIO pin controlled by XR62[2] and XR63[2].

3 Pin 61 and Pin 54 Select

- 0 Enable VEE (ENAVEE) goes to pin 61 (default). Enable Backlight (ENABKL) goes to pin 54 (default).
- 1 Enable VEE (ENAVEE) goes to pin 54. Enable Backlight (ENABKL) goes to pin 61.

2 Pin 65 and Pin 64 Select

- 0 CRT HSync signal goes to pin 65. CRT VSync signal goes to pin 64. (default)
- 1 Composite Sync (CSYNC) goes to pin 65. Modified VSync signal goes to pin 64.

1 Pin 68 Select

- 0 FP HSync (LP) signal goes to pin 68 (default)
- 1 FP Display Enable (FP Blank#) goes to pin 68.

0 Pin 69 Select

- 0 FP "M" signal goes to pin 69 (default)
- 1 FP Display Enable (FP Blank#) goes to pin 69.



FR0C Pin Control 2

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
GPIO E	NABKL	Reserved (R/W)	GPIO ((ACTI)]	Reserved (R/W))

7-6 GPIO1 (ENABKL) Pin Control

- 00 Pin 54 is ENABKL output (default)
- 01 Pin 54 is Composite Sync output
- 10 Pin 54 is general purpose input 1 (GPIO1). Data is read into XR63[1]
- 11 Pin 54 is general purpose output 1 (GPIO1). Data comes from XR63[1]

This bit is effective only when the internal clock synthesizer is enabled and pin 54 is not used as A27.

5 Reserved (R/W) (reset state: 0)

4-3 GPIO0 (ACTI) Pin Control

- 00 Pin 53 is ACTI output (default)
- 01 Pin 53 is Composite Sync output
- 10 Pin 53 is general purpose input 0 (GPIO0). Data is read into XR63[0]
- 11 Pin 53 is general purpose output 0 (GPIO0). Data comes from XR63[0]

This bit is effective only when the internal clock synthesizer is enabled and pin 53 is not used as A26.

2-0 Reserved (R/W) (reset state: 000)



FR0F Activity Timer Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Activity Timer	Timer Action	Reserved (R/W)		Ac	tivity Timer Co	unt	

7 Enable Activity Timer

- 0 Disable activity timer (default on reset)
- 1 Enable activity timer

6 Activity Timer Action

- 0 When the activity timer count is reached, the ENABKL pin is activated (driven low to turn the backlight off)
- 1 When the activity timer count is reached, Panel Off mode is entered.

5 Reserved (R/W)

4-0 Activity Timer Count

For a 37.5KHz power sequencing clock, the counter resolution is 28.1 seconds. The minimum programmed value of 0 results in 28.1 seconds delay, and the maximum value of 1Eh results in a delay of about 15 minutes. A value of 1Fh results in no delay.

This register controls the activity timer functions. The activity timer is an internal counter that starts from a value programmed into this register (see bits 0-4 below) and is reset back to that count by read or write accesses to graphics memory or standard VGA I/O. Reading or writing extended VGA registers does not reset the counter. If no accesses occur, the counter increments until the end of its programmed interval, then activates either the ENABKL pin or Panel Off mode (as selected by bit-6 below). The timer count does not need to be reloaded once programmed and the timer enabled. Any access to the chip with the timer timed out (ENABKL active or Panel Off mode active) resets the timer and deactivates the ENABKL (or Panel Off mode) pin. The activity timer uses the same clock as the power sequencing logic. The delay intervals below assume a 37.5 KHz clock. If using a 32KHz input, scale the delay intervals accordingly.



FR10 FP Format 0

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (R/W)	SI	hift Clock Divi	de	Panel Mo	no / Color	Panel	Туре

7 Reserved (R/W) (reset state: 0)

6-4 Shift Clock Divide (reset state: 000)

These bits specify the frequency ratio between the internal dot clock (DCLK) and flat panel shift clock (SHFCLK) signal. See tables at the end of this register description.

3-2 Panel Monochrome/Color Select

00 Monochrome panel: NTSC weighting color reduction algorithm (default)

01 Monochrome panel: Equivalent weighting color reduction algorithm

10 Monochrome panel: Green only color reduction algorithm

11 Color panel

For monochrome panels, these bits select the algorithm used to reduce 18/24-bit color data to 6/8-bit color data.

1-0 Panel Type

00 Single Panel Single Drive (SS) (default)

01 Reserved

10 Reserved

11 Dual Panel Dual Drive (DD)

Monochrome TFT clock divide information for bits 6-4

Bits [6-4]	SHFCLK	Pixel /SHFCLK	Max bpp
000	DCLK	1	8
001	DCLK/2	2	8
010	DCLK/4	4	4
011	DCLK/8	8	2
100	DCLK/16	16	1
101	_		
110	_		
111	_	_	



FR10 FP Format 0 (continued)

Shift Clock Divide (continued)

These bits specify the frequency ratio between the internal dot clock (DCLK) and flat panel shift clock (SHFCLK) signal

Col	or	T	ď	Г

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp
000	DCLK	1	24
001	DCLK/2	2	12
010			
011			
100			
101			
110	_	_	_
111	_	_	_

Monochrome STN—DD (with frame acceleration)

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp
000	DCLK	1	2
001	DCLK/2	2	4
010	DCLK/4	4	8
011	DCLK/8	8	16
100	_	_	
101	_		
110	_		
111	_		

4-bit pack color STN—DD w/frame accel.

4-bit pack color STN—DD w/maine acces						
Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp			
000	DCLK	2 2/3	8			
001	DCLK/2	5 1/3	16			
010	_	_				
011	_	_ _				
100	_	_	_			
101	_	_	_			
110	_	_	_			
111						

3—bit pack color STN—DD w/ frame accel.

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp		
000	DCLK	2	6		
001	DCLK/2	4	12		
010	DCLK/4	8	24		
011	_				
100	_	_			
101	_				
110	_				
111	111 —		_		

4-bit pack Color STN-SS

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp		
000	DCLK	1 1/3	4		
001	DCLK/2	2 2/3	8		
010	DCLK/4	5 1/3	16		
011	_	_	_		
100	_				
101					
110	_	_	_		
111			_		

Monochrome STN—DD (without frame acceleration)

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp	
000	_	_		
001	DCLK/2	2	2	
010	DCLK/4	4	4	
011	DCLK/8	8	8	
100	DCLK/16	16	16	
101				
110				
111	_		_	

4-bit pack color STN—DD w/o frame accel.

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp	
000	_	_		
001	DCLK/2	2 2/3	8	
010	DCLK/4	5 1/3	16 —	
011	_	_		
100	_	_		
101	_	_		
110		_		
111	_	_		

3—bit pack color STN—DD w/o frame accel.

e bie puen edial silv 22 wo munic des				
Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp	
000	_	_	_	
001	DCLK/2	2	6	
010	DCLK/4	4	12	
011	DCLK/8	8	24	
100	100 —	_		
101		_		
110		_		
111				



FR11 FP Format 1

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Res Dither		Bits Per Pixel		Dither	Enable	FF	

7 FP Restrict Dither (reset state: 0)

- 0 Dithering can be enabled on all modes.
- 1 Dithering can be enabled only on modes with more than 256 colors.

6-4 Bits Per Pixel Select (reset state: 000)

Gray/Color without dither

	its :4]	#MSBs Used	No FRC	2 Frame FRC	16Frame FRC
00	00	0	_	_	_
00	01	1	2	_	
0	10	2	4	3	
0	11	3	8	5	
10	00	4	16	15	16
10	01	5	32	31	_
1	10	6	64		_
1	11	8	256		_

Gray/Color with dither

Bits	#MSBs	No	2 Frame	16Frame
[6:4]	Used	FRC	FRC	FRC
000	0	_	_	_
001	1	5	_	
010	2	13	9	
011	3	29	25	
100	4	61	57	61
101	5	125	121	_
110	6	253	_	_
111	8		_	_

Notes:

- 1) No FRC is the recommended setting when interfacing with color TFT panel with more than 12 bits per pixel (4K color) or interfacing with monochrome panel with internal gray scaling. When No FRC is chosen FR11[6:4] should be programmed equal to the number of bits/color of the panel. For example, an 18 bits/pixel color TFT panel, it is 6 bits/color. FR11[6:4] should be programmed to 110b.
- 2) 2 FRC should be used with color TFT panel with less than or equal to 12 bits per pixel (<4k color) or used with monochrome panel with internal gray scaling. When 2 FRC is chosen FR11[6:4] should be programmed equal to the number of bits/color of the panel plus 1. The extra bit is for the two frame FRC. For example, an 9 bits/pixel color TFT panel, it is 3 bits/color. FR11[6:4] should be programmed equal to 100b.
- 3) 16 FRC should be used with STN panel. To achieve 16 frame FRC, 4 bits are needed for each color (R, G, B)
- 4) When 2-bit dither is disabled, the theoretical Color/Gray level per R, G, and B is calculated by using the formula below:

Theoretical Color/Gray level = 2^X where X is number of bits/color selected

When 2 FRC or 16 FRC is enabled the actual Color/Gray level per R, G, and B that can be achieved is less than the theoretical Color/Gray level.

5) When 2-bit dither is enabled, the theoretical Color/Gray level per R, G, and B is calculated by using the formula below:

Theoretical Color/Gray Level = $4 * 2^X$ where X is number of bits/color selected

When 2-bit dither, 2 FRC, or 16 FRC is enabled the actual achievable Color/Gray level per R, G, and B is less than the theoretical Color/Gray level.



3-2 Dither Enable

- 00 Disable dithering (default)
- 01 Enable 2-bit dithering
- 10 Reserved for 4-bit dithering
- 11 Reserved

1-0 Frame Rate Control (FRC)

- 00 No FRC. This setting may be used with all panels, especially for panels which can generate shades of gray/color internally (default)
- 01 16-Frame FRC. This setting may be used for panels which do not support internal grayscaling such as color STN or monochrome STN panels. This setting simulates up to 16 gray/color levels per pixel as specified in FR11[6:4].
- 10 2-frame FRC. This setting may be used with color/monochrome panels, especially for panels which can generate shades of gray/color internally. Valid number of bits/pixel is specified in FR11[6:4].
- 11 Reserved.

Note: FRC is grayscale simulation on frame-by-frame basis to generate shades of gray or color on panels that do not generate gray/color levels internally.



FR12 FP Format 2

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
FP Dat	a Width	Reserved (R/W)	Force HSYNC	FP Blank# Select	Clk Mask STN-DD	Clock Mask	Clock Divide

7-6 FP Data Width

- 00 16-bit panel data width. For color TFT panel this is the 565 RGB interface (default)
- 01 24-bit panel data width. For color the TFT panel this is 888 RGB interface. This setting can also be used for the 24-bit color STN-DD panel.
- 10 Reserved.
- 11 36-bit panel data width (TFT panels only). Program 000 in shift clock divide bits of FR10.

5 Reserved (R/W) (reset state: 0)

4 Force FP HSync (LP) during Vertical Blank

- FP Display Enable output is generated by inverting both FP Vertical and Horizontal Blank therefore FP Display Enable will not toggle active during Vertical Blank time. FP HSync (LP) is not generated during Vertical Blank except when bit 3 is set to 1.
- 1 FP Display Enable output is generated by inverting FP Horizontal Blank only therefore FP Display Enable will be active during Vertical Blank time. FP HSync (LP) will also be active during Vertical Blank.

This bit should be set only for SS panels which require FP HSync (LP) to be active during vertical blank time when bit 3 is 0. This bit should be reset when using DD panels or when bit 3 is 1. Default state is 0.

3 FP Display Enable (FP Blank#) Select

- O The FP Display Enable is inactive during vertical blank time because the output comes from inverting both the FP Vertical and Horizontal blank. FP HSync is not generated during vertical blank except when bit 4 is set to 1. In 480-line DD panels, this option will generate exactly 240 FP HSync (LP) pulses. (default)
- 1 The FP Display Enable is active during Vertical blank time since the output comes from inverting the FP Horizontal Blank enable. FP HSync will also be active during vertical blank.

This bit controls FP Display Enable (FP Blank#) generation. This bit also affects FP HSync (LP) generation.

2 Shift Clock Mask for STN-DD

- 0 Allow Shift Clock output to toggle in first line of Vertical Blank (default)
- Force Shift Clock output low in first line of Vertical Blank.
 This is an option to eliminate dark line in the middle of STN-DD panel.

1 Shift Clock Mask

- O Allow Shift Clock output to toggle outside the display enable interval (default)
- 1 Force Shift Clock output low outside the display enable interval.

0 Shift Clock Divide

- O Shift Clock to Dot Clock relationship is specified by FR10[6:4] (default)
- 1 Shift Clock is further divided by 2 and different video data is valid on the rising and falling edges of Shift Clock.

FR13 FP Format 3

Read / Write at I/O Address 3D1h

I	7	6	5	4	3	2	1	0
]	Reserved (R/W)		Set Up Time	Pixel F	Packing

7-3 Reserved (R/W) (reset state: 0000-0)

2 Increase Setup Time 16-bit Color STN-DD

- Normal data setup time with respect to SHFCLK falling edge (default). Maximum SHFCLK frequency is DCLK/2 (1:1 duty cycle).
- Extended data setup time with respect to SHFCLK falling edge. The setup time is increased by approximately half dot clock cycle. This is done by extending SHFCLK high time by half dot clock cycle. Maximum SHFCLK frequency is DCLK/2.5, 1.5:1 duty cycle).

This bit is effective only for 16-bit Color STN-DD when frame acceleration is enabled or for 8-bit Color STN-DD when frame acceleration is disabled.

1-0 Color STN Pixel Packing

- 00 3-bit pack (default).
- 01 4-bit pack.
- 10 Reserved.
- 11 Extended 4-bit pack. Bits FR10[6:4] must be programmed to 001. This setting may be used for 8-bit interface color STN SS panels only.

This determines the type of pixel packing (the RGB pixel output sequence) for color STN panels. These bits must be programmed to 00 for monochrome STN panels and for all TFT panels.



FR16 FRC Option Select

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
]	Reserved (R/W)		FRC Opt 3	FRC Opt 2	FRC Opt 1

7-3 Reserved (R/W)

These bits should always be written with 0's for future compatibility.

2 FRC Option 3

This affects 2-frame FRC and normally should be set to 1.

- 0 FRC data changes every frame
- 1 FRC data changes every other frame

1 FRC Option 2

This affects 16-frame FRC and normally should be set to 1.

- 0 2x2 FRC sub-matrix
- 1 2x4 FRC sub-matrix

0 FRC Option 1

This affects 16-frame FRC and normally should be set to 1.

- 0 15x31 FRC matrix
- 1 16x32 FRC matrix

FR17 Polynomial FRC Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
	Polynomial	'M' Value			Polynomia	l 'N' Value	

7-4 Polynomial 'M' Value

3-0 Polynomial 'N' Value

This register affects the quality of both 2-frame and the 16-frame FRC algorithm. It controls the FRC polynomial counters. These values determine in row and column offsets of the FRC counters. These panel dependent values are usually determined by trial and error. These values require readjustment when the horizontal or vertical parameters change, especially when Vertical Total parameter is changed.

REVISION 1.5 10/14/97 65550

FR18 FP Text Mode Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
	Reserv	ved (0)			Text Enh	ancement	

7-2 Reserved (0)

1-0 Text Enhancement

Note: This feature is meant to be used only with monochrome flat panel displays.

- 00 Normal text (default)
- 01 Text attribute 07h and 0Fh are reversed to maximize the brightness of the normal DOS prompt. This affects both CRT and Flat Panel displays.
- 10 Text attribute 07h and 0Fh are reversed to maximize the brightness of the normal DOS prompt. This affects Flat Panel displays.
- 11 Reserved

FR19 Blink Rate Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Char Blink	Duty Cycle			Cursor B	link Rate		

7-6 Character Blink Duty Cycle

These bits specify the character blink (also called 'attribute blink') duty cycle in text mode.

Bit 7	Bit 6	Character Blink Duty Cycle
0	0	50%
0	1	25%
1	0	50%(default on Reset)
1	1	75%

For setting 00, the character blink period is equal to the cursor blink period. For all other settings, the character blink period is twice the cursor blink period (character blink is half as fast as cursor blink).

5-0 Cursor Blink Rate (default = 03h)

These bits specify the <u>cursor blink</u> period in terms of number of VSyncs (50% duty cycle). In text mode, the character blink period and duty cycle is controlled by bits 7-6 of this register. These bits should be programmed to:

Programmed value = $(Actual \ Value) / 2 - 1$

Note: In graphics mode, the pixel blink period is fixed at 32 VSyncs per cursor blink period with 50% duty cycle (16 on and 16 off).



FR1A Frame Buffer Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Buffer	DRAM	D.,	ff D - f1- C-		DRAM	Frame	Buffer
Method	Type	Bu	ffer Refresh Co	unt	Type	Accelerator	Enable

7 Frame Buffer Method

- 0 Embedded Frame Buffer. Frame buffer data is stored in display memory DRAM A or DRAM B.
- 1 External Frame Buffer. Frame buffer data is stored in DRAM C.

6 External Frame Buffer DRAM Type

- 0 2 CAS# and 1 WE# configuration
- 1 1 CAS# and 2 WE# configuration

This bit is effective only if bit 7=1.

5-3 Frame Buffer Refresh Count

These bits are effective only if bit 7=1 and specify the number of external frame buffer memory refreshes per scanline.

2 External Frame Buffer DRAM Type

- 0 Conventional DRAM
- 1 Extended Data Out DRAM

This bit is effective when FR1A[7]=1

1 FP Frame Accelerator Enable (reset state: 0)

Enabling frame acceleration doubles the screen refresh rate on DD panel compared to CRT refresh rate (each CRT frame corresponds to two DD panel frames). The required memory bandwidth does not increase. In the simultaneous display mode, if the CRT refresh rate is 60Hz, DD panel refresh rate is 120Hz when frame acceleration is enabled. The DD panel refresh rate is 60Hz when frame acceleration is disabled. DD panels usually produce better display quality when frame acceleration is enabled. If frame acceleration is disabled, the DD buffer must be large enough to hold one entire frame consisting of 3-bits per pixel, 10 pixels per 32-bit dword. With frame acceleration enabled, the required buffer size is half this amount (half of one frame).

0 Frame Buffer Enable (reset state: 0)

- 0 Disable frame buffer (default)
- 1 Enable frame buffer

This bit is used to enable frame buffer operation (external or embedded). Frame buffering is required for DD panel operation. For SS panel operation, frame buffering is not required so this bit must be set to 0.

FR1E M (ACDCLK) Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0			
ACDCLK		M (ACDCLK) Count ACDCNT								
Control										

7 M (ACDCLK) Control

- 0 The M (ACDCLK) phase changes depending on bits 0-6 of this register
- The M (ACDCLK) phase changes <u>every</u> frame if the frame accelerator is not used. If the frame accelerator is used, the M (ACDCLK) phase changes <u>every other</u> frame.

6-0 M (ACDCLK) Count (ACDCNT)

These bits define the number of HSyncs between adjacent phase changes on the M (ACDCLK) output. These bits are effective only when bit 7 = 0 and the contents of this register are greater than 2.

Programmed Value = Actual Value -2

Note: This register is used only in flat panel mode.



FR1F Diagnostic

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
D	Reserved (R/W)		Pixel Data		Misc Mod	Byp VGA	Diag
Reserve	u (R/W)	Output	t Mode	Control 2	Control 2	Palette	Mode

7-6 Reserved (R/W) (reset state: 00)

5-4 Pixel Data Pin Diagnostic Output Mode

These bits control the output of pins: SHFCLK, LP, M, P[15:0] and CA[7:0].

- 00 Normal Operation (default)
- 01 Output the following internal signals:

Signal	Pins
PDCLK	FLM
RDDE	LP
RDBLANK	M
RDVIDEO[23:16]	CA[7:0]
RDVIDEO[15:0]	P[15:0]

10 Output the following internal signals on P[15:0]

PDDELETE, PDGDCK,

PHHSTR[2:0], PHREMAIN[10:0]

11 Output the following internal signals on P[13:0]

SS1ROMBOE, FHC32KHZI, FHXMEMRQ, T2DDSPBP, T2DDSPEN,

T2DHBLANK, MXSQRDBG[7:0]

3 FP Miscellaneous Module Control 2

- 0 Normal Operation (default)
- 1 Enable the ring oscillator. The wave- form is output on ACTI pin. In addition, it is also output on pin A25 if the configuration option of pin AA4 is chosen to output clocks on A24 and A25.

2 FP Miscellaneous Module Control 2

- 0 Normal Operation (default)
- 1 Bypass clock divider for testing purposes

1 Bypass VGA Palette

- 0 Normal Operation (default)
- 1 Bypass internal VGA palette

0 FP Interface Diagnostic Mode

- 0 Normal Operation (default)
- 1 FP Interface Diagnostic Mode



FR20 FP Horizontal Panel Display Size LSB

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0		
FP Horizontal Panel Size LSB									

7-0 FP Horizontal Panel Size LSB

Programmed Value = Actual Value -1

This parameter signifies the end of FP Horizontal Display Enable and the start of FP Horizontal Blank time relative to the start of FP Horizontal Display Enable. The most significant bits are programmed in FR25[3:0]. In FP mode (FR01[1]=1), this parameter is counted using a counter which is clocked with FP dot clock divided by 8 in all modes and is independent of horizontal compensation.

FR21 FP Horizontal Sync Start LSB

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
			FP Horizontal	Sync Start LSB			

7-0 FP Horizontal Sync Start LSB

Programmed Value = Actual Value -1

In FP mode, this parameter is counted using a counter which is clocked with the FP dot clock divided by 8 in all modes and is independent of horizontal compensation. This parameter signifies the start of CRT HSync when not in CRT mode (FR01[0]=0). The most significant bits are programmed in FR25[7:4].



FR22 FP Horizontal Sync End

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
	Reserve	d (R/W)			FP Horizont	al Sync End	

7-5 Reserved (R/W) (Reset state: xxx)

In FP mode, this parameter is counted using a counter which is clocked with the FP dot clock divided by 8 in all modes and is independent of horizontal compensation. This parameter signifies the end of CRT HSync when not in CRT mode (FR01[0]=0). Only the 5 least significant bits are programmed.

4-0 FP Horizontal Sync End

FR23 FP Horizontal Total LSB

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
			FP Horizont	al Total LSB			

7-0 FP Horizontal Total LSB

Programmed Value = Actual Value - 5

In FP mode, this parameter is counted using a counter which is clocked with the FP dot clock divided by 8 in all modes and is independent of horizontal compensation. This parameter signifies the end of FP Horizontal Blank time and the start of FP Horizontal Display Enable relative to the start of the previous FP Horizontal Display Enable, i.e., the total size from one Horizontal Enable to the next. The most significant bits are programmed in FR26[3:0].

REVISION 1.5 10/14/97 65550

FR24 FP HSync (LP) Delay LSB

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
			FP HSYNC (I	LP) Delay LSB			

7-0 FP HSync (LP) Delay LSB

In FP mode, this parameter is counted using a counter which is clocked with the FP dot clock divided by 8 in all modes and is independent of horizontal compensation. This register is effective when FR27[7]=0 and signifies the start of FP HSync (LP) measured from start of FP Horizontal Display Enable. This allows FP HSync (LP) to be positioned independently from CRT HSync. The most significant bits are programmed in FR26[7:4].

FR25 FP Horizontal Overflow 1

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
F	Reserved (0) for	Sync Start MS	В	F	Reserved (0) for	Panel Size MS	В

7-4 Reserved (0) for FP Horizontal Sync Start MSB

3-0 Reserved (0) for FP Horizontal Panel Size MSB

See description of FR20 and FR21.



FR26 FP Horizontal Overflow 2

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Rese	rved for FP HS	YNC	FP HSync (bit-8)	Reserv	ed (0) for FP H	orizontal Total	(MSB)

7-5 Reserved (0) for FP HSync (LP) Delay (bits-11-9)

4 FP HSync (LP) Delay (bit-8)

3-0 Reserved (0) for FP Horizontal Total (MSB)

See description of FR23 and FR24.

FR27 FP HSync (LP) Width and Disable

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Delay Disable			FP	HSync (LP) W	idth		

7 FP HSync (LP) Delay Disable

- 0 FP HSync (LP) delay enable
- 1 FP HSync (LP) delay disable

In FP mode, this parameter is counted using a counter which is clocked with the FP dot clock divided by 8 in all modes and is independent of horizontal compensation.

6-0 FP HSync (LP) Width

Programmed Value = Actual Value -1



FR30 FP Vertical Panel Size LSB

Read / Write at I/O Address 3D1h



7-0 FP Vertical Panel Size LSB

Programmed Value = Actual Value -1

In FP mode (FR01[1]=1), this register is used to establish the end of FP Vertical Display Enable and the start of FP Vertical Blank time. The most significant bits are programmed in FR35[3:0].

FR31 FP Vertical Sync Start LSB (FR31)

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
			FP Vertical S	ync Start LSB			

7-0 FP Vertical Sync Start LSB

Programmed Value = Actual Value -1

In FP mode (FR01[1]=1), this register signifies the start of CRT VSync (FR01[0]=0). The most significant bits are programmed in FR35[7:4].

FR32 FP Vertical Sync End

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
	Reserve	d (R/W)			FP Vertica	l Sync End	

7-4 Reserved (R/W) (Reset state: xxxx)

In FP mode (FR01[1]=1), this register signifies the end of CRT VSync. Only the 4 least significant bits are programmed.


3-0 FP Vertical Sync End

Programmed Value = Actual Value -1



FR33 FP Vertical Total LSB

Read / Write at I/O Address 3D1h



7-0 Vertical Total LSB

FP Programmed Value = Actual Value -2

In FP mode (FR01[1]=1), this register is used to establish the end of FP Vertical Blank time and the start of FP Vertical Display Enable. The most significant bits are programmed in FR36[3:0].

FR34 FP VSync (FLM) Delay LSB

Read / Write at I/O Address 3D1h



7-0 FP VSync (FLM) Delay LSB

Programmed Value = Actual Value -1

In FP mode (FR01[1]=1), this register is effective when FR37[7]=0 and FR37[6]=0. This register signifies the start of FP VSync (FLM) measured from start of CRT VSync which is programmed in FR31. This allows FP VSync (FLM) to be located in different position from CRT VSync. The most significant bits are programmed in FR36[7:4].

REVISION 1.5 10/14/97 65550



FR35 FP Vertical Overflow 1

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
	FP Vertical Sy	nc Start [11-8]			FP Vertical Pa	nel Size [11-8]	

FP Vertical Sync Start (bits 11-8)

3-0 FP Vertical Panel Size (bits 11-8)

See description of FR30 and FR31.

FR36 FP Vertical Overflow 2

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved FLM bit 11		FLM Delay			FP Vertical	Total [11-8]	

7 Reserved (0) for FP FLM Delay (bit-11)

6-4 FP FLM Delay (bits 10-8)

3-0 FP Vertical Total (bits 11-8)

See description of FR33 and FR34.



FR37 FP VSync (FLM) Disable

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
FLM Delay	FLM Select	FP '	VSync (FLM) w	vidth		Reserved (0)	

When the FP Display engine is enabled (FR01[1]=1), it uses this register.

7 FP VSync (FLM) Delay Disable

This bit is effective when FR37[6]=0

- 0 FP VSync (FLM) delay enable
- 1 FP VSync (FLM) delay disable

6 FP VSync (FLM) select

- 0 FP VSync (FLM) is generated using FR37[7] and FP VSync (FLM) Delay (FR36[6:4] and FR34).
- 1 FP VSync (FLM) is the same as CRT VSync. FR37[7] is ignored in this case.

5-3 FP VSync (FLM) width

These bits are effective only if bit 6 is 0.

Programmed value = actual value -1

Note: These bits apply only to the 65550 revision ES2.0 and later. These bits are not used in earlier revisions of the 65550.

2-0 Reserved (0)



FR40 Horizontal Compensation Register

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserve	d (R/W)	EGHC	TH	ICP	ETHC	EHC	EHCP

This register is used in FP mode (FR01[1]=1)

7-6 Reserved (R/W) (reset state: 00)

5 FP Enable Graphics Horizontal Compensation (EGHC) (reset state: 0)

- 0 Disable graphics mode horizontal compensation.
- 1 Enable graphics mode horizontal compensation which consists of horizontal stretching and FR41 is used to specify stretching for different horizontal resolutions.

This bit is effective only when bit 0 is 1.

4-3 Text Horizontal Compensation Priority (THCP)

- 00 <u>Allow 9-dot compression to 8-dot if needed.</u> If horizontal panel size is wide enough, 8-dot text remains 8-dot text and 9-dot text remains 9-dot text. If horizontal panel size is not wide enough, then 8-dot text remains 8-dot text and 9-dot text is forced to 8-dot text (default)
- 01 <u>No compression or expansion.</u> 8-dot text remains 8-dot text and 9-dot text remains as 9-dot text regardless of horizontal panel size.
- 10 Allow 8-dot expansion to 9-dot, or 9-dot compression to 8-dot, depending on horizontal panel size. If horizontal panel size is wide enough, 8-dot text is forced to 9-dot text and 9-dot text remains 9-dot text. If horizontal panel size is not wide enough then 8-dot text remains 8-dot text and 9-dot text is forced to 8-dot text.
- 11 Allow 8-dot and 9-dot expansion to 10-dot, or 8-dot expansion to 9-dot, or 9-dot compression to 8-dot, depending on horizontal panel size. If horizontal panel size is wide enough, 8-dot text is forced to 10-dot text and 9-dot text is forced to 10-dot text. Otherwise, if horizontal panel size is wide enough, 8-dot text is forced to 9-dot text and 9-dot text remains 9-dot text. If horizontal panel size is not wide enough, then 8-dot text remains 8-dot text and 9-dot text is forced to 8-dot text.

Note: These bits are effective only when bit 0 is 1 and bit 2 is 1. These bits determine the text mode compression/stretching method to be applied if horizontal panel size is wide enough. If after applying the specified text compression/stretching, the horizontal panel size is still wider than the stretched image then further stretching will be applied using the same algorithm used for horizontal graphics compensation.



FR40 Horizontal Compensation Register (continued)

2 Enable Text Horizontal Compensation (ETHC)

- 0 Disable text mode horizontal compensation (default)
- 1 Enable text mode horizontal compensation.

This bit is effective only when bit 0 is 1. Text mode horizontal compensation priority/method is specified in bits [4:3]

1 Enable Horizontal Centering (EHC)

- 0 Disable horizontal centering (default)
- 1 Enable horizontal centering. Horizontal left and right borders will be computed automatically. This bit is effective only when bit 0 is 1.

O Enable Horizontal Compensation (EHCP)

- 0 Disable horizontal compensation (default)
- 1 Enable horizontal compensation



FR41 Horizontal Stretching Register

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
	D	1 (0)		Reserved	Hor Stretch	Hor Stretch	Hor Stretch
	Reserv	/ea (0)		(R/W)	1024 Col	800 Col	640 Col

This register is used when FR01[1] and FR40[0]=1 and graphics mode is enabled. This register must be set before FR40.

7-4 Reserved (0)

3 Reserved (R/W) (reset state: 0)

2 FP Enable Horizontal Stretching for 1024-column Graphics Mode

- 0 Disable horizontal stretching for 1024-column graphics mode.
- 1 Enable horizontal stretching for 1024-column graphics mode.

Note: The 1024-column graphics mode includes 512-column graphics mode with horizontal pixel doubling enabled.

1 FP Enable Horizontal Stretching for 800-column Graphics Mode

- 0 Disable horizontal stretching for 800-column graphics mode.
- 1 Enable horizontal stretching for 800-column graphics mode.

Note: The 800-column graphics mode includes 400-column graphics mode with horizontal pixel doubling enabled.

0 FP Enable Horizontal Stretching for 640-column Graphics Mode

- 0 Disable horizontal stretching for 640-column graphics mode.
- 1 Enable horizontal stretching for 640-column graphics mode.

Note: The 640-column graphics mode includes 320-column graphics mode with horizontal pixel doubling enabled.



FR48 Vertical Compensation Register

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (R/W)		ETVS	Text Mode Stretch	EVLR	Vertical Centering	EVCP	

7-5 Reserved (R/W) (reset state: 0)

When the FP Display engine is enabled (FR01[1]=1), it uses this register.

4 Enable Text Mode Vertical Stretching (ETVS)

- 0 Disable vertical stretching (default)
- 1 Enable vertical stretching

3 Text Mode Vertical Stretching Priority

0 Priority: ETVS, EVLR (default)

1 Priority: EVLR, ETVS

This bit is effective in text modes if bits 2 and 4 are set.

2 Enable Vertical Line Replication (EVLR)

- 0 Disable vertical line replication (default)
- 1 Enable vertical line replication

This bit is effective in text and graphics modes.

1 Enable Vertical Centering

- 0 Disable vertical centering (default)
- 1 Enable vertical centering

This bit is effective only when bit 0 is "1".

O Enable Vertical Compensation (EVCP)

- 0 Disable vertical compensation feature (default)
- 1 Enable vertical compensation feature



FR49—4C Text Mode Vertical Stretching 0 MSB

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0		
Replication Specifications									

7-0 Replication Specifications

- 00 No replication
- 01 Replicate once
- 10 Replicate twice
- 11 Replicate three times

Font lines beyond 16 are not replicated.

Note: This register specifies the new text mode vertical stretching (along with FR4A, FR4B, FR4C). FR49(MSB), FR4A(LSB) and FR4B (MSB), FR4C(LSB) constitute two 16 bit registers. Each of the 16 pairs of bits specify scan line replication as shown above.

FR49 Text Mode Vertical Stretching 0 MSB
 FR4A Text Mode Vertical Stretching 0 LSB
 FR4B Text Mode Vertical Stretching 1 MSB
 FR4C Text Mode Vertical Stretching 1 LSB

FR4D Vertical Line Replication Register

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
	VLRHH				VLI	RHL	

7-4 FP Vertical Line Replication Height High (VLRHH)

3-0 FP Vertical Line Replication Height Low (VLRHL)

Note: This register is used in FP mode (FR01[1]=1) and vertical line replication is enabled. The 4 bit number specifies the number of lines between replicated lines. Double scanned lines are counted. The state machine starts stretching by using the lower nibble value. If the stretched display does not fit it uses the next higher value. The process continues until the count is equal to upper nibble value or the display fits. The lower nibble value must be less than or equal to upper nibble value. Set this register before FR40.



FR4E Selective Vertical Stretching Disable Register

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (R/W)		Disable	Disable	Disable	Disable	Disable	Disable
		600 Graph	480 Graph	400Graph	350 Graph	400 Text	350 Text

7-6 Reserved (R/W) (reset state: xx)

5 Disable 600-line Graphics Stretching

- 0 Disable stretching
- 1 Enable stretching

4 Disable 480-line Graphics Stretching

- 0 Disable stretching
- 1 Enable stretching

3 Disable 400-line Graphics Stretching

- 0 Disable stretching
- 1 Enable stretching

2 Disable 350-line Graphics Stretching

- 0 Disable stretching
- 1 Enable stretching

1 Disable 400-line Text Stretching

- 0 Disable stretching
- 1 Enable stretching

0 Disable 350-line Text Stretching

- 0 Disable stretching
- 1 Enable stretching

Note: This register is used to selectively disable vertical stretching based on the vertical display end parameter. The register is qualified by master enable bits in FR48. Set this register before FR40.

This page intentionally left blank.



CHAPTER 16

APPLICATION SCHEMATICS



This page intentionally left blank.



16.0 APPLICATION SCHEMATIC EXAMPLES

This section includes three groups of schematics showing various interface examples:

- 1) Bus Interface
 - PCI Bus (with BIOS ROM)
 - VL-Bus
 - VL-Bus BIOS ROM
- 2) Display Memory Interface
 - 256Kx16 DRAMs (65545-Compatible)
 - 256Kx32 DRAMs (New in 65550)
 - 512Kx32 DRAM (New in 65550)
 The above diagrams include VAFC & PC-Video Port interface examples.
- 3) CRT / Panel Interface
 - CHIPS' DK Board Panel Connectors
 - CRT Display with DDC & DPMS support

To implement an ideal complete graphics subsystem, the user must select a bus interface, memory type, and sea panel interface (i.e., one circuit from each group above). For real systems, the user must also consider other issues such as the size of the VL-Bus address space, power management, 3.3V or 5V logic levels (one or the other or selectable to either) for each interface, BIOS ROM support, video port support, etc.

The 65550 pinout is compatible with the 65<u>54x</u> family and supports direct decode of 26 bits of system address (28 bits if the GPIO pins are not used) on the VL-Bus (PCI allows the full 32 address bits to be decoded since addresses are multiplexed with data). For the VL-Bus, this allows the chip to decode its linear frame buffer within a 64MB (or 256MB) address range. If the system requires a larger overall memory space, additional upper address bits may be decoded externally and the result input on the highest 65550 address pin.

The user must decide if the bus interface requires a BIOS ROM. If the graphics subsystem BIOS code is always included in the system BIOS ROM, the system will not need a separate ROM circuit to hold a graphics subsystem. The BIOS ROM circuits shown support both 32Kx8 and 64Kx8 ROM devices (CHIPS provides both 32KB and 40KB versions of its BIOS depending on options supported). The VL-Bus BIOS ROM circuit also provides for flash ROM support if required. Note that to reduce load on the VL-Bus, the VL-Bus

BIOS ROM connects to the ISA Bus (the ISA Bus connector is in line with the VL-Bus connector). The memory interface examples show interface connections for 256Kx16, 256Kx32, and 512Kx32 DRAMs. 256Kx4 DRAMs are also supported; the exact circuit is not shown here, but uses the same interface connection methods illustrated in the 256Kx16 interface circuit shown. The 256Kx32 and 512Kx32 circuits illustrate new capabilities in the 65550; 2-bank (2MB) capability for the 256Kx16 interface is also new (the interface to the 1st bank is the same as used for the 65545 and 548). If a design is implemented per the 256Kx16 circuit shown in this document, it will be compatible with the 65545, 65548, or 65550 (except that the 65545 and 548 will only support the first of the two memory banks).


Examples are also included showing how to interface to either CHIPS' PC-Video or VAFC (VESA Advanced Feature Connector). examples are included with the display memory interface circuits since the video port shares pins with the optional 'frame buffer' DRAM (called DRAM 'C'). The frame buffer DRAM is optional and is used to provide additional bandwidth for improving performance when using STN-DD panels in simultaneous display mode. A single design can be implemented which allows either the frame buffer DRAM or the video port to be used with the same PCB layout. If DRAM 'C' is assembled onto the board, the video port may not be used; if the DRAM is not stuffed, the video port may be used. This is a reasonable trade-off since the frame buffer is used with STN-DD panels and video overlay is not generally used with these panels because of visual persistence of the panel LCD material. Video port overlay capability generally makes more sense with TFT panels where the frame buffer DRAM provides no advantage.

The display interface example shows a typical interface to a CRT using the standard VGA connector enhanced to include support for Video Electronics Standards Association (VESA) standards. The standards supported include DPMS (Display Power Management Signaling) and DDC (Display Data Channel).

The panel interface circuit included here shows connections to the CHIPS Development Kit (DK) board. The 50-pin connector shown was defined by CHIPS many years ago to simplify the interface to a

wide variety of panels. Panel interface examples shown in CHIPS' flat panel graphics controller documentation use this connector as a baseline interface standard. Real system designs are usually customized for the specific panels to be used in those systems.





Note: Additional bus drive capability may be enabled by programming xxx bit-y = z.

Figure 16-1: Circuit Example PCI Bus Interface



	To Systems Logic SYSRESET#	VL-B42 RESET#	207 MHz 202 RESET#	
486 S-Series		ICA D20 14.31818	MITZ ZUS DEECLV	
196pin PQFF	Cx486S/S2	32.768 KI	1Z (opt) 154 32KHZ	PCI Bus
CPU-145	CPU-S17 ADS# MIO#	VL-A45 ADS# M/IO#	22 ADS# 31 ADS#	"FRAME#"
(CPU-111_)	CPU-N16 W/R#	VL-B44 W/R#	11 9 M/10#	"PAR"
(CPU-120)	CPU-N1/ CPLICLK	VL-B45 TCLK		"IDSEL"
(CPU-123)	CPU-C3 PDV#	VL-B56 I RDV#	24 LCLK (2XCL	
(CPU-133_)	(CPU-F16) RD 1#	(VL-A48) LDEV# (VL-A49) DDEV#	250 LRDY# 250 LDEV#	"TRDY#" "DEVSEL#"
	To Local Bus Control Logic	$\frac{VI_{-B/8}}{VI_{-B/8}}$ RDYRIN	$\frac{\pi}{23}$ DDTN# (CDS)	
CPU-9	CPU-?? A27 or ENABKL	VI B24 A27		PIO1/DDCCLK)
CPU-8	CPU-?? A26 or ACTI	$\frac{\text{VI}_{-}\Delta 23}{\text{A}26}$	33 A26 (ACTI)(G	PIO0/DDCDAT)
CPU-7	CPU-?? A25 A24	VL-B25 A25 A24	30 A25 A25	"SERR#"
(CPU-5	CPU-?? \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$\sqrt{\text{VL-A25}}$	28 A24	"PERR#"
(CPU-4 (CPU-3	CPU-S3 A22 CPU-07 A22	VL -B26 λ 22	201 A23	"Reserved"
CPU-3	CPU-05 A21	(VL-A26) A21 (VL-B27) A21	200 A22 A21	"CLK" "ROMOE#"
CPU-193	CDLL OR A20	VI A28 A20	199 A20 6555	"Reserved"
CPU-191	CPU O4 A19	VI B28 A19	198 410	"ROMA17"
CPU-189	CPU-04 A18 A17	VL-B28 VL-A29 A17	197 A18	"ROMA16"
(CPU-183)	CPU-U3 A16	VL-B30 A16	196 A17 Bus	"ROMA14"
(CPU-181	CPU-U9 A 15	VL-A30 A15	194 Al6 Interfer	"ROMA15"
CPU-180	CPU-R/ A14	VL -B31 $\Delta 1/4$	193 A15	KOMAIS
(CPU-178) (CPU-176)	CPU-S5 A13 CPU-O10 A13	VL-A31 A13	192 A14 Default	"ROMA12" "ROMA8"
CPU-176 CPU-174	CDI S7 A12	$\frac{\text{VI}}{\text{A32}}$ A12	191 A13 Names A12 Indicate	"ROMA7"
CPU-172	CDI D12 All	VI_B34 All	190 A 11 Hulcaic	"ROMA9"
(CPU-165)	CDIT 213 A10	VI A33 A10	189 A10 VE-Bus	"ROMA6"
CPU-163	CPU-011 A9 A9 A8	VL-B35 A9 A8	188 A9 or 1x/2x 486 CPU	"ROMA11"
<u>CPU-161</u>	CPU-RI3	VL-A34	186 A8 Direct	"ROMA5"
(CPU-159_)	CPU-013 A6	VL-B36 A6	185 A/ Local Bus	"ROMA10"
(CPU-158)	CPU-S15 A5	VL-A36	183 A6	"ROMA4"
(CPU-154 (CPU-152	CPU-012 A4 CPU-S16 A2	(VL-B37) A4 (VL-A37) A4	182 A5 182 A4	"ROMA3" "ROMA2"
CPU-150	CPU-R15 A3	VI_B39 A3	180 A3	"ROMA1"
CPU-146	CDIL O14 A2	VI P40 A2	1/9 A2	"ROMA0"
CPU-113	CPU-014 BE3# BE2#	VL-B40 VL-A44 BE3# BE2#	10 BE3#	"C/BE3#"
(CPU-115)	CPU-JI5 DE1#	VL-A42 BE1#	320 BE2#	"C/BE2#"
CPU-116	CPU-J16 BEO#	VL-A41 REO#	43 Q BE1#	"C/BE1#"
(CPU-117	CPU-K15 D31	VL-A39 D31	10 BE0#	"C/BE0#"
(CPU-74 (CPU-71	CPU-B8 D30 CPU-C9 D30	VL-A20 D30 VL-B19 D30	D31 D30	"AD31" "AD30"
CPU-69	CDIT AS D29	VI - A 19 D29	3 D20	"AD29"
CPU-67	CPLI-C8 D28	VI -B18 D28	4 D28	"AD28"
CPU-65	CPU-C6 D27 D26	VL-A18 D27 D26	5 D28 D27	"AD27"
(CPU-63)	CPU-C/ D25	VL-B1/ D25	7 D26	"AD26"
(CPU-61	CPU-B0 D24	VL-AID D24	7 D25	"AD25"
(CPU-59	CPU-A6 D23 CPU-A4 D23	VL-B16 D23	12	"AD24"
(CPU-55 (CPU-53	CDIT V5	(VL-A15) D23 (VL-B15) D22	Note: Configu	
CPU-51	CDII B2 D21	$\frac{\text{VI}}{\text{A}14}$ $\frac{\text{D}21}{\text{D}21}$	15 clock reference	
CPU-48	CPU-A1 D20	VI D12 D20	16 configuration b	,
CPU-47	CPU-B1 D19 D18	VL-B13 VL-A13 D19 D18	17 pin 150 to grou	
CPU-46	<u>CPU-C2</u> D17	(VL-B12) D18	18 resistor. If the	
CPU-45	CPU-D3 D16	VL-AII	20 VCC is 3.3V, t	
CPU-44	CPU-J3 D15	VL-BII D15	33 thresholds show	ıld be
(CPU-42 (CPU-41	CPU-F3 D14	VI P10 D14	34 programmed a	ccordingly by
CPU-41 CPU-39	CDI D2 D13	VI 100 DI3	35 connecting con	figuration bit-8
CPU-38	CPU-G3 D12	VI -B08 D12	30 (13711 - 14	
CPU-37	CPILC1 DII	VI -407 DII	31	
(CPU-35)	<u>CPU-E3</u> D10	VL-B07 D10 D9	40	
CPU-32	CPU-DI D8	VL-A06 D8	11 D9	"AD9"
(CPU-31	CPU-F2 D7	VL-B05 D7	D8	"AD8"
(CPU-29 (CPU-27	CPU-L3 D6	VI P04 D6	45 D6	"AD7" "AD6"
CPU-26	CPII-12 D5	$VI - \Delta 04$ D5	46 D5	"AD6" "AD5"
CPU-25	CDII M3 D4	VI_B03 D4	4/ D4	"AD4"
CPU-23	CDII H2 D3	VI -402 D3	48 D2	"AD3"
(CPU-20)	CPU-N1 D1	VL-B02 D1	$\frac{49}{50}$ D2	"AD2"
CPU-18	CPU-N2 DO	VL-A01 DO	51 DI	"AD1"
(<u>CPU-17</u>)	CPU-P1 D0	(_VL-B01_)	D0	"AD0"

Figure 16-2: Circuit Example VL BUS Interface








Figure 16-3: Circuit Example - VL-Bus BIOS Interface



†Typical resistor value. Actual value for a specific PCB layout should be determined by experimentation for optimal signal damping

Figure 16-4: Circuit Example - 256Kx16 "2-CAS" Display Memory Interface with VAFC Video Port





†Typical resistor value. Actual value for a specific PCB layout should be determined by experimentation for optimal signal damping

Figure 16-5: Circuit Example - 256Kx16 "2-WE#" Display Memory Interface with VAFC Video Port




Figure 16-6: Circuit Example 256Kx16 Display Memory Interface






Figure 16-7: Circuit Example 256Kx32 Display Memory Interface






Figure 16-8: Circuit Example 512Kx32 Display Memory Interface






Figure 16-9: Circuit Example CRT / Panel Display Interface




Figure 16-10: Circuit Example RGB-to-NTSC Encoder

Notes: The above circuit is set up for NTSC output which is compatible with North American TV standards. For PAL output compatible with European TV standards, AD722 pin-1 ('NTSC') should be grounded and the crystal frequency should be 4.433620 MHz.

The above circuit is shown as an external stand-alone circuit that would work with any VGA connector conforming to the VESATM DDC ('Display Data Channel' for Monitor Plug-n-Play) standard (which adds +5V on pin-9 of the VGA connector), assuming proper VGA programming (i.e., 525 line interlaced mode compatible with NTSC timing). If the above circuit is incorporated directly on the motherboard with the 65550 Graphics Accelerator, an appropriate signal (such as the 65550 STNDBY# signal) may be input on AD722 pin 5 instead of the pull-up shown (to allow power down of the AD722) and the 14.31818 MHz reference clock to the 65550 can be input on AD722 pin 3 instead of the crystal connection shown above (in this case, the AD722 '4FSC' pin should be pulled up instead of being connected to ground to select the higher frequency).

The above diagram shows one example circuit that works with the 65550 using a specific encoder chip available from Analog Devices. The 65550 can also support many other RGB-NTSC encoder chips from other manufacturers. Many of these chips require Composite sync (CSYNC) instead of separate H and V sync. The 65550 can be programmed to output CSYNC on its HSYNC pin (see registers xxx for information on various programming options for NTSC / PAL output support)



CHAPTER 17

ELECTRICAL SPECIFICATIONS



This page intentionally left blank.



17 ELECTRICAL SPECIFICATIONS

Table 17-1: 65550 Absolute Maximum Conditions

Symbol	Parameter	Min	Typical	Max	Units
P_{D}	Power Dissipation	_		3.0	W
V_{CC}	Supply Voltage†	-0.5	1	7.0	V
$V_{\rm I}$	Input Voltage	-0.5		V_{CC} +0.5	V
V_{O}	Output Voltage	-0.5		$V_{CC} + 0.5$	V
T_{OP}	Operating Temp	-25		85	°C
T_{STG}	Storage Temp	-40	_	125	°C

Note: Permanent device damage may occur if Absolute Maximum Rating are exceeded. Functional operation must be restricted to the conditions under Normal Operating Conditions.

Table 17-2: 65550 Normal Operating Conditions

Symbol	Parameter	Min	Typical	Max	Units
V_{CC5}	Supply Voltage†	4.5	5.0	5.5	V
V_{CC33}	Supply Voltage†	3.0	3.3	3.6	V
T_{A}	Ambient Temperature	0	_	70	°C
T_{C}	Case Temperature	0	_	110	°C

Table 17-3: 65550 DAC Characteristics (Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Notes	Min	Typical	Max	Units
V_{O}	Output Voltage	IO ≤ 10 mA	1.5	_	_	V
I_{O}	Output Current	VO ≤ 1V @ 37.5Ω Load	1	_	21	mA
	Full Scale Error		İ	_	± 5	%
	DAC to DAC Correlation		ı	1.27	_	%
	DAC Linearity		± 2	_	_	LSB
	Glitch Energy		-	_	200	pVsec
	Comparator Sensitivity		-	50	_	mV

Note:

† IVCC and CVCC must ALWAYS be tied to the same voltage supply, and AVCC must NEVER be provided with a voltage supply that is higher than IVCC and CVCC.



Table 17- 4: 65550 DC Characteristics (Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Notes	Min	Typical	Max	Units
P_{D33}	Power Dissipation	All VCCs at 3.3V	_	_	1.5	W
P_{D50}	Power Dissipation	All VCCs at 5.0V	_	-	2.5	W
${ m I}_{ m IL}$	Input Leakage Current		-100	-	+100	μΑ
I_{OZ}	Output Leakage Current	High Impedance	-100	_	+100	μΑ
V_{IL}	Input Low Voltage	All input pins	-0.5	_	0.8	V
V_{IH}	Input High Voltage	All input pins	2.0	_	VCC+0.5	V
V_{OL5}	Output Low Voltage	Under max load per table 17-5 (5V)	_	_	0.5	V
V_{OL3}	Output Low Voltage	Under max load per table 17-5 (3.3V)	_	_	0.5	V
V_{OH5}	Output High Voltage	Under max load per table 17-5 (5V)	2.4	-	-	V
V_{OH3}	Output High Voltage	Under max load per table 17-5 (3.3V)	0.7xVcc	_	_	V



Table 17- 5: 65550 DC Drive Characteristics (Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Output Pins	DC Test Conditions	Min	Units
I_{OL}	Output Low Drive	AA0-AA9	V _{OUT} =V _{OL} , see note†	12	mA
		H/VSYNC, P0-P23, SHFCLK, M			
		DEVSEL#, PAR, PERR#, SERR#, STOP#, TRDY#	V _{OUT} =V _{OL} , see note†	8	mA
		CASAH/L#, CASBH/L#, CASCH/L#, CASDH/L#			
		ACTI, D0-D31, ENABKL, ENAVDD, ENAVEE, FLM, LP			
		COE#, RAS0#, RAS1#, WEA#, WEB#, WEC#, WED#	V _{OUT} =V _{OL} , see note†	4	mA
		All other outputs	V _{OUT} =V _{OL} , see note†	2	mA
I_{OH}	Output High Drive	AA0-AA9	V _{OUT} =V _{OL} , see note†	12	mA
		H/VSYNC, P0-P23, SHFCLK, M			
		DEVSEL#, PAR, PERR#, SERR#, STOP#, TRDY#	V _{OUT} =V _{OL} , see note†	8	mA
		CASAH/L#, CASBH/L#, CASCH/L#, CASDH/L#			
		ACTI, D0-D31, ENABKL, ENAVDD, ENAVEE, FLM, LP			
		COE#, RAS0#, RAS1#, WEA#, WEB#, WEC#, WED#	V _{OUT} =V _{OL} , see note†	4	mA
		All other outputs	V _{OUT} =V _{OL} , see note†	2	mA

Note: †IOL & IOH drive listed above indicates 5V low drive (Vcc=4.5V) and 3.3V high drive (Vcc=3V), as programmed.

Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation.

Electrical specifications contained herein are preliminary and subject to change without notice.

Table 17-6: 65550 AC Test Condition	Table 17-	6:	65550	AC	Test	Condition
-------------------------------------	-----------	----	-------	----	------	-----------

	or occounted rest containing			
Symbol	Parameter	3.3 Volt Signaling	5 Volt Signaling	Units
V_{CC}	Supply Voltage	3.1	5.5	V
V_{TEST}	All AC parameters	0.4 V _{CC}	1.5	V
$V_{\rm IL}$	Input low voltage (10% of V _{CC})	0.1 V _{CC} (Min)	_	V
V_{Ih}	Input high voltage (90% of V _{CC})	_	0.9 V _{CC} (Max)	V
T_R	Maximum input rise time (3/5.5V)	3	3	ns
T_{F}	Maximum input fall time (3/5.5V)	2	2	ns




Table 17-7: 65550 AC Timing Characteristics - Reference Clock

Symbol	Parameter	Notes	Min	Typical	Max	Units
F_{REF}	Reference Frequency	(±100 ppm)	1	14.31818	60	MHz
T_{REF}	Reference Clock Period	1/F _{REF}	16.6	69.84128	1000	nS
$T_{\rm HI}/T_{\rm REF}$	Reference Clock Duty Cycle		25	1	75	%




Figure 17-2: Reference Clock Timing



Table 17-8: 65550 AC Timing Characteristics - Clock Generator

Symbol	Parameter	Notes	Min	Typical	Max	Units
F _{DCLK}	DCLK Frequency (3.3V) 550A1		_	_	80	MHz
	DCLK Frequency (5.0V) 550A1 and 550A1-5		_	_	110	MHz
	DCLK Frequency (3.3V) 550B		_	_	95	MHz
F_{MCLK}	MCLK Frequency (3.3V) 550A1		_	-	38	MHz
	MCLK Frequency (5.0V) 550A1 and 550A1-5		_	_	38	MHz
	MCLK Frequency (3.3V) 550B		_	_	50	MHz




Figure 17-3: Clock Timing

Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation. Electrical specifications contained herein are preliminary and subject to change without notice.

SUBJECT TO CHANGE WITHOUT NOTICE

Table 17- 9: 65	5550 AC Timing	Characteristics - Reset
-----------------	----------------	--------------------------------

Symbol	Parameter	Notes	Min	Max	Units
T_{IPR}	Reset Active Time from Power Stable	See Note 1	5	_	mS
T_{ORS}	Reset Active Time from Ext. Osc. Stable		0	_	mS
T_{RES}	Reset Active Time with Power Stable	See Note 2	2	_	mS
T_{STR}	Reset Active Time from Standby	RESET# is ignored in Standby Mode	2	_	mS
T_{RSR}	Reset Rise Time	Reset fall time is non-critical	_	20	nS
T_{RSO}	Reset Active to Output Float Delay		_	40	nS
T_{CSU}	Configuration Setup Time	See Note 3	20	_	nS
T_{CHD}	Configuration Hold Time		5	_	nS

- **Note 1:** This parameter includes time for internal voltage stabilization of all sections of the chip, startup and stabilization of the internal clock synthesizer, and setting of all internal logic to a known state.
- **Note 2:** This parameter includes time for the internal clock synthesizer to reset to its default frequency and time to set all internal logic to a known state. It assumes power is stable and the internal clock synthesizer is already operating at some stable frequency.
- Note 3: This parameter specifies the setup time to latch reliably the state of the configuration bits. Changes in some configuration bits may take longer to stabilize inside the chip (such as internal clock synthesizer-related bits 4 and 5). The recommended configuration bit setup time is T_{RES} (2mS) to insure that the chip is in a completely stable state when Reset goes inactive.





Figure 17-4: Reset Timing

Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation. Electrical specifications contained herein are preliminary and subject to change without notice.



Table 17- 10.	65550 AC Timing (haracteristics -	PCI Ruc Fram	(33 MHz)
Table 1/- IU:	OSSSO ACTIONNY C	. Haracieristics -	· FUI DUS FIAIII	E 1.3.3 VI FIZ.I

Symbol	Parameter	Notes	Min	Max	Units
T_{FRS}	FRAME# Setup to CLK		7	_	nS
T_{CMS}	C/BE#[3:0] (Bus CMD) Setup to CLK		7	_	nS
T_{CMH}	C/BE#[31:0] (Bus CMD) Hold from CLK		2	_	nS
T_{BES}	C/BE#[3:0] (Byte Enable) Setup to CLK		7	_	nS
T_{BEH}	C/BE#[3:0] (Byte Enable) Hold from CLK		2	_	nS
T_{ADS}	AD[31:0] (Address) Setup to CLK		7	_	nS
T_{ADH}	AD[31:0] (Address) Hold from CLK		2	_	nS
T_{DAS}	AD[31:0] (Data) Setup to CLK		7	_	nS
T_{DAH}	AD[31:0] (Data) Hold from CLK		2	_	nS
T_{DAD}	AD[31:0] (Data) Valid from CLK		2	11	nS
T_{TZH}	TRDY# High Z to High from CLK		2	11	nS
T_{THL}	TRDY# Active from CLK		2	11	nS
T_{TLH}	TRDY# Inactive from CLK		2	11	nS
T_{THZ}	TRDY# High before High Z		1	_	CLK
T_{DZL}	DEVSEL# Active from CLK		2	11	nS
$T_{ m DLH}$	DEVSEL# Inactive from CLK		2	11	nS
T_{DHZ}	DEVSEL# High before High Z		1	_	CLK
T_{ISC}	IRDY# Setup to CLK		7	-	nS
T_{IHC}	IRDY# Hold from CLK		2	_	nS



Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation. Electrical specifications contained herein are preliminary and subject to change without notice.

SUBJECT TO CHANGE WITHOUT NOTICE

Table 17-11: 65550 AC Timing Characteristics - PCI Bus Stop (33 MHz)

Symbol	Parameter	Notes	Min	Max	Units
T_{SZH}	STOP# High Z to High from CLK		2	11	nS
T_{SHL}	STOP# Active from CLK		2	11	nS
T_{SLH}	STOP# Inactive from CLK		2	11	nS
T_{SHZ}	STOP# High before High Z		1		CLK




Figure 17-6: PCI Bus Stop Timing

Table 17-12: 65550 AC Timing Characteristics PC BIOS ROM

Symbol	Parameter	Notes	Min	Max	Units
T_{ROE}	ROMOE# Active from CLK		-	40	nS

Note: PCI BIOS ROM timing is derived from the PCI bus clock. Timing sequences are fixed assuming the use of widely-available, low-cost, typical industry-standard EPROMs. Timing specifications and performance of BIOS ROM memory accesses are non-critical since PCI BIOS ROM data is always shadowed into high-speed system memory prior to execution of BIOS code.





Figure 17-7: PCI BIOS ROM Timing



Table 17- 13: 65550 AC Timing Characteristics - DRAM Read / Write

Symbol	Parameter	Notes	Versions I	ES 1.7	Units
			and Ear	lier	
			Min	Max	
T_{RC}	Read/Write Cycle Time	Std DRAM	4Tm – 15	_	nS
		EDO DRAM	5Tm – 5	_	nS
T_{RAS}	RAS# Pulse Width	Std DRAM	2Tm - 5	_	nS
		EDO DRAM	3Tm - 5	_	nS
T_{RP}	RAS# Precharge	Std DRAM	2Tm - 5	_	nS
		EDO DRAM	2Tm - 5	_	nS
T_{CRP}	CAS# to RAS# Precharge	Std DRAM	2Tm - 15	_	nS
		EDO DRAM	2Tm – 15	_	nS
T_{CSH}	CAS# Hold from RAS#	Std DRAM	2Tm	_	nS
		EDO DRAM	2Tm	_	nS
T_{RCD}	RAS# to CAS# Delay	Std DRAM	1.5Tm - 10	1.5Tm	nS
		EDO DRAM	1.5Tm – 10	_	nS
T_{RSH}	RAS# Hold from CAS#	Std DRAM	0.5Tm	_	nS
		EDO DRAM	1.5Tm - 15	_	nS
T_{CP}	CAS# Precharge		_	0.5Tm	nS
T_{CAS}	CAS# Pulse Width		_	0.5Tm	nS
T_{ASR}	Row Address Setup to RAS#		0.5Tm - 5	_	nS
T_{ASC}	Column Address Setup to CAS#	Std DRAM	0.5Tm	_	nS
		EDO DRAM	0.5 Tm - 5	-	nS
T_{RAH}	Row Address Hold from RAS#		Tm - 5	_	nS
T_{CAH}	Column Address Hold from CAS#		0.5Tm	_	nS
T_{CAC}	Data Access Time from CAS#	Std DRAM	_	0.5Tm	nS
		EDO DRAM	_	Tm-8	nS
T_{RAC}	Data Access Time from RAS#	Std DRAM	_	2Tm	nS
		EDO DRAM	_	2.5Tm	nS
T_{DS}	Write Data Setup to CAS#	Std DRAM	0.5Tm - 5		nS
		EDO DRAM	0.5 Tm - 5		nS
T_{DH}	Write Data Hold from CAS#		0.5Tm		nS
T_{COH}	Read data hold from CAS# fall	EDO DRAM	2		nS
T _{OFF}	Read data hold from CAS# rise	Std DRAM	0		nS
T_{PC}	CAS Cycle Time		Tm		nS
T_{WS}	WE# Setup to CAS#		Tm - 10		nS
T_{WH}	WE# Hold from CAS#		2Tm - 5		nS

Note: The 65550 does not perform mixed read and write (or read modify write) cycles during the same CAS low interval Unless otherwise specified, specifications above apply to both 5V & 3.3V operation. Electrical specifications contained herein are preliminary and subject to change without notice.






Figure 17-9: DRAM Page Mode Write Cycle Timing

Note: The above diagrams represent typical page mode cycles. The number of actual CAS cycles may vary. Unless otherwise specified, specifications above apply to both 5V & 3.3V operation. Electrical specifications contained herein are preliminary and subject to change without notice.

REVISION 1.5 10/14/97 65550



Table 17-14: 65550 AC Timing Characteristics - CBR Refresh

Symbol	Parameter	Notes	Min	Typical	Max	Units
T_{CHR}	RAS# to CAS# Delay		5Tm - 5	_	_	nS
T_{CSR}	CAS# to RAS# Delay	Normal Operation	Tm - 5	_	_	nS
		Standby Mode	2Tm - 5	_	_	nS
T_{RAS}	RAS# Pulse Width		5Tm - 5	_	_	nS




Figure 17-10: CAS-Before-RAS (CBR) DRAM Refresh Cycle Timing

Table 17-15: 65550 AC Timing Characteristics - Self Refresh

Symbol	Parameter	Notes	Min	Typical	Max	Units
T_{RASS}	RAS# Pulse Width for Self-Refresh		100	_	_	μS
T_{RP}	RAS# Precharge		4Tm – 3	_	_	nS
T_{RPS}	RAS# Precharge for Self-Refresh		10Tm	-	_	nS
T_{RPC}	RAS# to CAS# Delay		3Tm - 5	_	_	nS
T_{CSR}	CAS# to RAS# Delay	Normal Operation	Tm - 5	-	_	nS
		Standby Mode	2Tm - 5	_	_	nS
T_{CHS}	CAS# Hold Time		0	_	_	nS
T_{CPN}	CAS# Precharge		Tm - 5	_	_	nS




Figure 17-11: "Self Refresh DRAM" Refresh Cycle Timing

Table 17-16:	65550 AC Timing	Characteristics -	Video Data Port
---------------------	-----------------	-------------------	-----------------

Symbol	Parameter	Notes	Min	Max	Units
T_{VDS}	VP (Incoming Data) Setup		5*	ı	nS
T_{VDH}	VP (Incoming Data) Hold		3*	1	nS
T_{HRS}	HREF (Incoming HS) Setup	ZV-Port Mode	5*	_	nS
T_{HRH}	HREF (Incoming HS) Hold		3*	1	nS
T_{VRS}	VREF (Incoming VS) Setup		5*	-	nS
T_{VRH}	VREF (Incoming VS) Hold		3*	1	nS
	VCLK Period		50	1	nS
	VCLK Duty Cycle		40%	60%	_

* Note: To be confirmed.




Figure 17-12: Video Data Port Timing




Figure 17-13: CRT Output Timing



Table 17- 17: 65550 AC Timing Characteristics - Panel Output Timing

Symbol	Parameter	3.3V Signaling	5V Signaling	Min	Max	Units
T_{SCLK}	SHFCLK cycle time			15	_	ns
T_{DOVD}	DE and P[230] Output Valid Delay	Measured	Measured	0	4	ns
T_{COVD}	LP and FLM Output Valid Delay	at 0.4V _{CC}	at 1.5 Volts	-3	3	ns
	SHFCLK Duty Cycle			40	60	%

Note: AC Timing is valid when either:

DVCC=5V, max output loading=50pF DVCC=3.3V, max output loading=25pF.




Figure 17-2: Panel Output Timing

This page intentionally left blank.



CHAPTER 18

MECHANICAL SPECIFICATIONS



This page intentionally left blank.



18.0 MECHANICAL SPECIFICATIONS

This sections provides the mechanical specifications for the Thin Quad Flat Pack (TQFP), Plastic Quad Flat Pack (PQFP), and Ball Grid Array (BGA).

18.1 Thin Quad Flat Pack (TQFP)




Figure 18-1: Thin Quad Flat Pack (TQFP)

18.2 Plastic Quad Flat Pack






Figure 18-2: Plastic Quad Flat Pack



18.3 256+16-Contact Ball Grid Array





REVISION 1.5 10/14/97 65550
SUBJECT TO CHANGE WITHOUT NOTICE

This page intentionally left blank.



APPENDIX A

CLOCK GENERATION



This page intentionally left blank.



A CLOCK GENERATION

A.1 Clock Synthesizer

The 65550 contains two complete phase-locked loops (PLLs) to synthesize the internal Dot Clock (DCLK) and Memory Clock (MCLK) from an externally supplied reference frequency. Each of the two clock synthesizer phase lock loops may be programmed to output frequencies ranging between 1 MHz and the maximum specified operating frequency for that clock in increments not exceeding 0.5%. An external crystal-controlled oscillator (TTL) generates the reference frequency of 14.31818 MHz that is driven into the 65550 on pin 203. There is no provision in the 65550 to generate the 14.31818 MHz reference frequency using only an external crystal.

A.2 Dot Clock (DCLK)

The 65550 supports dot clock frequencies up to 80 MHz at 3.3V or 110 MHz at 5.0V allowing a 1024x768 display resolution with 75 Hz refresh (video frame rate). At 5.0V, power dissipation rather than logic speed limits the maximum dot clock frequency to the AC specifications

Unlike the 65545 and 65548, the 65550 does not require an internal DCLK to be two or three times the theoretical Dot Clock required by the video

display resolution and refresh rate. The 65550 has sufficient internal video data path width to accommodate multiple-byte-per-pixel modes without using extra Dot Clock cycles.

The horizontal and vertical sync frequencies for the CRT display and/or panel are derived by dividing down the DCLK.

DCLK has three sets of registers, CLK0, CLK1 and CLK2 which the MSR (Miscellaneous Output Register) selects. Each CLK has its own registers. The reset values of CLK0 and CLK1 registers pertain to the standard VGA frequencies: 25.175 MHz & 28.322 MHz. The CLK2 registers are reset to same values as CLK0.

A.3 Memory Clock (MCLK)

The 65550 memory clock supports frequencies up to 40 MHz at 3.3V with CAS-only page mode cycle times of only one MCLK cycle (directly gating MCLK onto the CAS lines). MCLK can be adjusted as needed in very small increments to accommodate the exact DRAM speed being used for the display memory. The MCLK is set to 25.175 MHz on reset.



A.4 PLL Parameters

Each phase-locked loop consists of the elements shown in the figure below. The reference input frequency (normally 14.31818 MHz) can be optionally divided by 4 (which is called Reference Divisor Select) before being further divided by N, a 10-bit programmable value (7-bit for MCLK). The output of the VCO is divided by 4 (or 16 via VCO Loop Divider: VLD) and then further divided by M, another 10-bit programmable value (7-bit for MCLK). The phase detector compares the N and M results and adjusts the VCO frequency as needed to achieve frequency equality.

The settings for normal operation appear in the table below:

VCO Loop Divide (VLD) = 4 Reference Divisor Select (RDS) = 1 NTSC Divisor Select (NTSCDS) = 1

When the loop has stabilized, the VCO frequency (F_{VCO}) is related to the reference as follows:

If RDS=1: $F_{VCO}/4M = F_{REF}/N$

or

If RDS=4: $F_{VCO}/4M = F_{REF}/4N$

For RDS =1, the F_{VCO} can be written as:


$$F_{VCO} = (F_{REF} *4M /N)$$

The VCO output can be further divided by 1, 2, 4, 8, 16, or 32 (which is called Post Divisor: PD) to produce the final DCLK or MCLK used for video or memory timing.

Therefore the output frequency is:

$$\mathbf{F}_{OUT} = (\mathbf{F}_{VCO})/PD$$

By "fine tuning" the M/N ratio in each PLL, extremely small adjustments in the exact DCLK and MCLK frequencies can be achieved. The VCO itself is designed to operate in the range of approximately 48 MHz to 220 MHz at 3.3V.



M counter = Program value M'+2

F_{vco}: VCO frequency (before post divisor)

N counter = Program value N'+2

F_{OUT}: Output frequency: (desired frequency)

Figure A-1: PLL Elements



A.5 Programming the Clock Synthesizer

Below are the register tables for CLK0, CLK1, CLK2 and MCLK. Please see the block diagram for M, N, and Post Divide (PD).

	CLK0	CLK1
M	XRC2[1:0]+XRC0	XRC6[1:0]+XRC4
N	XRC2[5:4]+XRC1	XRC6[5:4]+XRC5
PD	XRC3[6:4]	XRC7[6:4]

	CLK2	MCLK
M	XRCA[1:0]+XRC8	XRCC[6:0]
N	XRCA[5:4]+XRC9	XRCD[6:0]
PD	XRCB[6:4]	XECE[6:4]

A.6 DCLK Programming

For each DCLK, a new frequency should be programmed by following the sequence below:

- 1) Program M
- 2) Program N
- Program PD
 (This will effectively change DCLK into the new frequency.)

A.7 MCLK Programming

For MCLK, a new frequency should be programmed by following the sequence below:

- 1) Reset XRCE[7] to 0 to select MCLK = 25.175 MHz.
- 2) Program M
- 3) Program N
- 4) Program PD with XRCE[7]=1 to select the programmed frequency.

A.8 Programming Constraints

The programmer must be aware of the following five programming constraints:

$$1 \text{ MHz} \le F_{\text{REF}} \le 60 \text{ MHz}$$

$$150 \text{ KHz} \le F_{\text{REF}} / (\text{RDS} * \text{N}) \le 2 \text{ MHz}$$

$$48 \text{ MHz} < F_{\text{VCO}} \le 220 \text{ MHz}$$

$$3 \le \text{M} \le 127 \text{ (1023 for DCLK)}$$

$$3 \le \text{N} \le 127 \text{ (1023 for DCLK)}$$

The constraints have to do with trade-offs between optimum speed with lowest noise, VCO stability, and factors affecting the loop equation.

The value of F_{VCO} must remain between 48 MHz and 220 MHz, inclusive. Therefore, for output frequencies below 48 MHz, F_{VCO} must be brought into range by using the post-VCO Divisor.

To avoid crosstalk between the VCOs, the VCO frequencies should not be within 0.5% of each other nor should their harmonics be within 0.5% of the other's fundamental frequency.

The 65550 clock synthesizers will seek the new frequency as soon as it is loaded following a write to the control register. Any change in the post-divisor will take affect immediately. A possibility exists that the output may glitch during this transition of post divide values. Therefore, the programmer may wish to hold the post-divisor value constant across a range of frequencies. There is also the consideration of changing from a low frequency VCO value with a post-divide ÷1 (e.g., 50 MHz) to a high frequency ÷4 (e.g., 220 MHz). Although the beginning and ending frequencies are close together, the intermediate frequencies may cause the 65550 to fail in some environments. In this example there will be a short-lived time during which the output frequency will be approximately 12.5 MHz. The 65550 provides the mux for MCLK so it can select the fixed frequency (25.175 MHz) before programming a new frequency. Because of this, the bus interface may not function correctly if the MCLK frequency falls below a certain value. Register and memory accesses synchronized to MCLK may be too slow and violate the bus timing causing a watchdog timer error.



A.9 Programming Example

The following is an example of the calculations which are performed.

Derive the proper programming word for a 25.175 MHz output frequency using a 14.31818 MHz reference frequency.

Since 25.175 MHz < 48 MHz, double it to 50.350 MHz to get F_{VCO} in its valid range. Set the post divide (PD) divide by 2.

Reference Divisor Selector (RDS) = 4

The result:

$$F_{VCO} = 50.350 = (14.31818 \times 4 \times M/4 \times N)$$

 $M/N = 3.51655$

Several choices for M and N are available:

M	N	$\mathbf{F}_{\mathbf{VCO}}$	Error
109	31	50.344	-0.00300
102	29	50.360	+0.00500

Choose (M, N) = (109,31) for best accuracy.

Reference Divisor Selector (RDS) = 1

The result:

$$\mathbf{F}_{VCO} = 50.350 = (14.31818 \times 4 \times M/1 \times N)$$

M	N	$\mathbf{F}_{\mathbf{VCO}}$	Error
80	91	50.349	-0.00050


 $\mathbf{F}_{REF} / (RDS \times N) = 157.3 \text{ KHz}$ M/N = 0.879127

Therefore M/N = 80/91 with RDS = 1 is even better than with RDS = 4. XRC0 = 80 - 2 = 78 (4Eh)XRC1 = 91 - 2 = 89 (59h)XRC2 = 00h $XRC3 = 0001 \ 0001b = 11h$ Note: Do not connect Vcc here. Force the trace through the decoupling cap pad


A.10 PCB Layout Considerations

Clock synthesizers, like most analog components, must be isolated from the digital noise which exists on a PCB power plane. Care must be taken not to route any high frequency digital signals in close proximity to the analog sections. Inside the 65550, the clocks are physically located in the lower left corner of the chip surrounded by low frequency input and output pins. This helps minimize both internally and externally coupled noise.

The memory clock and video clock power pins on the 65550 each require similar RC filtering to isolate the synthesizers from the VCC plane and from each other. The filter circuit for each CVCCn / CGNDn pair is shown below:



The suggested method for layout assumes a multilayer board including VCC and GND planes. All ground connections should be made as close to the pin / component as possible. The CVCC trace should route from the 65550 through the pads of the filter components. The trace should NOT be connected to the filter components by a stub. All components (particularly the nearest 0.1µF capacitor) should be placed as close as possible to the 65550.





A.11 Display Memory Bandwidth

The 65550's ability to support high performance Super VGA modes can be limited by display memory bandwidth as well as maximum allowable DCLK frequency. The maximum pixel rate that a given MCLK frequency can support depends on the following:

- 1) Pixel depth (number of bytes per pixel): 1 byte for 8 bpp, 2 bytes for 16 bpp, 3 bytes for 24 bpp.
- 2) Number of additional bytes accessed for STN-DD frame buffering, usually one byte per pixel (independent of pixel depth in main display memory). This effect is discussed further in the next section. It applies only to STN-DD panels, not to CRT or TFT displays.
- 3) Utilization efficiency. The percentage of peak memory bandwidth needed for RAS overhead (RAS-CAS cycles rather than CAS-only cycles), DRAM refresh, and CPU access. Peak memory bandwidth is the product of MCLK and the number of bytes accessed per MCLK (e.g., 160 MB/sec for 40 MHz MCLK). The 65550 needs at least 20% of this peak bandwidth for RAS overhead (higher for STN-DD buffer accesses and CPU accesses due to shorter DRAM bursts). Allow at least an additional 10% bandwidth buffer for CPU accesses and DRAM refresh. This leaves 70% of MCLK cycles available for display refresh.

- 4) Multimedia frame capture. This factor is not included in the example calculations. Except where otherwise noted, 65550 mode support estimates do not include provision for frame capture from the video input port.
 - As an example, suppose MCLK is 40 MHz and the pixel depth is 16 bpp. Then the maximum supportable pixel rate for CRT and TFT displays is 40 MHz x 70% x $4 \div 2 = 56$ MHz (4 bytes per MCLK, 2 bytes per pixel). Any video mode that uses a 56 MHz or lower DCLK can be supported by the 40 MHz MCLK. For an STN-DD panel, the maximum supportable pixel rate in 16 bpp modes is 40 MHz x 70% x $4 \div 3 = 37$ MHz (4 bytes per MCLK, 3 bytes accessed per pixel). 16 bpp video modes using a 37 MHz or lower DCLK can be supported by the 40 MHz MCLK with an STN-DD panel.



A.12 STN-DD Panel Buffering

STN-DD panels require the upper and lower halves of the panel to be refreshed simultaneously. In addition, Frame Rate Control (FRC) is needed to achieve more than 8 colors, since the panel itself supports only 3 bits per pixel (one bit each for red, green, and blue). The 65550 implements STN-DD support using either a full frame buffer or a half frame buffer (programmable option). The buffer can be allocated in display memory or in the separate "DRAM C" memory. The buffer holds three bits per pixel, packed in groups of 10 pixels per DWORD. Thus, the buffer requires 0.4 bytes per pixel in addition to the main display memory

The half frame buffer operates as follows: As each pixel is read out of display memory, the appropriate 3-bit code for the panel is calculated and sent to the panel. In addition, the proper 3-bit code for the same pixel in the NEXT frame is also calculated, with allowance for Frame Rate Control (FRC). The second 3-bit code is written into the Half Frame Buffer. During this same pixel time, the previously stored 3-bit code is read out of the Half Frame Buffer and sent to the other half of the panel.

The full frame buffer operates in a similar manner. As each two pixels are read out of display memory, the appropriate 3-bit codes for the panel are calculated and stored in the buffer. During the same two pixel times, previously stored 3-bit codes are read out of the buffer and sent to upper and lower halves of the panel.

There is no difference between a half frame buffer and a full frame buffer in the effect on display memory bandwidth. Both options require 0.4 bytes per pixel to be read and written during each pixel time. If the buffer is located in main display memory, the total effect is 0.8 extra bytes of memory access per pixel (regardless of pixel depth). In 16 bpp modes, a total of 2.8 bytes of memory access must be performed per pixel – 2 bytes for the 16 original pixel bits, plus 0.8 byte for the buffer bits. The 65550 actually reads and writes one DWORD in the buffer for every 10 pixels, which is the same as 0.8 bytes per pixel. For mode support calculations, it is usually best to assume 1.0 byte per pixel instead of 0.8, since the RAS overhead for STN-DD buffer accesses is somewhat higher than for normal pixel accesses due to shorter DRAM bursts.

The half frame buffer has a timing characteristic for the panel that may be either a problem or an advantage, depending on the application: the panel is refreshed at twice the pixel rate imposed on the display memory. In simultaneous CRT and panel mode, this means that the pixel rate is dictated by the CRT requirements, and the panel is refreshed at twice that rate. This may exceed panel timing limitations. On the other hand, in panel-only mode the pixel rate from display memory can be reduced to half of what a CRT would need, which imposes half the burden on display memory bandwidth and allows more complex video modes to be supported by the available display memory bandwidth.

The full frame buffer allows the panel refresh rate to be the same as the CRT in simultaneous display mode, but requires the buffer size to be twice as large (full frame instead of half frame, though only 0.4 bytes per pixel).



A.13 Horizontal and Vertical Clocking

Clocking within a horizontal scan line is generally programmed in units of 8 DCLK cycles (8 pixels), often referred to as "character" clocks for graphics modes and text modes. The "character" clocks are numbered from 0 to n-1, where "n" is the total number of character clocks per horizontal scan (including blanking and border intervals as well as the "addressable video" interval). Character clock #0 corresponds to the start of the "addressable video" interval, also known as the "Display Enable" interval. Starting at character clock #0, the following horizontal timing events occur:

- End of Display Enable
- Start of horizontal blanking (end of right border).
- · Horizontal sync pulse start and end
- End of horizontal blanking (Start of left border. This border area is actually for the next physical scan line)
- End of left border area and start of Display Enable. This corresponds to the "Horizontal Total" parameter.

Similarly, vertical clocking is generally programmed in units of scan lines, numbered from 0 to m-1, where "m" is the total number of scan lines per complete frame and "0" corresponds to the first scan line containing addressable video information. Starting at scan line #0, the following vertical timing events occur:

- · End of addressable video
- Start of vertical blanking (end of bottom border).
- Vertical sync pulse start and end
- End of vertical blanking (start of top border). This border area is actually for the next physical frame.
- End of top border area and start of addressable video. This corresponds to the "Vertical Total" parameter.

Vertical timing can also be "interlaced," meaning that even numbered scan lines are displayed during one vertical sweep and odd numbered lines are displayed during the next vertical sweep. This allows more time (two vertical sweeps instead of one) to display a complete frame, which reduces video bandwidth requirements while preserving a reasonably flicker-free image. North American TV standards use a 60 Hz vertical sync frequency, interlaced for 30 Hz effective frame rate, with 525 scan lines total per frame (even lines plus odd, including blanking). The horizontal sync frequency is 525 x 30 Hz = 15.75 KHz.

To achieve interlacing, the sweep of odd-numbered lines is offset by half of a scan line relative to the sweep of even-numbered lines, i.e., the vertical sync pulse for alternate frames occurs in the middle of a scan line interval (during vertical blanking) instead of at the end. North American TV standards literally sweep 262.5 scan lines on each vertical sweep (60 Hz). Each scan line remains full length, but the vertical sync for alternating frames occurs at the middle of the scan line. In the 65550, a CHIPS Super VGA extension register allows the exact placement of the half-line vertical sync pulse to be programmable, for optimum centering of odd scan lines between adjacent even scan lines.

Computer CRT displays generally need about 25% of the Horizontal Total for horizontal border and blanking intervals, and at least 5% of the Vertical Total for vertical border and blanking. Flat panels typically can operate with smaller margins for these "non-addressable" intervals.

CLOCK GENERATION

This page intentionally left blank.



APPENDIX B

VGA STANDARD MODES



This page intentionally left blank.



B.1 VGA Standard Modes

B.1 VGA Standard	ndex	0/1	0*/1*	0+/1+	2/3	2*/3*	2+/3+	4/5	6	7	7+	D	E	F	10	11	12	13
Character columns	IIIUUA	40	40	40	80	80	80	40	80	80	80	40	80	80	80	80	80	40
Character rows		25	25	25	25	25	25	25	25	25	25	25	25	25	25	30	30	25
Character cell size	0.0	80	14	16	08	14	16	08	08	14	16	80	08	14	14	16	16	08
Misc. Output (MSR) Feature Control	00 00	63 00	A3 00	67 00	63 00	A3 00	67 00	63 00	63 00	A6 00	66 00	63 00	63 00	A2 00	A3 00	E3 00	E3 00	63 00
SR Sequencer Registers Reset	ndex 00	0/1 03	0*/1* 03	0+/1+ 03	2/3	2*/3* 03	2+/3+ 03	4/5	6 03	7 03	7+ 03	D 03	03	F 03	10 03	1 1	1 2 03	1 3
Clocking Mode	01	09	09	08	01	01	00	09	01	00	00	09	01	01	01	01	01	01
Map Mask	02	03	03	03	03	03	03	03	01	03	03	0F	0F	0F	0F	0F	0F	0F
Character Gen Sel	03	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Memory Mode	04	02	02	02	02	02	02	02	06	03	02	06	06	06	06	06	06	0E
GR Graphics Controller	Index	0/1	0*/1*	0+/1+	2/3	2*/3*	2+/3+	4/5	6	7	7+	D 00	E 00	F	10	11	12	13
Set/Reset Enable Set/Reset	00 01	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00
Color Compare	02	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Data rotate	03	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Read map select	04	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Mode Register Miscellaneous	05 06	10 0E	10 0E	10 0E	10 0E	10 0E	10 0E	30 0F	00 0D	10 0A	10 0A	00 05	00 05	00 05	00 05	00 05	00 05	40 05
Color don't care	07	00	00	00	00	00	00	00	00	00	00	05 0F	05 0F	05	05 0F	01	05 0F	05 0F
Bit mask	08	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
CRT Controller Reg	Index	0/1	0*/1*	0+/1+	2/3	2*/3*	2+/3+	4/5	6	7	7+	D	E	F	10	11	12	13
Horizl Total	00	2D	2D	2D	5F	5F	5F	2D	5F	5F	5F	2D	5F	5F	5F	5F	5F	5F
Hor Disp Enbl End	01	27	27	27	4F	4F	4F	27	4F	4F	4F	27	4F	4F	4F	4F	4F	4F
Hor Blanking Start Hor Blanking End	02 03	28 90	28 90	28 90	50 82	50 82	50 82	28 90	50 82	50 82	50 82	28 90	50 82	50 82	50 82	50 82	50 82	50 82
Hor Sync Start	03	90 2B	90 2B	90 2B	62 55	55	62 55	90 2B	o∠ 54	62 55	55	90 2B	62 54	o∠ 54	62 54	62 54	o∠ 54	o∠ 54
Hor Sync End	05	A0	A0	A0	81	81	81	80	80	81	81	80	80	80	80	80	80	80
Vertical Total	06	BF	BF	BF	BF	BF	BF	BF	BF	BF	BF	BF	BF	BF	BF	0B	0B	BF
Overflow	07	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	3E	3E	1F
Preset Row Scan	08	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Max Scan Line Curs or Start	09 0A	C7 06	4D 0B	4F 0D	C7 06	4D 0B	4F 0D	C1 00	C1 00	4D 0B	4F 0D	C0 00	C0 00	40 00	40 00	40 00	40 00	41 00
Cursor End	0B	07	0C	0E	07	0C	0E	00	00	0C	0E	00	00	00	00	00	00	00
Start Address High	0C	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Start Address Low	0D	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Text Cursor Location High	0E	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Text Cursor Location Low	0F	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Verr retrace start Vert retrace end	10 11	9C 8E	83 85	9C 8E	9C 8E	83 85	9C 8E	9C 8E	9C 8E	83 85	9C 8E	9C 8E	9C 8E	83 85	83 85	EA 8C	EA 8C	9C 8E
Vert Display Enable End	12	8F	5D	8F	8F	5D	8F	8F	8F	5D	8F	8F	8F	5D	5D	DF	DF	8F
Offset	13	14	14	14	28	28	28	14	28	28	28	14	28	28	28	28	28	28
Underline Location	14	1F	1F	1F	1F	1F	1F	00	00	0D	0F	00	00	0F	0F	00	00	40
Vertical Blanking Start	15	95	63	96	96	63	96	96	96	63	96	96	96	63	63	E7	E7	96
Vertical Blanking End CRT Mode Control	16 17	B9 A3	BA A3	B9 A3	В9 А3	BA A3	B9 A3	В9 А2	B9 C2	BA A3	B9 A3	B9 E3	В9 Е3	BA E3	BA E3	04 C3	04 E3	B9 A3
Line Compare	18	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
AR Attribute Controller	Index	0/1	0*/1*	0+/1+	2/3	2*/3*	2+/3+	4/5	6	7	7+	D	E	F	10	11	12	13
Palette 0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Palette 1	01 02	01	01	01	01	01	01	13	17	08	08	01	01	08	01	3F 3F	01	01
Palette 2 Palette 3	03	02 03	02 03	02 03	02 03	02 03	02 03	15 17	17 17	08 08	08 08	02 03	02 03	00 00	02 03	3F	02 03	02 03
Palette 4	04	04	04	04	04	04	04	02	17	08	08	04	04	18	04	3F	04	04
Palette 5	05	05	05	05	05	05	05	04	17	08	08	05	05	18	05	3F	05	05
Palette 6	06	06	14	14	06	14	14	06	17	80	80	06	06	00	14	3F	14	05
Palette 7	07	07	07	07	07	07	07	07	17	08	08	07	07	00	07	3F	07	07
Palette 8 Palette 9	08 09	10	38 30	38 30	10	38 39	38 39	10 11	17 17	10	10 18	10	10 11	00	38 30	3F 3F	38 39	08 09
Palette 9 Palette A	09 0A	11 12	39 3A	39 3A	11 12	39 3A	39 3A	11	17 17	18 18	18 18	11 12	11	08 00	39 3A	3F 3F	39 3A	09 0A
Palette B	0B	13	3B	3B	13	3B	3B	13	17	18	18	13	13	00	3B	3F	3B	0B
Palette C	0C	14	3C	3C	14	3C	3C	14	17	18	18	14	14	00	3C	3F	3C	0C
Palette D	0D	15	3D	3D	15	3D	3D	15	17	18	18	15	15	18	3D	3F	3D	0D
Palette E	0E	16	3E	3E	16	3E	3E	16	17	18	18	16	16	00	3E	3F	3E	0E
Palette F	0F	17	3F	3F	17 08	3F 08	3F	17 01	17 01	18 0=	18 0E	17	17 01	00 0B	3F	3F	3F	0F
Mode Control Overscan Color	10 11	08 00	08 00	0C 00	08 00	00	0C 00	01 00	01 00	0E 00	0E 00	01 00	00	0B 00	01 00	01 00	01 00	41 00
Color Plane Enbl	12	0F	0F	0F	0F	0F	0F	03	01	0F	0F	0F	0F	05	0F	0F	0F	0F
Horiz Pixel Panning	13	00	00	80	00	00	08	00	00	80	80	00	00	00	00	00	00	00

This page intentionally left blank



APPENDIX C

PANEL POWER SEQUENCING



This page intentionally left blank.



C.1 PANEL POWER SEQUENCING

Flat panel displays are extremely sensitive to conditions where full biasing voltage VEE is applied to the liquid crystal material without enabling the control and data signals to the panel. This results in severe damage to the panel and may disable the panel permanently.

The graphics controller provides a simple method to provide or remove power to the flat panel display in a sequence of stages when entering various modes of operation to conserve power and provide safe operation to the flat panel.

Three pins, called ENAVEE, ENAVDD and ENABKL, are provided to regulate the LCD Bias Voltage (VEE), the driver electronics logic voltage

(VDD), and the backlight voltage (BKL) to provide intelligent power sequencing to the panel.

The delay between each stage in the sequence is programmable via the Panel Power Sequencing Delay Register (FR04).

The graphics controller performs the 'panel off' sequence when the STNDBY# input becomes low, or if bit 3 of the Power Down Control 1 Register (FR05) is set to 1.

The graphics controller performs 'panel on' sequence when the STANDBY# input becomes high, or if bit 3 of the Power Down Control 1 Register (FR05) is set to o.

This page intentionally left blank



APPENDIX D

HARDWARE CURSOR AND POP UP WINDOW



This page intentionally left blank.



D HARDWARE CURSOR AND POP UP WINDOW

The graphics controller provides a pair of hardware-based cursors, called "cursor 1" and "cursor 2." Cursor 1 is normally used to provide the arrow pointer in most GUI applications and operating systems. Cursor 2 has no pre-assigned purpose, however it is assumed that it will be used to provide some form of pop-up window.

Off-screen memory in the frame buffer is used to provide the locations where the data for both cursor 1 and cursor 2 are kept. This allows each cursor to be displayed and used without altering the main image stored in the frame buffer being altered. Each cursor may have multiple patterns stored in these off-screen memory locations. This makes it possible to change each cursor's appearance simply by switching from one stored image to another.

Two sets of eight registers (XRA0-XRA7 for cursor 1, and XRA8-XRAF for cursor 2) provide the means to configure and position both cursors. In each set of eight registers, two are used to enable, disable, and configure each cursor. Another pair of registers

from each set specifies the base address within the frame buffer memory where the cursor data is kept. These registers also provide a way to select one of up to sixteen cursor patterns to be used. The remaining four registers of each set are used to provide the X and Y coordinates to control the current location of each cursor relative to the upper left-hand corner of the display.

Two sets of four alternate color data positions added to the RAMDAC provide places in which the colors for each of the two cursors are specified (positions 0-3 for cursor 2 colors 0-3, and positions 4-7 for cursor 1 colors 0-3). These alternate color data positions are accessed by the same sub-addressing scheme used to access the standard color data positions of the main RAMDAC palette, with the exception that a bit in the Pixel Pipeline Configuration Register 0 (XR80) must be set so that the alternate color data positions are accessible in place of the standard color data positions.



D.1 Cursor Configuration

Registers XRA0-XRA3 and registers XRA8-XRAB are used to enable/disable and configure cursor 1 and cursor 2.

D.1.1 Basic Cursor Configuration

Cursor 1 and cursor 2 can each be independently disabled or configured for one of six possible modes using the Cursor 1 Control Register (XRA0) and the Cursor 2 Control Register (XRA8). Detailed descriptions of each of these six modes are provided later in this document.

Horizontal and/or vertical stretching are functions that may be independently enabled or disabled for each cursor using these registers. Similar to the stretching functions used with the main display image, the stretching functions for each of the cursors only apply to flat panel displays. When enabled, the horizontal and vertical stretching functions for each cursor use the same stretching algorithms and parameter settings selected in the registers used to control the horizontal and vertical stretching functions for the main display image. The horizontal and vertical stretching functions for each cursor can be enabled or disabled independently of the horizontal and vertical stretching functions for the main display image.

These same two registers also provide the means to enable or disable blinking for each cursor, and to choose between two possible locations on the screen for the origin of the coordinate system used to specify the cursor location. A bit in each of these registers provides the ability to choose either the upper left-hand corner of the active display area, or the outer-most upper left-hand corner of the display border surrounding the active display area as the exact location of the origin for the coordinate system for each cursor.

Finally, each of these registers allows the vertical extension function to be enabled or disabled for each cursor. The vertical extension function allows the height of the cursor to be specified independently from its width, allowing cursors of a non-square shape to be created. This function is discussed in more detail in section D.1.3.

D.1.2 Base Address for Cursor Data

The Cursor 1 Base Address Low Register (XRA2) and the Cursor 1 Base Address High Register (XRA3) are used to program the base address in the frame buffer at which the cursor data for cursor 1 begins. The Cursor 2 Base Address Low Register (XRAA) and the Cursor 2 Base Address High Register (XRAB) provide this function for cursor 2. The base address values stored in these registers actually specify an offset relative to the base address at which the frame buffer begins.

The amount of space allocated for cursor data for each cursor is 4KB. More than one cursor pattern may be stored within this space, depending on the cursor size. While bits in both the high and low base address registers for each of the cursors are combined to provide the base addresses, the upper four bits of each of the low base address registers (XRA2 for cursor 1, and XRAA for cursor 2) are used to select which of the available patterns stored within each space is to be used for each of the cursors. In the 32x32x2bpp AND/XOR pixel plane mode, up to sixteen 256 byte patterns can be stored in the 4KB memory space, and all four of the upper bits of the low base address registers are used in selecting one of these sixteen possible patterns. In all three modes with a cursor resolution of 64x64 pixels, up to four patterns of 1KB in size can be stored in the 4KB memory space, and the uppermost two of these four bits are used to select one of these four possible patterns (the other two bits should be set to 0). In both modes with a cursor resolution of 128x128 pixels, only up to two patterns of 2KB in size can be stored, and only the uppermost bit of the four bits is used to select between them (the other three bits should be set to 0).



D.1.3 Cursor Vertical Extension

The cursor vertical extension feature allows the vertical size (height) of either cursor in any of the six possible modes to be altered independently of the height normally specified by the choice of cursor mode. The cursor mode still determines the width of the cursor. This feature allows the cursor to have a non-square shape.

This feature is enabled via bit 3 of either the Cursor 1 Control Register (XRA0) for cursor 1 or the Cursor 2 Control Register (XRA8) for cursor 2. Once enabled, the height of the given cursor must be specified -- either in the Cursor 1 Vertical Extension Register (XRA1) for cursor 1, or in the Cursor 2 Vertical Extension Register (XRA9) for cursor 2.

Total size of the cursor data for a given cursor can not exceed the 4KB allotted for the cursor data of each cursor. This places a limit on the height of a cursor of given width and color depth. This also has implications concerning how many patterns may be stored in this space for the given cursor, and the mechanics of selecting which of those patterns is to be displayed using the upper four bits of the low base address register for each cursor.

D.1.4 Cursor Colors

The colors for drawing each of the two cursors are specified in two sets of four alternate color data positions added to the RAMDAC (positions 0-3 for cursor 2 colors 0-3, and positions 4-7 for cursor 1 colors 0-3). These alternate color data positions are accessed using the same sub-addressing scheme used to access the standard color data positions of the main RAMDAC palette, but with bit 0 in the Pixel Pipeline Configuration Register 0 (XR80) set so that the alternate color data positions are made accessible in place of the standard positions.

If the use of a border is enabled, color data positions 6 and 7, which provide colors 2 and 3 for cursor 1, will specify the border colors for the CRT and flat-panel. This will limit cursor 1 to only colors 0 and 1. This limit on cursor 1 will not impact either of the AND/XOR pixel plane modes, or either of the cursor modes with a cursor resolution of 128x128 pixels because none of these four modes use cursor colors 2 or 3.

D.2 Cursor Modes

Each cursor can be independently disabled or set to one of six possible modes. This is done via bits 2-0 in XRA0 for cursor 1 and in XRA8 for cursor 2. The main features distinguishing these modes from each other are the manner in which the cursor data is organized in memory and the meaning of the bits corresponding to each pixel position. The six possible modes are:

- 32x32x2bpp AND/XOR pixel plane mode
- 64x64x2bpp AND/XOR pixel plane mode
- 64x64x2bpp 4-color mode
- 64x64x2bpp 3-color and transparency mode
- 128x128x1bpp 2-color mode
- 128x128x1bpp 1-color and transparency mode

The first two modes are designed to follow the Microsoft Windows 2-plane cursor data structure to ease the work of programming the cursor(s) for that particular GUI environment. The other four modes are intended to improve upon the first two by providing additional color options or a larger resolution.

The following pages discuss the various modes in greater detail.



D.2.1 32x32x2bpp and 64x64x2bpp AND/XOR Pixel Plane Modes

These two modes are designed to follow the Microsoft Windows cursor data plane structure, which provides two colors that may be used to draw the cursor, a third color for transparency (which allows the main display image behind the cursor to show through), and a fourth color for inverted transparency (which allows the main display image behind the cursor to show through, but with its color inverted). Each pixel position within the cursor is defined by the combination of two bits of data, each of which is stored in planes referred to as the "AND" plane and the "XOR" plane.

In the 32x32x2bpp AND/XOR pixel plane mode, it is possible to have up to 16 different 256 byte patterns stored in a 4KB memory space starting at the base address specified in the low and high base address registers for the given cursor. In 64x64x2bpp AND/XOR pixel plane mode, only up to 4 different 1KB patterns may be stored.

The tables that follow show how the cursor data is organized in memory for each of these two modes:

Table D-1: Memory Organization 32x32x2bpp AND/XOR Pixel Plane Mode

Offset	Plane	Pixels
000h	AND	31-0 on line 0 of pattern 0
004h	AND	31-0 on line 1 of pattern 0
008h	XOR	31-0 on line 0 of pattern 0
00Ch	XOR	31-0 on line 1 of pattern 0
010h	AND	31-0 on line 2 of pattern 0
014h	AND	31-0 on line 3 of pattern 0
	•••	
0F0h	AND	31-0 on line 30 of pattern 0
0F4h	AND	31-0 on line 31 of pattern 0
0F8h	XOR	31-0 on line 30 of pattern 0
0FCh	XOR	31-0 on line 31 of pattern 0
100h	AND	31-0 on line 0 of pattern 1
104h	AND	31-0 on line 1 of pattern 1
FF8h	XOR	31-0 of line 30 of pattern 1
FFCh	XOR	31-0 of line 31 of pattern 1

Table D-2: Memory Organization 64x64x2bpp AND/XOR Pixel Plane Mode

Offset	Plane	Pixels
000h	AND	31-0 on line 0 of pattern 0
004h	AND	63-32 on line 0 of pattern 0
008h	XOR	31-0 on line 0 of pattern 0
00Ch	XOR	63-32 on line 0 of pattern 0
010h	AND	31-0 on line 1 of pattern 0
014h	AND	63-32 on line 1 of pattern 0
3F0h	AND	31-0 on line 63 of pattern 0
3F4h	AND	63-32 on line 63 of pattern 0
3F8h	XOR	31-0 on line 63 of pattern 0
3FCh	XOR	63-32 on line 63 of pattern 0
400h	AND	31-0 on line 0 of pattern 1
404h	AND	63-32 on line 0 of pattern 1
FF8h	XOR	31-0 on line 63 of pattern 3
FFCh	XOR	63-32 on line 63 of pattern 3

The meaning of the single bit in a given pixel position in the XOR plane changes depending on the bit in the corresponding position in the AND plane. If the value of the bit for a given pixel position in the AND plane is 0, then part of the cursor will be displayed at that pixel position, and the value of the corresponding bit in the XOR plane selects one of the two available cursor colors to be displayed there. Otherwise, if the value of the bit in the AND plane is 1, then that pixel position of the cursor will become transparent, allowing a pixel of the main display image behind the cursor to show through, and the value of the corresponding bit in the XOR plane chooses whether or not the color of the pixel of the main display image will be inverted. Table D-3 summarizes this information.

Table D-3: Pixel Data 32x32x2bpp and 64x64x2bpp AND/XOR Pixel Plane Modes

	XOR Plane Pixel Data	Color Displayed at the Corresponding Pixel Position
0	0	Cursor color 0
0	1	Cursor color 1
1	0	Transparent. The pixel of the main display image behind cursor shows through
1	1	Transparent, but inverted. The pixel of the main display image behind cursor shows through with inverted color



D.2.2 64x64x2bpp 4-Color Mode

This mode provides four colors for drawing the cursor. There is no provision for transparency in the 64x64 pixel space occupied by the cursor, so unless the image behind the cursor is the same color as one of the four colors used to draw the cursor, the cursor will appear to be a 64x64 pixel square. Each pixel position within the cursor is defined by the combination of two bits, each of which is stored in planes referred to as plane 0 and plane 1.

In this mode, it is possible to have up to 4 different 1KB patterns stored in a 4KB memory space starting at the base address specified in the low and high base address registers for the given cursor.

The following tables show how the cursor data is organized in memory and the meaning of the two bits for each pixel position.

Table D-4: Memory Organization 64x64x2bpp 4-Color Mode

Offset	Plane	Pixels
000h	0	31-0 on line 0 of pattern 0
004h	0	63-32 on line 0 of pattern 0
008h	1	31-0 on line 0 of pattern 0
00Ch	1	63-32 on line 0 of pattern 0
010h	0	31-0 on line 1 of pattern 0
014h	0	63-32 on line 1 of pattern 0
3F0h	0	31-0 on line 63 of pattern 0
3F4h	0	63-32 on line 63 of pattern 0
3F8h	1	31-0 on line 63 of pattern 0
3FCh	1	63-32 on line 63 of pattern 0
400h	0	31-0 on line 0 of pattern 1
404h	0	63-32 on line 0 of pattern 1
FF8h	1	31-0 on line 63 of pattern 3
FFCh	1	63-32 on line 63 of pattern 3

Table D-5: Pixel Data 64x64x2bpp 4-Color Mode

Plane 0 Pixel Data	Plane 1 Pixel Data	Color Displayed at the Corresponding Pixel Position
0	0	Cursor color 0
0	1	Cursor color 1
1	0	Cursor color 2
1	1	Cursor color 3



D.2.3 64x64x2bpp 3-Color and Transparency Mode

This mode provides three colors for drawing the cursor, and a fourth color for transparency (which allows the main display image behind the cursor to show through). Each pixel position in the cursor is defined by the combination of two bits, stored in planes called to as plane 0 and plane 1.

In this mode, it is possible to have up to 4 1KB different patterns of 1KB bytes in size stored in a 4KB memory space starting at the base address specified in the low and high base address registers for the given cursor.

The tables that follow show how the cursor data is organized in memory and the meaning of the two bits for each pixel position.

Table D-6: Memory Organization 64x64x2bpp 3-Color and Transparency Mode

Offset	Plane	Pixels
000h	0	31-0 on line 0 of pattern 0
004h	0	63-32 on line 0 of pattern 0
008h	1	31-0 on line 0 of pattern 0
00Ch	1	63-32 on line 0 of pattern 0
010h	0	31-0 on line 1 of pattern 0
014h	0	63-32 on line 1 of pattern 0
3F0h	0	31-0 on line 63 of pattern 0
3F4h	0	63-32 on line 63 of pattern 0
3F8h	1	31-0 on line 63 of pattern 0
3FCh	1	63-32 on line 63 of pattern 0
400h	0	31-0 on line 0 of pattern 1
404h	0	63-32 on line 0 of pattern 1
FF8h	1	31-0 on line 63 of pattern 3
FFCh	1	63-32 on line 63 of pattern 3

Table D-7: Pixel Data 64x64x2bpp 3-Color and Transparency Mode

Plane 0 Pixel Data	Plane 1 Pixel Data	Color Displayed at the Corresponding Pixel Position
0	0	Cursor color 0
0	1	Cursor color 1
1	0	Transparent Pixel of the image behind cursor shows through
1	1	Cursor color 3



D.2.4 128x128x1bpp 2-Color Mode

This mode provides two colors for drawing the cursor. There is no provision for transparency in the 128x128 pixel space occupied by the cursor, so unless the image behind the cursor is the same color as one of the two colors used to draw the cursor, the cursor will appear as a 128x128 pixel square.

In this mode, it is possible to have only up to 2 different 2KB patterns stored in a 4KB memory space starting at the base address specified in the low and high base address registers for the given cursor.

The tables that follow show how the cursor data is organized in memory and the meaning of the bit for each position.

Table D-8: Memory Organization 128x128x1bpp 2-Color Mode

Offset	Pixels		
000h	31-0 on line 0 of pattern 0		
004h	63-32 on line 0 of pattern 0		
008h	95-64 on line 0 of pattern 0		
00Ch	127-96 on line 0 of pattern 0		
010h	31-0 on line 1 of pattern 0		
014h	63-32 on line 1 of pattern 0		
			
7F0h	31-0 on line 127 of pattern 0		
7F4h	63-32 on line 127 of pattern 0		
7F8h	95-64 on line 127 of pattern 0		
7FCh	127-96 on line 127 of pattern 0		
800h	31-0 on line 0 of pattern 1		
804h	63-32 on line 0 of pattern 1		
FF8h	95-64 on line 127 of pattern 1		
FFCh	127-96 on line 127 of pattern 1		

Table D-9: Pixel Data 128x128x1bpp 2-Color Mode

Pixel Data Bit	Color Displayed at the Corresponding Pixel Position	
0	Cursor color 2	
1	Cursor color 3	



D.2.5 The 128x128x1bpp 1-Color and Transparency Mode

This mode provides one color for drawing the cursor, and a second color for transparency (which allows the image behind the cursor to show through).

In this mode, it is possible to have only up to 2 different 2KB patterns stored in a 4KB memory space starting at the base address specified in the low and high base address registers for the given cursor. The tables that follow show how the cursor data is organized in memory and the meaning of the bit for each position.

Table D-10: Memory Organization 128x128x1bpp 1-Color and Transparency Mode

Offset	Pixels		
000h	31-0 on line 0 of pattern 0		
004h	63-32 on line 0 of pattern 0		
008h	95-64 on line 0 of pattern 0		
00Ch	127-96 on line 0 of pattern 0		
010h	31-0 on line 1 of pattern 0		
014h	63-32 on line 1 of pattern 0		
7F0h	31-0 on line 127 of pattern 0		
7F4h	63-32 on line 127 of pattern 0		
7F8h	95-64 on line 127 of pattern 0		
7FCh	127-96 on line 127 of pattern 0		
800h	31-0 on line 0 of pattern 1		
804h	63-32 on line 0 of pattern 1		
FF8h	95-64 on line 127 of pattern 1		
FFCh	127-96 on line 127 of pattern 1		

Table D-11: Pixel Bit Definitions 128x128x1bpp 1-Color and Transparency Mode

Pixel Data Bit	Color Displayed at the Corresponding Pixel Position
0	Transparent. Pixel of the image behind cursor shows through
1	Cursor color 2



D.3 Cursor Positioning

Registers XRA4-XRA7 and registers XRAC-XRAF are used to position cursor 1 and cursor 2, respectively, on the display. Two registers from each group provide the high and low bytes for the value specifying the horizontal position, and the other two provide the high and low bytes for the value specifying the vertical position.

A bit in one of the configuration registers (XRA0 for cursor 1 and XRA8 for cursor 2) selects whether the values programmed into these registers are interpreted as being relative to the upper left-hand corner of the active display area or to the outer-most upper left-hand corner of the border surrounding the active display area.

The values provided to these registers are signed 12-bit integers. Since the origin of the coordinate system is generally relative to the upper left corner of the display, the horizontal value is a positive integer, while the vertical value is negative.

These registers are double-buffered and synchronized to VSYNC to ensure that the cursor never appears to come apart in multiple fragments as it is being moved across the screen. To change a cursor position, all four of its position registers must be written, and they must be written in sequence (that is, in order from XRA4 to XRA7 for cursor 1, and in order from XRAC to XRAF for cursor 2.) The hardware will only update the position with the next VSYNC if the registers are written in sequence.



This page intentionally left blank



APPENDIX E

BITBLT ENGINE

REVISION 1.5 10/14/97 65550



This page intentionally left blank.



E. HiQVideo™ Series BitBLT Engine

E.1 Introduction

The graphics controller provides a hardware-based BitBLT engine to offload the work of moving blocks of graphics data from the host CPU. Although the BitBLT engine is often used simply to copy a block of graphics data from the source to the destination, it also has the ability to perform more complex functions. The BitBLT engine is capable of receiving three different blocks of graphics data as input as shown in Figure E-1. The source data may exist either in the frame buffer or it may be provided by the host CPU from some other source such as system memory. The pattern data always represents an 8x8 block of pixels that must be located in the frame buffer, usually within the off-screen portion. The data already residing at the destination may also be used as an input, but this data must also be located in the frame buffer.




Figure E-1: Block Diagram and Data Paths of the BitBLT Engine

The BitBLT engine may use any combination of these three different blocks of graphics data as operands, in both bit-wise logical operations to generate the actual data to be written to the destination, and in per-pixel write-masking to control the writing of data to the destination. It is intended that the BitBLT engine will perform these bit-wise and per-pixel operations on color graphics data that is at the same color depth as that to which the rest of the graphics system has been set. However, if either the source or pattern data is monochrome, the BitBLT engine has the ability to put either block of graphics data through a process called "color expansion" which converts monochrome graphics data to color. Since the destination is often a location in the on-screen portion of the frame buffer, it is assumed that any data already at the destination will be of the appropriate color depth.



E.2 Basic BitBLT Functional Considerations

E.2.1 Color Depth Configuration and Color Expansion

The graphics system can be configured for color depths of 1, 2, 4, 8, 16, 24, and 32 bits per pixel, while the BitBLT engine is intended to work with graphics data having a color depth of only 8, 16, or 24 bits per pixel. It is assumed that the BitBLT engine will not be used when the graphics system has been configured for a color depth that the BitBLT engine was not designed to support. In theory, it is possible to configure the BitBLT engine and graphics system for different color depths., but this is not a recommended practice.

The configuration of the BitBLT engine for a given color depth dictates the number of bytes of graphics data that the BitBLT engine will read and write for each pixel while performing a BitBLT operation. It is assumed that any graphics data already residing at the destination which will be used as an input will already be at the color depth to which the BitBLT engine is configured. Similarly, it is assumed that any source or pattern data used as an input will have this same color depth, unless one or both is monochrome. If either the source or pattern data is monochrome, the BitBLT engine will perform a process called "color expansion" to convert such monochrome data to color at the color depth to which the BitBLT engine has been set.

During "color expansion" the individual bits of monochrome source or pattern data that correspond to individual pixels are converted into 1, 2, or 3 bytes (whichever is appropriate for the color depth to which the BitBLT engine has been set). If a given bit of monochrome source or pattern data carries a value of 1, then the byte(s) of color data resulting from the conversion process will be set to carry the value of a specified foreground color. If a given bit of monochrome source or pattern data carries a value of 0, the resulting byte(s) will be set to the value of a specified background color.

The BitBLT engine is configured for a color depth of 8, 16, or 24 bits per pixel through the BitBLT Configuration Register (XR20). Whether the source and pattern data are color or monochrome must be specified using bits 12 and 18, respectively, in the BitBLT Control Register (BR04). Foreground and background colors for the color expansion of both monochrome source and pattern data may be specified using the Pattern/Source Expansion Foreground Color Register (BR02) and the Pattern/Source Expansion Background Color Register (BR01). Alternatively, depending upon the revision level of the graphics controller, and if bit 27 of the Monochrome Source Control Register (BR03) is set to 1, the foreground and background colors used in the color expansion of monochrome source data may be specified independently of those used for the color expansion of monochrome pattern data by using the Source Expansion Foreground Color Register (BR09) and the Source Expansion Background Color Register (BR0A).

E.2.2 Graphics Data Size Limitations

The BitBLT engine is capable of transferring very large quantities of graphics data. Any graphics data read from and written to the destination is permitted to represent a number of pixels that occupies up to 8191 scan lines and up to 8191 bytes per scan line at the destination. The maximum number of pixels that may be represented per scan line's worth of graphics data depends on the color depth.

Any source data used as an input must represent the same number of pixels as is represented by any data read from or written to the destination, and it must be organized so as to occupy the same number of scan lines and pixels per scan line. Despite these constraints, if the block of source data is received from the host CPU, it may be received as part of a much larger stream of data sent by the host CPU. The BitBLT engine may be programmed to skip over various quantities of bytes in a stream of data received from the host CPU in order to reach the bytes containing valid source data.

The actual number of scan lines and bytes per scan line required to accommodate data read from or written to the destination are set in the Destination Width & Height Register (BR08). These two values are essential in the programming of the BitBLT engine, because it uses these two values to determine when a given BitBLT operation has been completed. The act of writing a non-zero value for the height into this register is the signal to the BitBLT engine to begin performing the BitBLT operation for which it has been programmed.



E.2.3 Bit-Wise Operations

The BitBLT engine can perform any one of 256 possible bit-wise operations using various combinations of the three previously described blocks of graphics data that the BitBLT engine can receive as input. These 256 possible bit-wise operations are designed to be compatible with the manner in which raster operations are specified in the standard BitBLT parameter block normally used in the Microsoft® Windows™ environment, without translation.

The choice of bit-wise operation selects which of the three inputs will be used, as well as the particular logical operation to be performed on corresponding bits from each of the selected inputs. The BitBLT engine will automatically forego reading any form of graphics data that has not been specified as an input by the choice of bit-wise operation. An 8-bit code written to the BitBLT Control Register (BR04) chooses the bit-wise operation. Tables E-1(1-4) on the following pages list the available bit-wise operations and their corresponding 8-bit codes.

Table E-1: Bit-Wise Operations and 8-bit Codes (00 - 3F)

Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
00	writes all 0's	20	D and (P and (notS))
01	not(D or (P or S)))	21	not(S or(D xor P))
02	D and (not(P or S))	22	D and (notS)
03	not(PorS)	23	not(S or (P and (notD)))
04	S and (not(D or P))	24	(S xor P) and (D xor S)
05	not(D or P)	25	not(P xor (D and (not(S and P))))
06	not(P or (not(D xor S)))	26	S xor (D or (P and S))
07	not(Por(D and S))	27	S xor (D or (not(P xor S)))
08	S and (D and (notP))	28	D and (P xor S)
09	not(Por(DxorS))	29	not(P xor (S xor (D or (P and S))))
0A	D and (notP)	2A	D and (not(P and S))
0B	not(P or (S and (notD)))	2B	not(S xor ((S xor P) and (P xor D)))
0C	S and (notP)	2C	S xor (P and (D or S))
0D	not(Por(D and (notS)))	2D	P xor (S or (notD))
0E	not(P or (not(D or S)))	2E	P xor (S or (D xor P))
0F	notP	2F	not(P and (S or (notD)))
10	P and (not(D or S))	30	P and (notS)
11	not(D or S)	31	not(S or (D and (notP)))
12	not(S or (not(D xor P)))	32	S xor (D or (P or S))
13	not(S or (D and P))	33	notS
14	not(D or (not(P xor S)))	34	S xor (P or (D and S))
15	not(D or (P and S))	35	S xor (P or (not(D xor S)))
16	P xor (S xor (D and (not(P and S))))	36	S xor (D or P)
17	not(S xor ((S xor P) and (D xor S)))	37	not(S and (D or P))
18	(S xor P) and (P xor D)	38	P xor (S and (D or P))
19	not(S xor (D and (not(P and S))))	39	S xor (P or (notD))
1A	P xor (D or (S and P))	3A	S xor (P or (D xor S))
1B	not(S xor (D and (P xor S)))	3B	not(S and (P or (notD)))
1C	P xor (S or (D and P))	3C	P xor S
1D	not(D xor (S and (P xor D)))	3D	S xor (P or (not(D or S)))
1E	P xor (D or S)	3E	S xor (P or (D and (notS)))
1F	not(P and (D or S))	3F	not(P and S)

Notes: S = Source Data

P = Pattern Data

D = Data Already Existing at the Destination



Table E-2: Bit-Wise Operations and 8-bit Codes (40 - 7F)

Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
40	P and (S and (notD))	60	P and (D xor S)
41	not(D or (P xor S))	61	not(D xor (S xor (P or (D and S))))
42	(SxorD) and (PxorD)	62	D xor (S and (P or D))
43	not(S xor (P and (not(D and S))))	63	S xor (D or (notP))
44	S and (notD)	64	S xor (D and (P or S))
45	not(D or (P and (notS)))	65	D xor (S or (notP))
46	D xor (S or (P and D))	66	D xor S
47	not(P xor (S and (D xor P)))	67	S xor (D or (not(P or S)))
48	S and (D xor P)	68	not(D xor (S xor (P or (not(D or S)))))
49	not(P xor (D xor (S or (P and D))))	69	not(P xor (D xor S))
4A	D xor (P and (S or D))	6A	D xor (P and S)
4B	P xor (D or (notS))	6B	not(P xor (S xor (D and (P or S))))
4C	S and (not(D and P))	6C	S xor (D and P)
4D	not(S xor ((S xor P) or (D xor S)))	6D	not(P xor (D xor (S and (P or D))))
4E	P xor (D or (S xor P))	6E	S xor (D and (P or (notS)))
4F	not(P and (D or (notS)))	6F	not(P and (not(D xor S)))
50	P and (notD)	70	P and (not(D and S))
51	not(D or (S and (notP)))	71	not(S xor ((S xor D) and (P xor D)))
52	D xor (P or (S and D))	72	S xor (D or (P xor S))
53	not(S xor (P and (D xor S)))	73	not(S and (D or (notP)))
54	not(D or (not(P or S)))	74	D xor (S or (P xor D))
55	notD	75	not(D and (S or (notP)))
56	D xor (P or S)	76	S xor (D or (P and (notS)))
57	not(D and (P or S))	77	not(D and S)
58	P xor (D and (S or P))	78	P xor (D and S)
59	D xor (P or (notS))	79	not(D xor (S xor (P and (D or S))))
5A	D xor P	7A	D xor (P and (S or (notD)))
5B	D xor (P or (not(S or D)))	7B	not(S and (not(D xor P)))
5C	D xor (P or (S xor D))	7C	S xor (P and (D or (notS)))
5D	not(D and (P or (notS)))	7D	not(D and (not(P xor S)))
5E	D xor (P or (S and (notD)))	7E	(SxorP) or (DxorS)
5F	not(D and P)	7F	not(D and (P and S))

Notes: S = Source DataP = Pattern Data

D = Data Already Existing at the Destination



Table E-3: Bit-Wise Operations and 8-bit Codes (80 - BF)

Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
80	D and (P and S)	A0	D and P
81	not((S xor P) or (D xor S))	A1	not(P xor (D or (S and (notP))))
82	D and (not(PxorS))	A2	D and (P or (notS))
83	not(S xor (P and (D or (notS))))	A3	not(D xor (P or (S xor D)))
84	S and (not(D xor P))	A4	not(P xor (D or (not(S or P))))
85	not(P xor (D and (S or (notP))))	A5	not(P xor D)
86	D xor (S xor (P and (D or S)))	A6	D xor (S and (notP))
87	not(P xor (D and S))	A7	not(P xor (D and (S or P)))
88	D and S	A8	D and (P or S)
89	not(S xor (D or (P and (notS))))	A9	not(D xor (P or S))
8A	D and (S or (notP))	AA	D
8B	not(D xor (S or (P xor D)))	AB	D or (not(P or S))
8C	S and (D or (notP))	AC	S xor (P and (D xor S))
8D	not(S xor (D or (P xor S)))	AD	not(D xor (P or (S and D)))
8E	S xor ((S xor D) and (P xor D))	AE	D or (S and (notP))
8F	not(P and (not(D and S)))	AF	D or (notP)
90	P and (not(D xor S))	В0	P and (D or (notS))
91	not(S xor (D and (P or (notS))))	B1	not(P xor (D or (S xor P)))
92	D xor (P xor (S and (D or P)))	B2	S xor ((S xor P) or (D xor S))
93	not(S xor (P and D))	В3	not(S and (not(D and P)))
94	P xor (S xor (D and (P or S)))	B4	P xor (S and (notD))
95	not(D xor (P and S))	B5	not(D xor (P and (S or D)))
96	D xor (P xor S)	В6	D xor (P xor (S or (D and P)))
97	P xor (S xor (D or (not(P or S))))	В7	not(S and (D xor P))
98	not(S xor (D or (not(P or S))))	В8	P xor (S and (D xor P))
99	not(D xor S)	В9	not(D xor (S or (P and D)))
9A	D xor (P and (notS))	BA	D or (P and (notS))
9B	not(S xor (D and (P or S)))	BB	D or (notS)
9C	S xor (P and (notD))	BC	S xor (P and (not(D and S)))
9D	not(D xor (S and (P or D)))	BD	not((S xor D) and (P xor D))
9E	D xor (S xor (P or (D and S)))	BE	D or (P xor S)
9F	not(P and (D xor S))	BF	D or (not(P and S))

Notes: S = Source Data

P = Pattern Data

D = Data Already Existing at the Destination



Table E-4: Bit-Wise Operations and 8-bit Codes (C0 - FF)

Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
C0	P and S	E0	P and (D or S)
C1	not(S xor (P or (D and (notS))))	E1	not(P xor (D or S))
C2	not(S xor (P or (not(D or S))))	E2	D xor (S and (P xor D))
C3	not(P xor S)	E3	not(P xor (S or (D and P)))
C4	S and (P or (notD))	E4	S xor (D and (P xor S))
C5	not(S xor (P or (D xor S)))	E5	not(P xor (D or (S and P)))
C6	S xor (D and (notP))	E6	S xor (D and (not(P and S)))
C7	not(P xor (S and (D or P)))	E7	not((S xor P) and (P xor D))
C8	S and (D or P)	E8	S xor ((S xor P) and (D xor S))
C9	not(S xor (P or D))	E9	not(D xor (S xor (P and (not(D and S)))))
CA	D xor (P and (S xor D))	EA	D or (P and S)
CB	not(S xor (P or (D and S)))	EB	D or (not(P xor S))
CC	S	EC	S or (D and P)
CD	S or (not(D or P))	ED	S or (not(D xor P))
CE	S or (D and (notP))	EE	D or S
CF	S or (notP)	EF	S or (D or (notP))
D0	P and (S or (notD))	F0	P
D1	not(P xor (S or (D xor P)))	F1	P or (not(D or S))
D2	P xor (D and (notS))	F2	P or (D and (notS))
D3	not(S xor (P and (D or S)))	F3	P or (notS)
D4	S xor ((S xor P) and (P xor D))	F4	P or (S and (notD))
D5	not(D and (not(P and S)))	F5	P or (notD)
D6	P xor (S xor (D or (P and S)))	F6	P or (D xor S)
D7	not(D and (P xor S))	F7	P or (not(D and S))
D8	P xor (D and (S xor P))	F8	P or (D and S)
D9	not(S xor (D or (P and S)))	F9	P or (not(D xor S))
DA	D xor (P and (not(S and D)))	FA	D or P
DB	not((S xor P) and (D xor S))	FB	D or (P or (notS))
DC	S or (P and (notD))	FC	P or S
DD	S or (notD)	FD	P or (S or (notD))
DE	S or (D xor P)	FE	D or (P or S)
DF	S or (not(D and P))	FF	writes all 1's

Notes: S = Source DataP = Pattern Data

D = Data Already Existing at the Destination

E.2.4 Per-Pixel Write-Masking Operations

The BitBLT engine is able to perform per-pixel write-masking with various data sources used as pixel masks to constrain which pixels at the destination will actually be written to by the BitBLT engine. As shown in figure E-2-1, either monochrome source or monochrome pattern data may be used as pixel masks — neither color source nor color pattern data can be used. Another available pixel mask is derived by comparing a particular color to either the color already specified for a given pixel at the destination or the color that results from the bit-wise operation performed on the data received for a given pixel.






Figure E-2: Block Diagram and Data Paths of the BitBLT Engine

Bits 13 and 17 of the BitBLT Control Register (BR04) are used to select either the monochrome source or the monochrome pattern data as a pixel mask. When this feature is used, the bits in either the monochrome source or the monochrome pattern data that carry a value of 0 cause the bytes of the corresponding pixel at the destination to not be written to by the BitBLT engine, thereby preserving whatever data was originally carried within those bytes. This feature can be used in writing characters to the display, while also preserving the pre-existing backgrounds behind those characters.

Bits 14 through 16 of the BitBLT Control Register (BR04) can be set to select per-pixel write-masking with a mask based on the results of one of four possible color comparisons. Bit 14 is used to enable this form of write-masking. Bit 15 chooses between two different comparisons of color values. Depending on the setting of bit 15, a comparison is made between the background color specified for use in the color expansion of monochrome source data and either the color already described by the bytes for the pixels at the destination or the color resulting from the bit-wise operation being performed during the BitBLT operation. Bit 16 chooses whether the bytes at the destination will be overwritten when the two compared values chosen by bit 15 are found to be equal or when they are found not to be equal.



E.2.5 When the Source and Destination Locations Overlap

It is possible to have BitBLT operations in which the locations of the source and destination data overlap. This frequently occurs in BitBLT operations where a user is shifting the position of a graphical item on the display by only a few pixels. In these situations, the BitBLT engine must be programmed so that destination data is not written into destination locations that overlap with source locations before the source data at those locations has been read. Otherwise, the source data will become corrupted.

Figure E-2 shows how the source data can be corrupted when a rectangular block is copied from a source location to an overlapping destination location. The BitBLT engine reads from the source location and writes to the destination location starting with the left-most pixel in the top-most line of both, as shown in step (a). As shown in step (b), corruption of the source data has already started with the copying of the top-most line in step (a) — part of the source that originally contained lighter-colored pixels has now been overwritten with darker-colored pixels. More source data corruption occurs as steps (b) through (d) are performed. At step (e), another line of the source data is read, but the two right-most pixels of this line are in the region where the source and destination locations overlap, and where the source has already been overwritten as a result of the copying of the top-most line in step (a). Starting in step (f), darker-colored pixels can be seen in the destination where lighter-colored pixels should be. This errant effect occurs repeatedly throughout the remaining steps in this BitBLT operation. As more lines are copied from the source location to the destination location, it becomes clear that the end result is not what was originally intended.






Figure E-2-1: Source Corruption in BitBLT with Overlapping Source and Destination Locations

The BitBLT engine can alter the order in which source data is read and destination data is written when necessary to avoid source data corruption problems when the source and destination locations overlap. Bits 8 and 9 of the BitBLT Control Register (BR04) provide the ability to change the point at which the BitBLT engine begins reading and writing data from the upper left-hand corner (the usual starting point) to one of the other three corners. In other words, through the use of these two bits, the BitBLT engine may be set to read data from the source and write it to the destination starting at any of the four corners of the panel.




Figure E-2-2: Correctly Performed BitBLT with Overlapping Source and Destination Locations

Figure E-2-3 illustrates how this feature of the BitBLT engine can be used to perform the same BitBLT operation as was illustrated in Figure 2-2, while avoiding the corruption of source data. As shown in Figure 2-3, the BitBLT engine reads the source data and writes the data to the destination starting with the right-most pixel of the bottom-most line. By doing this, no pixel existing where the source and destination locations overlap will ever be written to before it is read from by the BitBLT engine. By the time the BitBLT operation has reached step (e) where two pixels existing where the source and destination locations overlap are about to be overwritten, the source data for those two pixels has already been read.






Figure E-2-3: Suggested Starting Points for Possible Source and Destination Overlap Situations

Figure E-2-4 shows the recommended lines and pixels to be used as starting points in each of 8 possible ways in which the source and destination locations may overlap. In general, the starting point should be within the area in which the source and destination overlap.

E-12



E.3 Basic Graphics Data Considerations

E.3.1 Contiguous vs. Discontiguous Graphics Data

Graphics data stored in memory, particularly in the frame buffer of a graphics system, has organizational characteristics that often distinguish it from other varieties of data. The main distinctive feature is the tendency for graphics data to be organized in a discontiguous block of graphics data made up of multiple sub-blocks of bytes, instead of a single contiguous block of bytes.




Figure E-3-1: Representation of On-Screen Single 6-Pixel Line in the Frame Buffer

Figure E-3-1 shows an example of contiguous graphics data — a horizontal line made up of six adjacent pixels within a single scan line on a display with a resolution of 640x480. Presuming that the graphics system driving this display has been set to 8 bits per pixel, and that the frame buffer's starting address of 0h corresponds to the upper left-most pixel of this display, then the six pixels that make this horizontal line starting at coordinates (256, 256) would occupy six bytes starting at frame buffer address 28100h, and ending at address 28105h.

In this case, there is only one scan line's worth of graphics data in this single horizontal line, so the block of graphics data for all six of these pixels exists as a single, contiguous block comprised of only these six bytes. The starting address and the number of bytes are the only pieces of information that a BitBLT engine would require to read this block of data.



The simplicity of the above example of a single horizontal line contrasts sharply to the example of discontiguous graphics data depicted in Figure E-3-2. The simple six-pixel line of Figure E-6 is now accompanied by three more six-pixel lines placed on subsequent scan lines, resulting in the 6x4 block of pixels shown.




Figure E-3-2: Representation of On-Screen 6x4 Array of Pixels in the Frame Buffer

Since there are other pixels on each of the scan lines on which this 6x4 block exists that are not part of this 6x4 block, what appears to be a single 6x4 block of pixels on the display must be represented by a discontiguous block of graphics data made up of 4 separate sub-blocks of six bytes apiece in the frame buffer at addresses 28100h, 28380h, 28600h, and 28880h. This situation makes the task of reading what appears to be a simple 6x4 block of pixels more complex. However, there are two characteristics of this 6x4 block of pixels that help simplify the task of specifying the locations of all 24 bytes of this discontiguous block of graphics data: all four of the sub-blocks are of the same length, and the four sub-blocks are separated from each other at equal intervals.

The BitBLT engine was designed to make use of these characteristics of graphics data to simplify the programming required to handle discontiguous blocks of graphics data. For such a situation, the BitBLT engine requires only four pieces of information: the starting address of the first sub-block, the length of a sub-block, the offset (in bytes) of the starting address of each subsequent sub-block, and the quantity of sub-blocks.



E.3.2 Source Data

The source data may either exist in the frame buffer where the BitBLT engine may read it directly, or it may be provided to the BitBLT engine by the host CPU. The block of source graphics data may be either contiguous or discontiguous, and may be either in color (with a color depth that matches that to which the BitBLT engine has been set) or monochrome.

Bit 10 of the BitBLT Control Register (BR04) specifies whether the source data exists in the frame buffer or is provided by the CPU. Having the source data in the frame buffer will result in increased performance since the BitBLT engine will be able to access it directly without involving the host CPU.

If the source data resides within the frame buffer, then the Source Address Register (BR06) is used to specify the address of the source data as an offset from the beginning of the frame buffer at which the block of source data begins. However, if the host CPU provides the source data, then this register takes on a different function and the three least-significant bits of the Source Address Register (BR06) can be used to specify a number of bytes that must be skipped in the first quadword received from the host CPU to reach the first byte of valid source data.

In cases where the host CPU provides the source data, it does so by writing the source data to the BitBLT data port, a 64KB memory space on the host bus. There is no actual memory allocated to this memory space, so any data that is written to this location cannot be read back. This memory space is simply a range of memory addresses that the BitBLT engine's address decoder watches for the occurrence of any memory writes. The BitBLT engine loads all data written to any memory address within this memory space in the order in which it is written, regardless of the specific memory address to which it is written and uses that data as the source data in the current BitBLT operation. The block of bytes sent by the host CPU to this data port must be quadword-aligned, although the source data contained within the block of bytes does not need to be aligned. As mentioned earlier, the least significant three bits of the Source Address Register (BR06) are used to specify the number of bytes that must be skipped in the first quadword to reach the first byte of valid source data.

To accommodate discontiguous source data, the Source and Destination Offset Register (BR00) can be used to specify the offset in bytes from the beginning of one scan line's worth source data to the next. Otherwise, if the source data is contiguous, then an offset equal to the length of a scan line's worth of source data should be specified.



E.3.3 Monochrome Source Data

Bit 12 of the BitBLT Control Register (BR04) specifies whether the source data is color or monochrome. Since monochrome graphics data only uses one bit per pixel, each byte of monochrome source data typically carries data for 8 pixels which hinders the use of byte-oriented parameters when specifying the location and size of valid source data. Some additional parameters must be specified to ensure the proper reading and use of monochrome source data by the BitBLT engine. The BitBLT engine also provides additional options for the manipulation of monochrome source data versus color source data.

The various bit-wise logical operations and per-pixel write-masking operations were designed to work with color data. In order to use monochrome data, the BitBLT engine converts it into color through a process called color expansion, which takes place as a BitBLT operation is performed. In color expansion, the single bits of monochrome source data are converted into one, two, or three bytes (depending on the color depth to which the BitBLT engine has been set) of color data that are set to carry value corresponding to either the foreground or background color that have been specified for use in this conversion process. If a given bit of monochrome source data carries a value of 1, then the byte(s) of color data resulting from the conversion process will be set to carry the value of the foreground color. If a given bit of monochrome source data carries a value of 0, then the resulting byte(s) will be set to the value of the background color. The foreground and background colors used in the color expansion of monochrome source data can be set in the Pattern/Source Expansion Foreground Color Register (BR02) and the Pattern/Source Expansion Background Color Register (BR01), in which case these colors will be the same colors as those used in the color expansion of monochrome pattern data. However, it is also possible to set the colors for the color expansion of monochrome source data independently of those set for the color expansion of monochrome pattern data by using the Source Expansion Foreground Color Register (BR0A) and the Source Expansion Background Color Register (BR0B). Bit 27 in the BitBLT Monochrome Source Control Register (BR03) is used to select between one or the other of these two sets of registers.

The BitBLT engine requires that the alignment of each scan line's worth of monochrome source data be specified. In other words, whether each scan line's worth of monochrome source data can be assumed to start on quadword, doubleword, word, or byte boundaries, or that it cannot be assumed to start on any such boundary must be specified using bits 26-24 of the Monochrome Source Control Register (BR03).

The BitBLT engine also provides various clipping options for use with monochrome source data. Bits 21-16 of the Monochrome Source Control Register (BR03) allow the BitBLT engine to be programmed to skip up to 63 of the 64 bits in the first quadword of a block of monochrome source data to reach the first bit of valid source data. Depending on the width of the block of pixels represented by the monochrome source data, this option can also be used to implement a way of clipping the monochrome source data from the top. Bits 5-0 of this register allow up to 63 of the 64 bits in the first quadword in each scan line's worth of monochrome source data to be skipped to reach the first bit of valid source data in each scan line's worth. This option can be used to implement the clipping of each scan line's worth of monochrome source data from the left. Bits 13-8 of this register provides similar functionality for clipping monochrome source data from the right.

BITBLT ENGINE

E.3.4 Pattern Data

The pattern data must exist within the frame buffer where the BitBLT engine may read it directly. The host CPU cannot provide the pattern data to the BitBLT engine. As shown in Figure E-3-3, the block of pattern graphics data always represents a block of 8x8 pixels. The bits or bytes of a block of pattern data may be organized in the frame buffer memory in only one of four ways, depending upon its color depth which may be 8, 16, or 24 bits per pixel (whichever matches the color depth to which the BitBLT engine has been set), or monochrome.




Figure E-3-3: Pattern Data -- Always an 8x8 Array of Pixels

The Pattern Address Register (BR05) is used to specify the address of the pattern data as an offset from the beginning of the frame buffer at which the block of pattern data begins. The three least significant bits of the address written to this register are ignored, because the address must be in terms of quadwords. This is because the pattern must always be located on an address boundary equal to its size. Monochrome patterns take up 8 bytes, or a single quadword of space, and therefore, must be located on a quadword boundary. Similarly, color patterns with color depths of 8 and 16 bits per pixel must start on 64-byte and 128-byte boundaries, respectively. Color patterns with color depths of 24 bits per pixel must start on 256-byte boundaries, despite the fact that the actual color data fills only 3 bytes per pixel. Figures E-3-4, E-3-5, E-3-6, and E-3-7 show how monochrome, 8bpp, 16bpp, and 24bpp pattern data, respectively, is organized in memory.




Figure E-3-4: Monochrome Pattern Data -- Occupies a Single Quadword



3	57 5 6	48	4 7	40	3 9	32	31	24	23	16	15	8 7	'	0
Pixel (7, 0	0)												Pixel (0, 0)]0
]o:
														7
														7
														72
														2
														٦з
Pixel (7,	7)												Pixel (0, 7)	٦3

Figure E-3-5: 8bpp Pattern Data -- Occupies 64 Bytes (8 Quadwords)




Figure E-3-6: 16bpp Pattern Data -- Occupies 128 Bytes (16 Quadwords)




Figure E-3-7: 24bpp Pattern Data -- Occupies 256 Bytes (32 Quadwords)

As is shown in Figure E-3-7, there are four bytes allocated for each pixel on each scan line's worth of pattern data, which allows each scan line's worth of 24bpp pattern data to begin on a 32-byte boundary. The extra ("fourth") unused bytes of each pixel on a scan line's worth of pattern data are collected together in the last 8 bytes (the last quadword) of each scan line's worth of pattern data.

Bit 18 of the BitBLT Control Register (BR04) specifies whether the pattern data is color or monochrome. The various bitwise logical operations and per-pixel write-masking operations were designed to work with color data. In order to use monochrome pattern data, the BitBLT engine is designed to convert it into color through a process called "color expansion" which takes place as a BitBLT operation is performed. In color expansion, the single bits of monochrome pattern data are converted into one, two, or three bytes (depending on the color depth to which the BitBLT engine has been set) of color data that are set to carry values corresponding to either the foreground or background color that have been specified for use in this process. The foreground color is used for pixels corresponding to a bit of monochrome pattern data that carry the value of 1, while the background color is used where the corresponding bit of monochrome pattern data carries the value of 0. The foreground and background colors used in the color expansion of monochrome pattern data can be set in the Pattern/Source Expansion Foreground Color Register (BR02) and Pattern/Source Expansion Background Color Register (BR01). Depending upon the setting of bit 27 in the Monochrome Source Control Register (BR03), these same two registers may also specify the foreground and background colors to be used in the color expansion of the source data.



E.3.5 Destination Data

There are actually two different types of "destination data": the graphics data already residing at the location that is designated as the destination, and the data that is to be written into that very same location as a result of a BitBLT operation.

The location designated as the destination must be within the frame buffer where the BitBLT engine can read from it and write to it directly. The blocks of destination data to be read from and written to the destination may be either contiguous or discontiguous. All data written to the destination will have the color depth to which the BitBLT engine has been set. It is presumed that any data already existing at the destination which will be read by the BitBLT engine will also be of this same color depth — the BitBLT engine neither reads nor writes monochrome destination data.

The Destination Address Register (BR07) is used to specify the address of the destination as an offset from the beginning of the frame buffer at which the destination location begins.

To accommodate discontiguous destination data, the Source and Destination Offset Register (BR00) can be used to specify the offset in bytes from the beginning of one scan line's worth of destination data to the next. Otherwise, if the destination data is contiguous, then an offset equal to the length of a scan line's worth of destination data should be specified.



E.4. BitBLT Programming Examples

E.4.1 Pattern Fill -- A Very Simple BitBLT

In this example, a rectangular area on the screen is to be filled with a color pattern stored as pattern data in off-screen memory. The screen has a resolution of 1024x768 and the graphics system has been set to a color depth of 8 bits per pixel.




Figure E-4-1: On-Screen Destination for Example Pattern Fill BitBLT

As shown in Figure E-4-1, the rectangular area to be filled has its upper left-hand corner at coordinates (128, 128) and its lower right-hand corner at coordinates (191, 191). These coordinates define a rectangle covering 64 scan lines, each scan line's worth of which is 64 pixels in length — in other words, an array of 64x64 pixels. Presuming that the pixel at coordinates (0, 0) corresponds to the byte at address 00h in the frame buffer memory, the pixel at (128, 128) corresponds to the byte at address 20080h.




Figure E-4-2: Pattern Data for Example Pattern Fill BitBLT

As shown in Figure E-4-2, the pattern data occupies 64 bytes starting at address 100000h. As always, the pattern data represents an 8x8 array of pixels.

Before programming the BitBLT engine in any way, bit 0 of the BitBLT Configuration Register (XR20) or bit 31 of the BitBLT Control Register (BR04) should be checked to see if the BitBLT engine is currently busy. The BitBLT engine should not be programmed in any way until all BitBLT operations are complete and the BitBLT engine is idle. Once the BitBLT engine is idle, programming the BitBLT engine for the operation in this example should begin by making sure that the BitBLT Configuration Register (XR20) is set to 00h, in order to specify a color depth of 8 bits per pixel and enable normal operation.

The BitBLT Control Register (BR04) is used to select the features to be used in this BitBLT operation, and must be programmed carefully. Bits 22-20 should be set to 0 to select the top-most horizontal row of the pattern as the starting row used in drawing the pattern starting with the top-most scan line covered by the destination. Since actual pattern data will be used, bit 19 should be set to 0. The pattern data is in color with a color depth of 8 bits per pixel, so bits 18 and 17 should also be set to 0. Since this BitBLT operation does not use per-pixel write-masking, bits 16-13 should be set to 0. Bit 12 should be set to 0 to ensure that the settings in the Monochrome Source Control Register (BR03) will have no effect on this BitBLT operation. The setting of bits 10-8 do not affect this BitBLT operation, since source data is not used. Therefore, these bits might as well be set to zero as a default. Finally, bits 7-0 should be programmed with the 8-bit value of F0h to select the bit-wise logical operation in which a simple copy of the pattern data to the destination takes place. Selecting this bit-wise operation in which no source data is used as an input causes the BitBLT engine to automatically forego either reading source data from the frame buffer or waiting for the host CPU to provide it.

Bits 28-16 of the Source and Destination Offset Register (BR00) must be programmed with number of bytes in the interval from the start of one scan line's worth of destination data to the next. Since the color depth is 8 bits per pixel and the horizontal resolution of the display is 1024, the value to be programmed into these bits is 400h, which is equal to the decimal value of 1024. Since this BitBLT operation does not use source data, the BitBLT engine ignores bits 12-0.

Bits 22-3 of the Pattern Address Register (BR05) must be programmed with the address of the pattern data. This address is specified as an offset from the beginning of the frame buffer where the pattern data begins. In this case, the address is 100000h.

Similarly, bits 22-0 of the Destination Address Register (BR07) must be programmed with the address of the destination, i.e., the offset from the beginning of the frame buffer of the byte at the destination that will be written to first. In this case, the address is 20080h, which corresponds to the byte representing the pixel at coordinates (128, 128).



This BitBLT operation does not use the values in the Pattern/Source Expansion Background Color Register (BR01), the Pattern/Source Expansion Foreground Color Register (BR02), the Monochrome Source Control Register (BR03), the Source Address Register (BR06), the Source Expansion Background Color Register (BR09), or the Source Expansion Foreground Color Register (BR0A).

The Destination Width and Height Register (BR08) must be programmed with values that describe to the BitBLT engine the 64x64 pixel size of the destination location. Bits 28-16 should be set to carry the value of 40h, indicating that the destination location covers 64 scan lines. Bits 12-0 should be set to carry the value of 40h, indicating that each scan line's worth of destination data occupies 64 bytes. The act of writing a non-zero value for the height to the Destination Width and Height Register (BR08) is what signals the BitBLT engine to begin performing this BitBLT operation. Therefore, it is important that all other programming of the BitBLT registers be completed before this is done.




Figure E-4-3: Results of Example Pattern Fill BitBLT

Figure E-4-3 shows the end result of performing this BitBLT operation. The 8x8 pattern has been repeatedly copied ("tiled") into the entire 64x64 area at the destination.



E.4.2 Drawing Characters Using a Font Stored in System Memory

In this example BitBLT operation, a lowercase letter "f" is to be drawn in black on a display with a gray background. The resolution of the display is 1024x768, and the graphics system has been set to a color depth of 8 bits per pixel.




Figure E-4-4: On-Screen Destination for Example Character Drawing BitBLT

Figure E-4-4 shows the display on which this letter "f" is to be drawn. As shown in this figure, the entire display has been filled with a gray color. The letter "f" is to be drawn into an 8x8 region on the display with the upper left-hand corner at the coordinates (128, 128).




Figure E-4-5: Source Data in System Memory for Example Character Drawing BitBLT

Figure E-4-5 shows both the 8x8 pattern making up the letter "f" and how it is represented somewhere in the host's system memory — the actual address in system memory is not important. The letter "f" is represented in system memory by a block of monochrome graphics data that occupies 8 bytes. Each byte carries the 8 bits needed to represent the 8 pixels in each scan line's worth of this graphics data. This type of pattern is often used to store character fonts in system memory.



During this BitBLT operation, the host CPU will read this representation of the letter "f" from system memory, and write it to the BitBLT engine by performing memory writes to the BitBLT data port. The BitBLT engine will receive this data from the host CPU and use it as the source data for this BitBLT operation. The BitBLT engine will be set to the same color depth as the graphics system — 8 bits per pixel, in this case. Since the source data in this BitBLT operation is monochrome, color expansion must be used to convert it to an 8 bpp color depth. To ensure that the gray background behind this letter "f" is preserved, per-pixel write masking will be performed, using the monochrome source data as the pixel mask.

As in the example of the pattern fill BitBLT operation, the first step before programming the BitBLT engine in any way is to check either bit 0 of the BitBLT Configuration Register (XR20) or bit 31 of the BitBLT Control Register (BR04) to see if the BitBLT engine is currently busy. After waiting until the BitBLT engine is idle, programming the BitBLT engine should begin by making sure that the BitBLT Configuration Register (XR20) is set to 00h, to specify a color depth of 8 bits per pixel and to enable normal operation.

The BitBLT Control Register (BR04) is used to select the features to be used in this BitBLT operation. Since pattern data is not required for this operation, the BitBLT engine will ignore bits 22-17, however as a default, these bits can be set to 0. Since monochrome source data will be used as the pixel mask for the per-pixel write-masking operation used in this BitBLT operation, bits 16-14 must be set to 0, while bit 13 should be set to 1. Bit 12 should be set to 1, to specify that the data source is monochrome. Bit 10 also should be set to 1, to indicate that the source data will be provided by the host CPU. Presuming that the host CPU will provide the source data starting with the byte that carries the left-most pixel on the top-most scan line's worth of the source data, bits 9 and 8 should both be set to 0. Finally, bits 7-0 should be programmed with the 8-bit value CCh to select the bit-wise logical operation that simply copies the source data to the destination. Selecting this bit-wise operation in which no pattern data is used as an input, causes the BitBLT engine to automatically forego reading pattern data from the frame buffer.

Unlike the earlier example of a pattern fill BitBLT operation where the Monochrome Source Control Register (BR03) was entirely ignored, several features of this register will be used in this BitBLT operation. Bit 27 of this register will be set to 0, thereby selecting the Pattern/Source Expansion Foreground Color Register (BR02) to specify the color with which the letter "f" will be drawn. This example assumes that the source data will be sent in one quadword that will be quadword-aligned. Therefore, bits 26, 25, and 24, which specify alignment should be set to 1, 0, and 1, respectively. Since clipping will not be performed in this BitBLT operation, bits 21-16, 13-8, and 5-0 should all be set to 0.

Bits 28-16 of the Source and Destination Offset Register (BR00) must be programmed with a value equal to number of bytes in the interval between the first bytes of each adjacent scan line's worth of destination data. Since the color depth is 8 bits per pixel and the horizontal resolution of the display is 1024 pixels, the value to be programmed into these bits is 400h, which is equal to the decimal value of 1024. Since the source data used in this BitBLT operation is monochrome, the BitBLT engine will not use a byte-oriented offset value for the source data. Therefore, bits 12-0 will be ignored.

Since the source data is monochrome, color expansion is required to convert it to color with a color depth of 8 bits per pixel. Since the Pattern/Source Expansion Foreground Color Register (BR02) was selected to specify the foreground color of black to be used in drawing the letter "f", this register must be programmed with the value for that color. With the graphics system set for a color depth of 8 bits per pixel, the actual colors are specified in the RAMDAC palette, and the 8 bits stored in the frame buffer for each pixel actually specify the index used to select a color from that palette. This example assumes that the color specified at index 00h in the palette is black, and therefore bits 7-0 of this register should be set to 00h to select black as the foreground color. The BitBLT engine ignores bits 23-8 of this register because the selected color depth is 8 bits per pixel. Even though the color expansion being performed on the source data normally requires that both the foreground and background colors be specified, the value used to specify the background color is not important in this example. Per-pixel write-masking is being performed with the monochrome source data as the pixel mask, which means that none of the pixels in the source data that will be converted to the background color will ever be written to the destination. Since these pixels will never be seen, the value programmed into the Pattern/Source Expansion Background Color Register (BR01) to specify a background color is not important.



Since the CPU is providing the source data, and this source data is monochrome, the BitBLT engine ignores all of bits 22-0 of the Source Address Register (BR06).

Bits 22-0 of the Destination Address Register (BR07) must be programmed with the address of the destination data. This address is specified as an offset from the start of the frame buffer of the pixel at the destination that will be written to first. In this case, the address is 20080h, which corresponds to the byte representing the pixel at coordinates (128, 128).

This BitBLT operation does not use the values in the Pattern Address Register (BR05), the Source Expansion Background Color Register (BR09), or the Source Expansion Foreground Color Register (BR0A).

The Destination Width and Height Register (BR08) must be programmed with values that describe to the BitBLT engine the 8x8 pixel size of the destination location. Bits 28-16 should be set to carry the value of 8h, indicating that the destination location covers 8 scan lines. Bits 12-0 should be set to carry the value of 8h, indicating that each scan line's worth of destination data occupies 8 bytes. As mentioned in the previous example, the act of writing a non-zero value for the height to the Destination Width and Height Register (BR08) provides the BitBLT engine with the signal to begin performing this BitBLT operation. Therefore, it is important that all other programming of the BitBLT engine registers be completed before this is done.




Figure E-4-6: Results of Example Character Drawing BitBLT

Figure E-4-6 shows the end result of performing this BitBLT operation. Only the pixels that form part of the actual letter "f" have been drawn into the 8x8 destination location on the display, leaving the other pixels within the destination with their original gray color.



This page intentionally left blank.





Chips and Technologies, Inc. 2950 Zanker Road San Jose, California 95134 Phone: 408-434-0600 FAX: 408-894-2077

Stock No.: 010177-007 Revision No.: 1.5

Publication No.: DS177.7

Title: 65550 High Performance Flat Panel / CRT GUI Accelerator

Date: 10/14/97