

# CAT28C16A

# **16K-Bit CMOS PARALLEL EEPROM**



### **FEATURES**

- Fast read access times: 90 ns, 120 ns, 200 ns
- Low power CMOS cissipation:
  - –Active: 25 mA Max.–Standby: 100 μA Max.
- Simple write operation:
  - -On-chip address and data latches
  - -Self-timed write cycle with auto-clear
- Fast write cycle time: 10ms max


- End of write detection: DATA polling
- **■** Hardware write protection
- CMOS and TTL compatible I/O
- 10,000 or 100,000 Program/erase cycles
- 10 or 100 year data retention
- Commercial, industrial and automotive temperature ranges

# **DESCRIPTION**


The CAT28C16A is a fast, low power, 5V-only CMOS Parallel EEPROM organized as  $2K \times 8$ -bits. It requires a simple interface for in-system programming. On-chip address and data latches, self-timed write cycle with auto-clear and  $V_{CC}$  power up/down write protection eliminate additional timing and protection hardware.  $\overline{DATA}$  Polling signals the start and end of the self-timed write cycle. Additionally, the CAT28C16A features hardware write protection.

The CAT28C16A is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 10,000 program/erase cycles and has a data retention of 10 years. The device is available in JEDEC approved 24-pin DIP and SOIC or 32-pin PLCC packages.

### **BLOCK DIAGRAM**



# **PIN CONFIGURATION**



#### PLCC Package (N, G) 2 1 32 31 30 A<sub>6</sub> [ □ A<sub>8</sub> □ A<sub>9</sub> 6 28 A<sub>5</sub> □ 7 27 🗀 NC A<sub>4</sub> □ 26 🗀 NC Аз □ 9 25 🗖 ŌE **TOP VIEW** A<sub>2</sub> □ □ A<sub>10</sub> 10 24 A<sub>1</sub> □ 11 23 🗆 CE A<sub>0</sub> □ 12 NC □ 22 | 1/07 I/O<sub>0</sub> □ 13 21 🗀 1/06 14 15 16 17 18 19 20 |\(\text{IO1}\) |\(\text{IO2}\) |\(\text{IO2}\) |\(\text{IO3}\) |\(\text{IO3}\) |\(\text{IO3}\) |\(\text{IO5}\) |\(\text{IO5}\

# **PIN FUNCTIONS**

Pin Name	Function
A <sub>0</sub> -A <sub>10</sub>	Address Inputs
I/O <sub>0</sub> —I/O <sub>7</sub>	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
Vcc	5V Supply
Vss	Ground
NC	No Connect

# **MODE SELECTION**

Mode	CE	WE	ŌĒ	I/O	Power
Read	L	Н	L	D <sub>OUT</sub>	ACTIVE
Byte Write (WE Controlled)	L		Н	D <sub>IN</sub>	ACTIVE
Byte Write (CE Controlled)		L	Н	D <sub>IN</sub>	ACTIVE
Standby, and Write Inhibit	Н	X	X	High-Z	STANDBY
Read and Write Inhibit	X	Н	Н	High-Z	ACTIVE

# **CAPACITANCE** $T_A = 25^{\circ}C$ , f = 1.0 MHz, $V_{CC} = 5V$

Symbol	Test	Max.	Units	Conditions
C <sub>I/O</sub> <sup>(1)</sup>	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C <sub>IN</sub> <sup>(1)</sup>	N <sup>(1)</sup> Input Capacitance		pF	$V_{IN} = 0V$

#### Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

# **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias –55°C to +125°C
Storage Temperature –65°C to +150°C
Voltage on Any Pin with Respect to Ground $^{(2)}$ $-2.0V$ to $+V_{CC}+2.0V$
V <sub>CC</sub> with Respect to Ground2.0V to +7.0V Package Power Dissipation Capability (Ta = 25°C) 1.0W
Lead Soldering Temperature (10 secs) 300°C
Output Short Circuit Current <sup>(3)</sup> 100 mA

### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

### **RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min	Max	Units
N <sub>END</sub> (1, 7)	Endurance	100,000		Cycles/Byte
T <sub>DR</sub> (1, 7)	Data Retention	100		Years
V <sub>ZAP</sub> <sup>(1)</sup>	ESD Susceptibility	2000		Volts
I <sub>LTH</sub> <sup>(1)(4)</sup>	Latch-Up	100		mA

### D.C. OPERATING CHARACTERISTICS

 $V_{CC} = 5V \pm 10\%$ , unless otherwise specified.

			Limits			
Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
Icc	V <sub>CC</sub> Current (Operating, TTL)			35	mA	$\overline{CE} = \overline{OE} = V_{IL},$ f = 1/t <sub>RC</sub> min, All I/O's Open
Iccc <sup>(5)</sup>	V <sub>CC</sub> Current (Operating, CMOS)			25	mA	$\overline{CE} = \overline{OE} = V_{ILC},$ f = 1/t <sub>RC</sub> min, All I/O's Open
I <sub>SB</sub>	V <sub>CC</sub> Current (Standby, TTL)			1	mA	CE = V <sub>IH</sub> , All I/O's Open
I <sub>SBC</sub> <sup>(6)</sup>	V <sub>CC</sub> Current (Standby, CMOS)			100	μА	CE = V <sub>IHC</sub> , All I/O's Open
ILI	Input Leakage Current	-10		10	μΑ	$V_{\text{IN}} = \text{GND to } V_{\text{CC}}$
ILO	Output Leakage Current	-10		10	μА	$\frac{V_{OUT} = GND \text{ to } V_{CC}}{CE} = V_{IH}$
V <sub>IH</sub> <sup>(6)</sup>	High Level Input Voltage	2		V <sub>CC</sub> +0.3	V	
V <sub>IL</sub> (5)	Low Level Input Voltage	-0.3		0.8	V	
Vон	High Level Output Voltage	2.4			V	I <sub>OH</sub> = -400μA
VoL	Low Level Output Voltage			0.4	V	I <sub>OL</sub> = 2.1mA
Vwi	Write Inhibit Voltage	3.0			V	

#### Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> +2.0V for periods of less than 20 ns.
- (3) Output shorted for no more than one second. No more than one output shorted at a time.
- (4) Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to V<sub>CC</sub> +1V.
- (5)  $V_{ILC} = -0.3V$  to +0.3V.
- (6)  $V_{IHC} = V_{CC} 0.3V$  to  $V_{CC} + 0.3V$ .
- (7) For the CAT28C16A-20, the minimum endurance is 10,000 cycles and the minimum data retention is 10 years.

# A.C. CHARACTERISTICS, Read Cycle

 $V_{CC} = 5V \pm 10\%$ , unless otherwise specified.

		28C16A-90		28C16A-12		28C16A-20		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
trc	Read Cycle Time	90		120		200		ns
tce	CE Access Time		90		120		200	ns
taa	Address Access Time		90		120		200	ns
toe	OE Access Time		50		60		80	ns
t <sub>LZ</sub> (1)	CE Low to Active Output	0		0		0		ns
toLZ <sup>(1)</sup>	OE Low to Active Output	0		0		0		ns
t <sub>HZ</sub> (1)(2)	CE High to High-Z Output		50		50		55	ns
toHz <sup>(1)(2)</sup>	OE High to High-Z Output		50		50		55	ns
toH <sup>(1)</sup>	Output Hold from Address Change	0		0		0		ns

Figure 1. A.C. Testing Input/Output Waveform(3)





Figure 2. A.C. Testing Load Circuit (example)



CI INCLUDES JIG CAPACITANCE

# Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) Output floating (High-Z) is defined as the state when the external data line is no longer driven by the output buffer.
- (3) Input rise and fall times (10% and 90%) < 10 ns.

# A.C. CHARACTERISTICS, Write Cycle

 $V_{CC}$  = 5V ±10%, unless otherwise specified.

		28C16A-90		28C16A-12		28C16A-20		
Symbol	Parameter	Min Max		Min	Max	Min	Max	Units
twc	Write Cycle Time		5		5		10	ms
tas	Address Setup Time	0		0		10		ns
t <sub>AH</sub>	Address Hold Time	100		100		100		ns
tcs	CE Setup Time	0		0		0		ns
tch	CE Hold Time	0		0		0		ns
t <sub>CW</sub> <sup>(2)</sup>	CE Pulse Time	110		110		150		ns
toes	OE Setup Time	0		0		15		ns
toeh	OE Hold Time	0		0		15		ns
twP <sup>(2)</sup>	WE Pulse Width	110		110		150		ns
t <sub>DS</sub>	Data Setup Time	60		60		50		ns
t <sub>DH</sub>	Data Hold Time	0		0		10		ns
t <sub>DL</sub>	Data Latch Time	5	10	5	10	50		ns
t <sub>INIT</sub> (1)	Write Inhibit Period After Power-up	.05	100	.05	100	5	20	ms

### Note:

This parameter is tested initially and after a design or process change that affects the parameter.
 A write pulse of less than 20ns duration will not initiate a write cycle.


# **DEVICE OPERATION**


#### Read

Data stored in the CAT28C16A is transferred to the data bus when  $\overline{WE}$  is held high, and both  $\overline{OE}$  and  $\overline{CE}$  are held

low. The data bus is set to a high impedance state when either  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  goes high. This 2-line control architecture can be used to eliminate bus contention in a system environment.

Figure 3. Read Cycle





# **Byte Write**

A write cycle is executed when both  $\overline{CE}$  and  $\overline{WE}$  are low, and  $\overline{OE}$  is high. Write cycles can be initiated using either  $\overline{WE}$  or  $\overline{CE}$ , with the address input being latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs last. Data, conversely, is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 10 ms.

# **DATA** Polling

DATA polling is provided to indicate the completion of a byte write cycle. Once a byte write cycle is initiated, attempting to read the last byte written will output the complement of that data on I/O<sub>7</sub> (I/O<sub>0</sub>–I/O<sub>6</sub> are indeterminate) until the programming cycle is complete. Upon completion of the self-timed byte write cycle, all I/O's will output true data during a read cycle.





Figure 6. DATA Polling




# HARDWARE DATA PROTECTION

The following is a list of hardware data protection features that are incorporated into the CAT28C16A.

- (1)  $V_{CC}$  sense provides for write protection when  $V_{CC}$  falls below 3.0V min.
- (2) A power on delay mechanism, t<sub>INIT</sub> (see AC charac-
- teristics), provides a 5 to 20 ms delay before a write sequence, after  $V_{\text{CC}}$  has reached 3.0V min.
- (3) Write inhibit is activated by holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high.
- (4) Noise pulses of less than 20 ns on the WE or CE inputs will not result in a write cycle.

# ORDERING INFORMATION



<sup>\* -40°</sup>C to +125°C is available upon request

### Notes:

(1) The device used in the above example is a CAT28C16ANI-20T (PLCC, Industrial temperature, 200 ns Access Time, Tape & Reel).

# **REVISION HISTORY**

Date	Revision	Comments
3/30/2004	Α	Added Green packages in all areas
04/19/04	В	Delete data sheet designation Update Block Diagram Update Ordering Information Update Revision History Update Rev Number
09/21/04	С	Update Features Update AC Characteristics tables Update Ordering Information
09/22/04	D	Minor changes

#### Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP ™ AE2 ™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000 Fax: 408.542.1200

www.catsemi.com

Publication #: 1076 Revison: D

Issue date: 09/22/04