

ALOGEN FR

EAD FRY

RoHS Compliance

CAT25010/20/40

1K/2K/4K SPI Serial CMOS EEPROM

FEATURES

- 10 MHz SPI compatible
- 1.8 to 5.5 volt operation
- Hardware and software protection
- Low power CMOS technology
- SPI modes (0,0 & 1,1)
- Commercial, industrial, automotive and extended temperature ranges
- 1,000,000 program/erase cycles
- 100 year data retention
- Self-timed write cycle
- 8-Pin DIP/SOIC, 8-Pin TSSOP and 8-Pin MSOP
- 16-byte page write buffer

STATUS

REGISTER

- Block write protection
 - Protect 1/4, 1/2 or all of EEPROM array

DESCRIPTION

The CAT25010/20/40 is a 1K/2K/4K Bit SPI Serial CMOS EEPROM internally organized as 128x8/256x8/ 512x8 bits. Catalyst's advanced CMOS Technology substantially reduces device power requirements. The CAT25010/20/40 features a 16-byte page write buffer. The device operates via the SPI bus serial interface and is enabled though a Chip Select (CS). In addition to the

+1.8V to +5.5V Power Supply

Ground

Chip Select Serial Data Input

No Connect

Suspends Serial Input

Chip Select, the clock input (SCK), data in (SI) and data out (SO) are required to access the device. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence. The CAT25010/ 20/40 is designed with software and hardware write protection features including Block Write protection. The device is available in 8-pin DIP, 8-pin SOIC, 8-pin MSOP and 8-pin TSSOP packages.

PIN CONFIGURATION

BLOCK DIAGRAM SOIC Package (S, V, GV) MSOP Package (R, Z, GZ) SENSE AMPS CSC •1 8 ⊐vcc CS CT 🖌 8 JVcc SHIFT REGISTERS 2 7 7 SOL 6 ⊐sск 🗋 SCK 3 6 WPC 5 ารเ V_{SS} ⊑ 4 5 Vss⊏ __ SI COLUMN WORD ADDRESS DECODERS BUFFERS DIP Package (P, L, GL) **TSSOP Package (U, Y, GY)** 8 •1 □ Vcc CS | 8 ₽ vcc SO I/O so 🗌 2 7 2 7 SI CONTROL SO 🗂 - HOLD CONTROL WP 🗅 ѕск 3 6 3 6 🗅 ѕск WPC CS E²PROM 4 5 🗆 SI Vss ⊑ 4 5 SPI XDEC Vss □ 🗅 si ARRAY WP CONTROL HOLD LOGIC **PIN FUNCTIONS** LOGI SCK Pin Name Function ō BI OCK PROTECT SO Serial Data Output LOGIC SCK Serial Clock DATA IN STORAGE WP Write Protect

© 2005 by Catalyst Semiconductor, Inc Characteristics subject to change without notice

Vcc

Vss

CS

SI HOLD

NC

HIGH VOLTAGE/

TIMING CONTROL



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias –55°C to +125°C
Storage Temperature –65°C to +150°C
Voltage on any Pin with Respect to $V_{SS}{}^{(1)}$ –2.0V to +V_{CC} +2.0V
V_{CC} with Respect to V_{SS}
Package Power Dissipation Capability (Ta = 25°C)1.0W
Lead Soldering Temperature (10 secs)
Output Short Circuit Current ⁽²⁾ 100 mA

***COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Тур.	Max.	Units
N _{END} ⁽³⁾	Endurance	1,000,000			Cycles/Byte
T _{DR} ⁽³⁾	Data Retention	100			Years
Vzap ⁽³⁾	ESD Susceptibility	2000			Volts
I _{LTH} ⁽³⁾⁽⁴⁾	Latch-up	100			mA

D.C. OPERATING CHARACTERISTICS

 V_{CC} = +1.8V to +5.5V, unless otherwise specified.

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I _{CC1}	Power Supply Current (Operating Write)			5	mA	V _{CC} = 5V @ 5MHz SO=open; CS=Vss
ICC2	Power Supply Current (Operating Read)			3	mA	V _{CC} = 5.5V F _{CLK} = 5MHz
Isb ⁽⁶⁾	Power Supply Current (Standby)			1	μA	$\overline{CS} = V_{CC}$ $V_{IN} = V_{SS} \text{ or } V_{CC}$
ILI	Input Leakage Current			2	μA	$V_{IN} = V_{SS} \text{ or } V_{CC}$
ILO	Output Leakage Current			3	μA	$V_{OUT} = 0V$ to V_{CC} , CS = 0V
VIL ⁽⁵⁾	Input Low Voltage	-1		V _{CC} x 0.3	V	
VIH ⁽⁵⁾	Input High Voltage	V _{CC} x 0.7		V _{CC} + 0.5	V	
V _{OL1}	Output Low Voltage			0.4	V	2.7V≤V _{CC} <5.5V
V _{OH1}	Output High Voltage	V _{CC} - 0.8			V	I _{OL} = 3.0mA I _{OH} = -1.6mA
V _{OL2}	Output Low Voltage			0.2	V	1.8V≤V _{CC} <2.7V
Voh2	Output High Voltage	V _{CC} -0.2		V	I _{OL} = 150μA I _{OH} = -100μA	

Note:

(1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} +2.0V for periods of less than 20 ns.

(2) Output shorted for no more than one second. No more than one output shorted at a time.

(3) These parameter are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

(4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V_{CC} +1V.

(5) V_{IL} min and V_{IH} max are reference values only and are not tested.

(6) Maximum standby current (I_{SB}) = 10µA for the Automotive and Extended Automotive temperature range.



PIN CAPACITANCE (1)

Symbol	Test Conditions	Max.	Units	Conditions
Соит	Output Capacitance (SO)	8	pF	V _{OUT} =0V
CIN	Input Capacitance (CS, SCK, SI, WP, HOLD)	6	pF	V _{IN} =0V

Applicable over recommended operating range from $T_A=25$ °C, f=1.0 MHz, V_{CC}=+5.0V.

A.C. CHARACTERISTICS

		CAT25	0XX-1.8		CAT2	50XX			
		1.8V-	1.8V-6.0V		-6.0V	4.5\	/-5.5V		Test
SYMBOL	PARAMETER	Min.	Max.	Min.	Max.	Min.	Max.	UNITS	Conditions
ts∪	Data Setup Time	50		20		20		ns	
t _H	Data Hold Time	50		20		20		ns	
twн	SCK High Time	250		75		40		ns	
tw∟	SCK Low Time	250		75		40		ns	
fscк	Clock Frequency	DC	1	DC	5	DC	10	MHz	
t _{LZ}	HOLD to Output Low Z		50		50		50	ns	
t _{RI} ⁽¹⁾	Input Rise Time		2		2		2	μs	
t _{FI} ⁽¹⁾	Input Fall Time		2		2		2	μs	
t _{HD}	HOLD Setup Time	100		40		40		ns	
tCD	HOLD Hold Time	100		40		40		ns	C _L = 50pF
twc ⁽³⁾	Write Cycle Time		5		5		5	ms	(note 2)
t∨	Output Valid from Clock Low		250		75		40	ns	
tно	Output Hold Time	0		0		0		ns	
tDIS	Output Disable Time		250		75		75	ns	
t _{HZ}	HOLD to Output High Z		150		50		50	ns	
tcs	CS High Time	500		100		100		ns	
tcss	CS Setup Time	500		100		100		ns	
tcsн	CS Hold Time	500		100		100		ns	
twps	WP Setup Time	150		50		50		ns	
twpн	WP Hold Time	150		50		50		ns	

NOTE:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

(2) AC Test Conditions:

Input Pulse Voltages: 0.3V_{CC} to 0.7V_{CC} Input rise and fall times: ≤10ns

Input and output reference voltages: $0.5V_{CC}$ Output load: current source IOL max/IOH max; C_L=50pF

(3) t_{WC} is the time from the rising edge of \overline{CS} after a valid write sequence to the end of the internal write cycle.



FUNCTIONAL DESCRIPTION

The CAT25010/20/40 supports the SPI bus data transmission protocol. The synchronous Serial Peripheral Interface (SPI) helps the CAT25010/20/40 to interface directly with many of today's popular microcontrollers. The CAT25010/20/40 contains an 8-bit instruction register. (The instruction set and the operation codes are detailed in the instruction set table)

After the device is selected with \overline{CS} going low, the first byte will be received. The part is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The first byte contains one of the six op-codes that define the operation to be performed.


PIN DESCRIPTION

SI: Serial Input

SI is the serial data input pin. This pin is used to input all opcodes, byte addresses, and data to be written to the CAT25010/20/40. Input data is latched on the rising edge of the serial clock for SPI modes (0, 0 & 1, 1).

SO: Serial Output

SO is the serial data output pin. This pin is used to transfer data out of the CAT25010/20/40. During a read cycle, data is shifted out on the falling edge of the serial



Note: Dashed Line= mode (1, 1) -----

INSTRUCTION SET

Instruction	Opcode	Operation
WREN	0000 0110	Enable Write Operations
WRDI	0000 0100	Disable Write Operations
RDSR	0000 0101	Read Status Register
WRSR	0000 0001	Write Status Register
READ	0000 X011 ⁽¹⁾	Read Data from Memory
WRITE	0000 X010 ⁽¹⁾	Write Data to Memory

Power-Up Timing⁽²⁾⁽³⁾

Symbol	Parameter	Max.	Units
t _{PUR}	Power-up to Read Operation	1	ms
tpuw	Power-up to Write Operation	1	ms

Note:

(1) X=0 for 25010, 25020. X=A8 for 25040

(3) t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified operation can be initiated.

⁽²⁾ This parameter is tested initially and after a design or process change that affects the parameter.

clock for SPI modes (0,0 & 1,1).

SCK: Serial Clock

SCK is the serial clock pin. This pin is used to synchronize the communication between the microcontroller and the CAT25010/20/40. Opcodes, byte addresses, or data present on the SI pin are latched on the rising edge of the SCK. Data on the SO pin is updated on the falling edge of the SCK for SPI modes (0,0 & 1,1).

CS: Chip Select

 $\overline{\text{CS}}$ is the Chip select pin. $\overline{\text{CS}}$ low enables the CAT25010/ 20/40 and $\overline{\text{CS}}$ high disables the CAT25010/20/40. $\overline{\text{CS}}$ high takes the SO output pin to high impedance and forces the devices into a Standby Mode (unless an internal write operation is underway) The CAT25010/ 20/40 draws ZERO current in the Standby mode. A high to low transition on $\overline{\text{CS}}$ is required prior to any sequence being initiated. A low to high transition on $\overline{\text{CS}}$ after a valid write sequence is what initiates an internal write cycle.

WP: Write Protect

 $\overline{\text{WP}}$ is the Write Protect pin. The Write Protect pin will allow normal read/write operations when held high. When $\overline{\text{WP}}$ is tied low all write operations are inhibited. $\overline{\text{WP}}$ held low while $\overline{\text{CS}}$ is low will interrupt a write to the CAT25010/20/40. If the internal write cycle has already been initiated, $\overline{\text{WP}}$ going low will have no effect on any write operation. Figure 10 illustrates the $\overline{\text{WP}}$ timing sequence during a write operation.

HOLD: Hold

The \overline{HOLD} pin is used to pause transmission to the CAT25010/20/40 while in the middle of a serial sequence without having to re-transmit entire sequence at a later time. To pause, \overline{HOLD} must be brought low while SCK is low. The SO pin is in a high impedance state during the time the part is paused, and transitions on the SI pins will be ignored. To resume communication, \overline{HOLD} is brought high, while SCK is low. (\overline{HOLD} should be held high any time this function is not being used.) \overline{HOLD} may be tied high directly to V_{CC} or tied to V_{CC} through a resistor. Figure 9 illustrates hold timing sequence.

STATUS REGISTER

7	6	5	4	3	2	1	0
1	1	1	1	BP1	BP0	WEL	RDY

BLOCK PROTECTION BITS

Status I	Register Bits	Array Address	Protection
BP1	BP0	Protected	
0	0	None	No Protection
0	1	25010: 60-7F 25020: C0-FF 25040: 180-1FF	Quarter Array Protection
1	0	25010: 40-7F 25020: 80-FF 25040: 100-1FF	Half Array Protection
1	1	25010: 00-7F 25020: 00-FF 25040: 000-1FF	Full Array Protection



STATUS REGISTER

The Status Register indicates the status of the device. The \overline{RDY} (Ready) bit indicates whether the CAT25010/ 20/40 is busy with a write operation. When set to 1 a write cycle is in progress and when set to 0 the device indicates it is ready. This bit is read only. The WEL (Write Enable) bit indicates the status of the write enable latch. When set to 1, the device is in a Write Enable state and when set to 0 the device is in a Write Disable state. The WEL bit can only be set by the WREN instruction and can be reset by the WRDI instruction.

The BP0 and BP1 (Block Protect) bits indicate which blocks are currently protected. These bits are set by the user issuing the WRSR instruction. The user is allowed to protect quarter of the memory, half of the memory or the entire memory by setting these bits. Once protected, the user may only read from the protected portion of the array. These bits are non-volatile.

DEVICE OPERATION


Write Enable and Disable

The CAT25010/20/40 contains a write enable latch. This latch must be set before any write operation. The device powers up in a write disable state when V_{cc} is applied. WREN instruction will enable writes (set the latch) to the device. If \overline{WP} pin is held low, the write enable latch is reset to the write disabe state, regardless of the WREN Instruction. WRDI instruction will disable writes (reset the latch) to the device against inadvertent writes.

READ Sequence

The part is selected by pulling \overline{CS} low. The 8-bit read instruction is transmitted to the CAT25010/20/40, followed by the 8-bit address for CAT25010/20/40 (for the 25040, bit 3 of the read data instruction contains address A8).

After the correct read instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing






to provide clock pulses. The internal address pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached, the address counter rolls over to 0000h allowing the read cycle to be continued indefinitely. The read operation is terminated by pulling the \overline{CS} high. To read the status register, RDSR instruction should be sent. The contents of the status register are shifted out on the SO line. The status register may be read at any time even during a write cycle. Read sequece is illustrated in Figure 4. Reading status register is illustrated in Figure 5.


WRITE Sequence

The CAT25010/20/40 powers up in a Write Disable state. Prior to any write instructions, the WREN instruction must be sent to CAT25010/20/40. The device goes into Write enable state by pulling the \overline{CS} low and then clocking the WREN instruction into CAT25010/20/40. The \overline{CS} must be brought high after the WREN instruction to enable writes to the device. If the write operation is initiated immediately after the WREN instruction without \overline{CS} being brought high, the data will not be written to the



Note: Dashed line = mode (1,1)----

Figure 5. RDSR Instruction Timing



Note: Dashed Line= mode (1, 1) -----

array because the write enable latch will not have been properly set. Also, for a successful write operation the address of the memory location(s) to be programmed must be outside the protected address field location selected by the block protection level.

Byte Write

Once the device is in a Write Enable state, the user may proceed with a write sequence by setting the \overline{CS} low, issuing a write instruction via the SI line, followed by the 8-bit address for 25010/20/40 (for the 25040, bit 3 of the read data instruction contains address A8). Programming will start after the \overline{CS} is brought high. Figure 6 illustrates byte write sequence.

During an internal write cycle, all commands will be ignored except the RDSR (Read Status Register) instruction.


The Status Register can be read to determine if the write cycle is still in progress. If Bit 0 of the Status Register is set at 1, write cycle is in progress. If Bit 0 is set at 0, the

device is ready for the next instruction

Page Write

The CAT25010/20/40 features page write capability. After the initial byte, the host may continue to write up to 16 bytes of data to the CAT25010/20/40. After each byte of data received, lower order address bits are internally incremented by one; the high order bits of address will remain constant. The only restriction is that the X (X=16 for CAT25010/20/40) bytes must reside on the same page. If the address counter reaches the end of the page and clock continues, the counter will "roll over" to the first address of the page and overwrite any data that may have been written. The CAT25010/20/40 is automatically returned to the write disable state at the completion of the write cycle. Figure 8 illustrates the page write sequence.

To write to the status register, the WRSR instruction should be sent. Only Bit 2 and Bit 3 of the status register can be written using the WRSR instruction. Figure 7 illustrates the sequence of writing to status register.



Note: Dashed Line= mode (1, 1) -----





DESIGN CONSIDERATIONS

The CAT250140/20/40 powers up in a write disable state and in a low power standby mode. A WREN instruction must be issued to perform any writes to the device after power up. Also, on power up \overline{CS} should be brought low to enter a ready state and receive an instruction. After a successful byte/page write or status register write, the CAT250140/20/40 goes into a write disable mode. \overline{CS} must be set high after the proper number of clock cycles to start an internal write cycle. Access to the array during an internal write cycle is ignored and programming is continued. On power up,

SO is in a high impedance. If an invalid op code is received, no data will be shifted into the CAT250140/20/40, and the serial output pin (SO) will remain in a high impedance state until the falling edge of \overline{CS} is detected again.


When powering down, the supply should be taken down to 0V, so that the CAT250140/20/40 will be reset when power is ramped back up. If this is not possible, then, following a brown-out episode, the CAT250140/20/40 can be reset by refreshing the contents of the Status Register (See Application Note AN10).






Note: Dashed Line= mode (1, 1) -----





ORDERING INFORMATION



Notes:

(1) The device used in the above example is a CAT25040SI-1.8TE13 (SOIC, Industrial Temperature, 1.8 Volt to 5.5 Volt Operating Voltage, Tape & Reel)

REVISION HISTORY

Date	Rev.	Reason
8/3/2004	L	Updated Features
		Updated DC Operating Characteristics table & notes
07/26/05	М	Update Features
		Update Pin Configurations
		Update Reliability Characteristics
		Update D.C. Operating Characteristics
		Update A.C. Characteristics
		Update Ordering Information

Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP [™] AE² [™] MiniPot[™]

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000 Fax: 408.542.1200 www.caalyst-semiconductor.com

Publication #: 1006 Revison: M Issue date: 07/26/05