You may contact the Digital Signal Processing Division in the following ways.

- By contacting your local Analog Devices Sales Representative
- For Marketing information, call (617) 461-3881 in Norwood, Massachusetts, USA
- For Applications Engineering information, call (617) 461-3672 in Norwood, Massachusetts, USA
- The Norwood office Fax number is (617) 461-3010
- The Norwood office may also be reached by
  Telex: 924491
  TWX: 710/394-6577
  Cables: ANALOG NORWOODMASS
- The DSP Division runs a Bulletin Board Service that can be reached at 300, 1200 or 2400 baud, no parity, 8 bits data, 1 stop bit by dialing:
  (617) 461-4258
- By writing to:
  Analog Devices
  DSP Division
  One Technology Way
  P.O. Box 9106
  Norwood, MA 02062-9106
  USA

ADSP-2101 EZ-LAB™ Manual

© 1990 Analog Devices, Inc.
ALL RIGHTS RESERVED

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices.
Literature

ADSP-2100 FAMILY MANUALS

ADSP-2100 User's Manual/Architecture
ADSP-2101 User's Manual/Architecture
ADSP-2111 User's Manual/Architecture
Complete descriptions of architecture and system interface.

ADSP-2100 Cross-Software Manual
ADSP-2101 Cross-Software Manual
Complete programmer's references, including optional C compiler.

ADSP-2100 Emulator Manual
ADSP-2101 Emulator Manual
ADSP-2101 EZ-ICE™ Manual
User's manuals for in-circuit Emulators.

ADSP-2100A Evaluation Board Manual
A guide to the Evaluation Board including schematics for prototyping.

ADSP-2101 EZ-LAB™ Manual
A guide to the EZ-LAB demonstration board and programs.

APPLICATIONS INFORMATION

Digital Signal Processing Applications Using the ADSP-2100 Family.
(Formerly the ADSP-2100 Family Applications Handbook, Volumes 1, 2 and 3.)
Topics include arithmetic, filters, FFTs, linear predictive coding, modem algorithms, graphics, pulse-code modulation, multirate filters, DTMF, multiprocessing, host interface and sonar.

SPECIFICATIONS INFORMATION

ADSP-2100A/ADSP-2100 Data Sheet
ADSP-2101 Data Sheet
ADSP-2111 Data Sheet (preliminary)
ADSP-2105 Data Sheet (preliminary)
WARRANTY
The ADSP-2101 EZ-LAB™ is warranted against defects in workmanship and materials under normal use and service for 90 days from the date of shipment by Analog Devices. This warranty does not extend to any units which have been subjected to misuse, neglect, accident, or improper installation or application, or which have been repaired or altered by others. Analog Devices' sole liability and the Purchaser's sole remedy under this warranty is limited to repairing or replacing defective products. The repair or replacement of defective products does not extend the warranty period. Analog Devices, Inc., shall not be liable for consequential damages under any circumstances.
Contents

CHAPTER 1 OVERVIEW
1.1 Introduction ............................................................................................................ 1-1
1.2 Demonstration Board Features ............................................................................. 1-1

CHAPTER 2 SETTING UP
2.1 Introduction ............................................................................................................ 2-1
2.2 Configuring EZ-LAB Jumpers ................................................................................ 2-1
2.2.1 TFS1/IRQ1 Connection (JP1) ......................................................................... 2-4
2.2.2 DR1/FI Connection (JP2) ............................................................................... 2-4
2.2.3 Boot EPROM Enable (JP3) ............................................................................ 2-4
2.2.4 RFS1/IRQ0 Connection (JP4) ........................................................................ 2-5
2.2.5 CODEC Enable (JP5) ..................................................................................... 2-6
2.2.6 CODEC/DX Connection (JP6) ........................................................................ 2-6
2.2.7 CODEC/FSX Connection (JP7) ...................................................................... 2-6
2.2.8 IRQ2 Connection (JP8) ................................................................................... 2-6
2.3 Board Switches ..................................................................................................... 2-7
2.4 Indicator LEDs ....................................................................................................... 2-7
2.5 Connectors And Jacks .......................................................................................... 2-8
2.5.1 User Interface Connector (J1) ........................................................................ 2-8
2.5.2 SPORT Connector (J2) ................................................................................... 2-9
2.5.3 DAC Output Connector (J3) .......................................................................... 2-10
2.5.4 Power Supply Connector (J4) ....................................................................... 2-10
2.5.5 Analog Input (PH1) ....................................................................................... 2-10
2.5.6 Analog Output (PH2) .................................................................................... 2-10

CHAPTER 3 OPERATION
3.1 Introduction ............................................................................................................ 3-1
3.2 Four Channel DAC ................................................................................................ 3-3
3.3 Audio Circuitry ....................................................................................................... 3-5
3.4 Boot EPROM ......................................................................................................... 3-7
3.4.1 Changing Boot Pages In Software .................................................................. 3-7
3.4.2 EZ-LAB Firmware ........................................................................................... 3-13
# Contents

## APPENDIX A  CALIBRATION

A.1 Introduction ........................................................................................................... A-1  
A.2 Input Amplifier Calibration ..................................................................................... A-1  
A.3 Output Amplifier Calibration .................................................................................. A-2  

## APPENDIX B

Schematics

## FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1</td>
<td>EZ-LAB Board Layout</td>
<td>2-2</td>
</tr>
<tr>
<td>2.2</td>
<td>EZ-LAB Jumpers</td>
<td>2-3</td>
</tr>
<tr>
<td>2.3</td>
<td>ADSP-2101 Program Memory Map</td>
<td>2-5</td>
</tr>
<tr>
<td>2.4</td>
<td>User Interface Connector J1</td>
<td>2-8</td>
</tr>
<tr>
<td>2.5</td>
<td>SPORT Connector J2</td>
<td>2-9</td>
</tr>
<tr>
<td>3.1</td>
<td>Data Memory Map</td>
<td>3-4</td>
</tr>
<tr>
<td>3.2</td>
<td>DAC Transfer Example</td>
<td>3-4</td>
</tr>
<tr>
<td>3.3</td>
<td>CODEC Programming Example</td>
<td>3-6</td>
</tr>
<tr>
<td>3.4</td>
<td>Boot EPROM Page Changing Example</td>
<td>3-13</td>
</tr>
</tbody>
</table>

## INDEX

EZ-LAB Board Layout ............................................................................... 2-2  
EZ-LAB Jumpers ....................................................................................... 2-3  
ADSP-2101 Program Memory Map ........................................................... 2-5  
User Interface Connector J1 ..................................................................... 2-8  
SPORT Connector J2 ............................................................................... 2-9  
Data Memory Map ..................................................................................... 3-4  
DAC Transfer Example ............................................................................. 3-4  
CODEC Programming Example ................................................................... 3-6  
Boot EPROM Page Changing Example .................................................. 3-13
1.1 INTRODUCTION
The ADSP-2101 EZ-LAB™ demonstration board is a low cost evaluation
and demonstration system for the ADSP-2101 microcomputer. It allows
you to develop and debug ADSP-2101 software for digital signal
processing applications.

The demonstration board is capable of standalone operation. All you have
to provide is +5VDC, +12VDC, and -12VDC power supplies.

Your development system should include a PC to make use of the ADSP-
2101 Cross-Software development tools. These tools include several
software modules: system builder, assembler, linker, and PROM splitter.
The cross-software tools are used to create executable ADSP-2101
programs.

This manual assumes that you are already familiar with the architecture of
the ADSP-2101 (described in the ADSP-2101 User's Manual) and its
software development tools (described in the ADSP-2101 Cross-Software
Manual).

1.2 DEMONSTRATION BOARD FEATURES
The following is a summary of EZ-LAB's features:

- ADSP-2101 12.5 MHz microcomputer
- Plug-in 12.288 MHz crystal which can be replaced with a crystal of a
different frequency
- 64K by 8-bit boot EPROM (27512) pre-programmed with application
demonstrations (see the release note shipped with the board for
specific listings)
- No external memory board required to run existing programs
1 Overview

- Processor controlled CODEC (TP3054) connected to SPORT0 (Serial Port 0) with input AD741 opamp using a microphone or other high impedance device connection (Analog Input PH1); output amplifier with similar connector for a speaker (Analog Output PH2)

- SPORT1 configured as interrupts and hardware flags; may be reconfigured as a serial port via onboard jumper connections

- Both SPORTs available at I/O connector (J2)

- Four channel, double buffered, data memory addressable digital-to-analog converter (DAC) (Analog Devices AD7225KN)

- Three switches for user control: Interrupt IRQ2, Flag In, and Reset

- FLAG OUT LED, useful for signaling the beginning or end of program sequences

- POWER LED, indicating presence of +5V

- Board is expandable to full program and data memory capability, with all pins (except SPORT) on the ADSP-2101 available at the User Interface expansion connector (J1); SPORT pins available at J2.
2.1 INTRODUCTION
This chapter describes the installation procedures necessary to set up the ADSP-2101 EZ-LAB™. The first step is to unpack the demonstration board and associated documentation. The EZ-LAB is packed to prevent damage during transit. If you find any damage, file a claim with the shipping agent and notify Analog Devices.

The demonstration board is shipped fully assembled. You should receive the following items:

- EZ-LAB demonstration board
- This manual (includes schematics, TP5054 CODEC data sheet and AD7225 DAC data sheet)
- Software release note
- ADSP-2101 DSP Microcomputer data sheet

2.2 CONFIGURING EZ-LAB JUMPERS
There are eight jumper sets on the demonstration board that configure EZ-LAB operations; these are in two blocks of jumpers. Figure 2.1, on the following page, shows the layout of the EZ-LAB board indicating jumpers, switches, potentiometers, and connectors. The jumpers are marked (JP1 through JP8); each is a two-position jumper (pin 1 to pin 2, or pin 2 to pin 3) with pin 3 being the one closest to the three red switches. Figure 2.2, on page 2-3, provides a reference for jumper use while Sections 2.2.1 through 2.2.8 provide a detailed description of their use.

You can configure SPORT1 on the ADSP-2101 as either a serial port (through the SPORT connector, J2) or for onboard flag and interrupt use. To configure it as a serial port, all required jumpers (JP1, JP2, and JP4) must be properly set.
## Setting Up

<table>
<thead>
<tr>
<th>JP1</th>
<th>TFS1/IRQ1</th>
<th>3 2 1</th>
<th>Enables external IRQ1 interrupt from User Interface connector (J1).</th>
<th>Connects ADSP-2101 TFS1 to TFS1 pin on SPORT connector (J2).</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP2</td>
<td>DR1/Fl</td>
<td>3 2 1</td>
<td>Connects ADSP-2101 DR1 to DR1 on SPORT connector (J2).</td>
<td>Enables FLAG (IN) pushbutton. (Always use a jumper in one of these positions.)</td>
</tr>
<tr>
<td>JP3</td>
<td>Boot PROM Enable</td>
<td>3 2 1</td>
<td>Enables boot EPROM, U8.</td>
<td>Disable onboard boot EPROM. (Always use a jumper in one of these positions.)</td>
</tr>
<tr>
<td>JP4</td>
<td>RFS1/IRQ0</td>
<td>3 2 1</td>
<td>Connects ADSP-2101 RFS1 to RFS1 pin on SPORT connector (J2).</td>
<td>Connects ADSP-2101 SCLKO to CODEC clock inputs. (Always use a jumper in one of these positions.)</td>
</tr>
<tr>
<td>JP5</td>
<td>CODEC Enable</td>
<td>3 2 1</td>
<td>CODEC disabled, clock inputs tied high.</td>
<td>CODEC enabled, connects ADSP-2101 SCLKO to CODEC clock inputs. (Always use a jumper in one of these positions.)</td>
</tr>
<tr>
<td>JP6</td>
<td>CODEC/DX</td>
<td>3 2 1</td>
<td>Provides serial data from CODEC DX pin to ADSP-2101 DRO pin.</td>
<td>No connection. Use for external (J2) access of SPORT0.</td>
</tr>
<tr>
<td>JP7</td>
<td>CODEC/FSX</td>
<td>3 2 1</td>
<td>Provides receive frame synchronization from ADSP-2101 RFSO pin to CODEC FSX pin.</td>
<td>No connection. Use for external (J2) access of SPORT0.</td>
</tr>
<tr>
<td>JP8</td>
<td>IRQ2</td>
<td>3 2 1</td>
<td>Enables IRQ2 pushbutton switch.</td>
<td>Enables external IRQ2 interrupt from User Interface connector (J1).</td>
</tr>
</tbody>
</table>

---

**Figure 2.2 EZ-LAB Jumpers**
2 Setting Up

2.2.1 TFS1/IRQ1 CONNECTION (JP1)
This jumper selects the connection for the TFS1/IRQ1 pin on the ADSP-2101 pin F10. If you jumper pins 1 to 2, you connect the TFS1/IRQ1 pin to IRQ1 on the User Interface expansion connector (J1 pin 9). If you connect pins 2 to 3, you connect TFS1/IRQ1 to TFS1 on the SPORT connector (J2 pin 11); this is one of the jumpers required to use SPORT1 as a serial port. If you make no connection, neither IRQ1 from the User Interface expansion connector nor SPORT1 is available for use.

2.2.2 DR1/FI Connection (JP2)
This jumper selects the connection for the DR1/FI pin on the ADSP-2101 pin E10. If you jumper pins 1 to 2, you connect the DR1/FI pin to DR1 on the SPORT connector (J2 pin 9); this is one of the jumpers required to use SPORT1 as a serial port. If you connect pins 2 to 3, you connect DR1/FI to the FI (FLAG IN) pushbutton switch through its debounce circuitry. Failure to connect a jumper to JP2 disables both features and leaves DR1/FI floating.

2.2.3 Boot EPROM Enable (JP3)
MMAP, pin E2 on the EZ-LAB ADSP-2101, is permanently tied to GND (MMAP=0). See Figure 2.3 for the resulting program memory map.

In this configuration, the ADSP-2101 always boots its 2K by 24-bit word internal program memory (0x0000 - 0x07FF) from EPROM. This occurs at reset where page 0, the first page of 8K by 8-bit EPROM memory is transferred. Booting may also be forced in software when the System Control Register’s (data memory location 0x3FFF) Boot Force Bit (BFORCE) is set to 1, at which point the Boot Page Select (BPAGE) bits in the same register select the page (0 - 7).

If JP3 is jumpered in the pin 1 to 2 position, the EZ-LAB 27512 EPROM (U8) is enabled for booting. When the jumper is between pins 2 and 3, the EPROM is disabled. Normally the EPROM should be enabled; you should only disable the onboard EPROM in order to boot from another EPROM available through the expansion connector (J1). The Boot Memory Select (BMS) control pin from the ADSP-2101 connects to pin 15 on that connector.

Failure to use a jumper at JP3 leaves the Output Enable (OE) pin (22) on the EPROM floating; whenever an EPROM is present, the jumper must be used.
### Figure 2.3 ADSP-2101 Program Memory Map

#### 2.2.4 RFS1/IRQ0 Connection (JP4)

This jumper selects the connection for the RFS1/IRQ0 pin on the ADSP-2101 pin E11. If you jumper pins 1 to 2, you connect the RFS1/IRQ0 pin to IRQ0 on the User Interface expansion connector, J1 pin 7. If you connect pins 2 to 3, you connect RFS1/IRQ0 to RFS1 on the SPORTs connector, J2 pin 10; this is one of the jumpers required to use SPORT1 as a serial port. If you make no connection, neither IRQ0 from the User Interface connector nor SPORT1 is available for use.
2 Setting Up

2.2.5 CODEC Enable (JP5)
You can disable the TPS054 CODEC by jumpering pins 1 to 2 on JP5; this configuration ties MCLKR (pin 8), MCLKX (pin 9), and BCLKX (pin 10) on the CODEC high via a resistor to +5VDC. You should only do this to ignore the analog features of the board and access SPORT0 externally instead.

Jumpering pins 2 to 3 on JP5 enables the CODEC by connecting ADSP-2101 SCLK0 to MCLKR, MCLKX, and BCLKX on the CODEC. This jumper position allows SCLK0 to provide the clock signal required for CODEC operation.

Connect one of the two jumper positions. If there is no connection, pins 8 through 10 on the CODEC will float.

2.2.6 CODEC/DX Connection (JP6)
Jumpering pins 1 to 2 on JP6 connects the DX pin (11) on the CODEC to DR0 pin G11 on the ADSP-2101; this provides serial data from CODEC to ADSP-2101. Jumpering pins 2 to 3 on JP6 does not make any connection. You should only do this to ignore the analog features of the EZ-LAB board and instead access SPORT0 from off board.

2.2.7 CODEC/FSX Connection (JP7)
Jumpering pins 1 to 2 on JP7 connects RFS0, pin H11 on the ADSP-2101, to the FSX pin (12) on the CODEC; this provides receive frame synchronization from ADSP-2101 to CODEC. Jumpering pins 2 to 3 on JP7 does not make any connection. You should only do this to ignore the analog features of the EZ-LAB board and instead access SPORT0 from off board.

2.2.8 IRQ2 Connection (JP8)
This jumper selects the connection for the IRQ2 pin on the ADSP-2101 pin F2. If you jumper pins 1 to 2, you connect IRQ2 to the IRQ2 pushbutton switch via its debounce circuitry. If you connect pins 2 to 3, you connect the IRQ2 pin to IRQ2 on the User Interface expansion connector, J1 pin 1. If you make no connection, IRQ2 is not available for use from either the switch or the User Interface expansion connector.
2.3 BOARD SWITCHES
There are three pushbutton switches on the board, IRQ2 (SW1), FLAG (SW2), and RESET (SW3). The first two require the proper positioning of jumpers to connect to the ADSP-2101.

By jumpering JP2 pins 2 to 3, you connect the FLAG button via its debounce circuitry to the DR1/FI (Flag In) pin E10 on the ADSP-2101. Flag In is wired as an active low; pressing the button forces the FI pin to ground. This allows you to manually trigger the flag, providing an "event" while executing software. When JP2 pins 1 to 2 are jumpered, the switch is disabled and the DR1 pin (9) on the J2 SPORT connector provides this input.

Jumpering JP8 pins 1 to 2 connects the IRQ2 pushbutton switch, via its debounce circuitry, to the IRQ2 pin F2 on the ADSP-2101. This allows you to manually cause this interrupt when executing a program. When JP8 pins 2 to 3 are jumpered, the switch is disabled and the IRQ2 signal can be supplied from the User Interface expansion connector (J1 pin 1).

The RESET switch is connected across C1, the capacitor in the RC circuit providing the power-on reset to the ADSP-2101. There are no restrictions on when the switch can be used, so do not press the switch unless you want a complete ADSP-2101 reset. Another independent reset is available from the HOST RESET line on the User Interface expansion connector (J1 pin 11).

2.4 INDICATOR LEDS
There are two LEDs on the EZ-LAB board. One, the POWER +5V indicator, is located next to the power supply connector, J4. When this indicator is on, the +5VDC used by the ADSP-2101 and digital circuitry is present.

The second LED is the FLAG OUT indicator. This LED is connected via a driver to the DT1/FO (Flag Out) pin F11 on the ADSP-2101. It lights when the ADSP-2101 asserts the Flag Out signal; this feature is useful for signaling the beginning or end of a program sequence. When you configure the board to use SPORT1, FLAG OUT also lights when the serial data transfer line DT1, the same pin, is asserted.
2 Setting Up

2.5 CONNECTORS AND JACKS

In addition to the jumpers described above, there are a number of other connectors and plugs for external interface. There are four connectors on the board (J1 - J4). In addition, there are two 1/8” phono jacks (PH1 and PH2) for analog input and output. This section defines their purposes.

2.5.1 User Interface Connector (J1)

The User Interface expansion connector allows you to expand the capabilities of the EZ-LAB board; the pinout for this 60-pin connector is on sheet 4 of the schematics. All address (A0 - 13), data (D0 - 23), and control (interrupt, memory select, bus, clock, and reset) lines necessary for interface with the EZ-LAB ADSP-2101 are brought out on this connector (see Figure 2.4). It can be used to interface with additional peripheral circuitry, memory components, and/or development equipment.

![Figure 2.4 User Interface Connector J1](image-url)
2.5.2 SPORT Connector (J2)
The SPORT connector allows you access to both serial ports on the ADSP-2101.

The signals required for SPORT0 are all brought out to this connector. If you don’t use the CODEC and amplifier sections, you can use and monitor this serial port. Two of the SPORT0 signals, TFS0 and DT0, are also connected directly to the CODEC; these signals originate at the ADSP-2101 and do not inhibit SPORT0 use. Three other signals (SCLK0, DR0, and RFS0) interface with the CODEC via the positioning of JP5 through JP7; you can position the jumpers to isolate these signals and disable the CODEC.

Not all of the SPORT1 signals are brought out directly to the SPORT connector; TFS1, DR1, and RFS1 must be connected from the ADSP-2101 to the SPORT connector via jumpers. When using SPORT1, you lose the use of the Flag In capability as well as access to IRQ0 and IRQ1 from the User Interface expansion connector. JP1 (TFS1), JP2 (DR1), and JP4 (RFS1) should be set according to the instructions in Section 2.2 to make SPORT1 functional.

![SPORT Connector J2 Diagram](image-url)
2 Setting Up

2.5.3 DAC Output Connector (J3)
J3 provides the 0 to 5VDC outputs from the four channel DAC on the EZ-LAB board. This small five-position screw connector, is located next to J2, the SPORT connector. The fifth pin (AGND) provides a common return for the four outputs. The operation of the DAC is explained in greater detail in the next chapter.

2.5.4 Power Supply Connector (J4)
You must supply the power sources to the board, a +5VDC supply capable of supplying 0.2A of current, and a +12VDC and -12VDC power supply (common supply return). Power supplies must be OFF when the connections are made to the board.

The +5VDC supply provides power to the ADSP-2101, EPROM, LEDs, and associated digital circuitry. The POWER LED next to the power supply connector, J4, is lighted whenever the +5VDC is ON.

The +12VDC and -12VDC provide power to the input and output amplifiers, and the four channel DAC. The supplies are also used to generate CODEC +5VDC (+5A) and -5VDC (-5A), and the +5V reference voltage (+5ref) for the DAC.

A small five-position screw connector, J4, is located next to the switches. The board is labeled between connector J4 and edge to show you which pins to wire. The two closest to the POWER LED are connected to the +5VDC and that supply return (GND) respectively; the other three positions are used by +12VDC, common power supply return (AGND), and -12VDC.

2.5.5 Analog Input (PH1)
The PH1 jack, ANALOG INPUT, accepts a high impedance input such as a microphone. The signal it supplies is amplified through the analog input amplifier and processed through a CODEC controlled by the EZ-LAB board's ADSP-2101. You can find the calibration procedures for the analog input section of the EZ-LAB board in Appendix A.

2.5.6 Analog Output (PH2)
The CODEC also amplifies the signal it receives and sends it to the 1.5W output amplifier. The amplifier provides enough gain to drive a small speaker through the PH2 jack, ANALOG OUTPUT. You can find the calibration procedures for the analog output section of the EZ-LAB board in Appendix A.
3.1 INTRODUCTION

The purpose of this section is to explain, beyond the setup stage, the operation of the EZ-LAB™ board. This includes detailed descriptions of the features detailed briefly in previous chapters.

You should be aware that the flexibility of the EZ-LAB board allows exclusively alternate configurations; these are largely determined by jumper positioning, as defined in the previous chapter. The following are your choices.

- You can use the analog capabilities, input and output amplifiers and CODEC, through the SPORT0 interface from the ADSP-2101. The alternative is to have the use of SPORT0 through the SPORT connector, J2. You make the choice by the way you position JP5 through JP7.

<table>
<thead>
<tr>
<th>Jumper</th>
<th>SPORT0 configured at SPORT connector (J2)</th>
<th>CODEC enabled.</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP5</td>
<td>3 2 1</td>
<td>3 2 1</td>
</tr>
<tr>
<td>JP7</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- You can use the FLAG switch to influence ADSP-2101 processes and the FLAG OUT LED to indicate program actions; along with that you can trigger IRQ0 and IRQ1 through the User Interface expansion connector J1. The alternative is to use SPORT1 through the SPORT connector, J2. You make the choice by the way you position JP1, JP2, and JP4.

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Enables FLAG (IN) pushbutton and external IRQ0/ and IRQ1/ interrupts from User Interface connector (J1).</th>
<th>Enable SPORT1 on SPORT connector (J2).</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP8</td>
<td>3 2 1</td>
<td>3 2 1</td>
</tr>
<tr>
<td>JP1</td>
<td>3 2 1</td>
<td>3 2 1</td>
</tr>
<tr>
<td>JP2</td>
<td>3 2 1</td>
<td>3 2 1</td>
</tr>
<tr>
<td>JP3</td>
<td>3 2 1</td>
<td>3 2 1</td>
</tr>
<tr>
<td>JP4</td>
<td>3 2 1</td>
<td>3 2 1</td>
</tr>
</tbody>
</table>
3  Operation

- You can enable the onboard boot EPROM or use an external EPROM through the User Interface expansion connector, J1. A boot EPROM is required because of the program memory map configuration (MMAP=0). JP3 enables or disables the onboard EPROM.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Enables boot EPROM, U8.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Disable onboard boot EPROM. (Always use a jumper in one of these positions.)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- You can select whether the IRQ2 switch is active, manually triggering the IRQ2 signal to the ADSP-2101. The alternative is to cause the interrupt from the User Interface expansion connector, J1. JP8 positioning determines IRQ2 signal origin.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Enables IRQ2 pushbutton switch.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Enables external IRQ2/ interrupt from User Interface connector (J1).</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

There are the four functional blocks on the board, as defined in the EZ-LAB Block Diagram, sheet 1 of the EZ-LAB schematics in Appendix B: Connectors, Misc-Parts, Analog, and Digital. The Connector and Misc-Parts blocks, sheets 4 and 5, are covered in Sections 2.2 through 2.5 of this manual.

The schematic for the Analog Part block is shown on sheet 3, EZ-LAB Analog I/O Section. The Analog I/O Section consists of the DAC and audio subsections. These are detailed, both in terms of components and programming considerations, in Sections 3.2 and 3.3 respectively.

Some functional portions of the Digital block are discussed in Chapter 2. Most board-specific configuration issues concerning the ADSP-2101 are mentioned in Section 2.2; addition information is given in the DAC and audio discussions. Other matters related to general operation of the ADSP-2101 are left to the ADSP-2101 User’s Manual. The boot EPROM and its operation is covered in Section 3.4.
3.2 FOUR CHANNEL DAC

EZ-LAB contains a AD7225 four channel DAC. You access the DAC control lines through the ADSP-2101 address lines and the DMS pin K7. The ADSP-2101 writes data to the DAC data lines (D16 - 23). The D23 line is inverted to allow the ADSP-2101 program data to use the full range of the AD7225.

The DAC is doubled buffered. When the ADSP-2101 asserts DMS and WR, and sets A13 low, the DAC loads data into the register specified by the two lowest address lines (A0 - 1). When the ADSP-2101 asserts DMS and WR, and sets A12 low, the DAC transfers all data in the input latch registers to the DAC internal circuitry. These are converted to the values at the analog outputs at the J3 connector.

The analog outputs range from 0V (to AGND) to approximately +4.9805 VDC (255/256 x 5ref); this provides a bit resolution of 19.53 mV (1/256 x 5ref). The source for the reference voltage provided to the DAC is an AD586; the DAC uses the +12VDC supply for power and to source the reference voltage.

Because of partial address decoding on the board, the DAC implementation uses all data memory from 0x0000 through 0x2FFF; it does not affect data memory addresses 0x3000 through 0x3FFF, which includes the ADSP-2101 internal RAM (0x3800 through 0x3BFF) and internal memory-mapped control registers (0x3FEF through 0x3FFF). Because of DAC setup timing requirements, two wait states are required when writing to the DAC; the ADSP-2101 Data Memory Wait State Control Register (at address 0x3FFE) must have its DWAIT2 field set to two (DWAIT2=2). See Figure 3.1, on the next page, for the complete data memory map.

The program segment, Figure 3.2, (also on the next page) shows the process of writing data to all four channels and updating the DAC output. You select the register (reg) for each channel; the upper 8 of 16 bits (D23 - D16) are transferred from that ADSP-2101 register to DAC buffer. Since only control lines are used to transfer data from all buffers simultaneously, you can write the contents of any ADSP-2101 register to location 0x2000.
3 Operation

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>UNAVAILABLE USED BY DAC DECODE</td>
</tr>
<tr>
<td>1000</td>
<td>DAC WRITE (DWAIT2=2)</td>
</tr>
<tr>
<td>1FFF</td>
<td>DAC READ (DWAIT2=2)</td>
</tr>
<tr>
<td>2000</td>
<td>AVAILABLE DWAIT3</td>
</tr>
<tr>
<td>2FFF</td>
<td>AVAILABLE DWAIT4</td>
</tr>
<tr>
<td>3000</td>
<td>INTERNAL RAM 1K</td>
</tr>
<tr>
<td>31FF</td>
<td>MEMORY MAPPED REGISTERS AND RESERVED</td>
</tr>
<tr>
<td>3400</td>
<td></td>
</tr>
<tr>
<td>37FF</td>
<td></td>
</tr>
<tr>
<td>3800</td>
<td></td>
</tr>
<tr>
<td>3BFF</td>
<td></td>
</tr>
<tr>
<td>3C00</td>
<td></td>
</tr>
<tr>
<td>3FFF</td>
<td></td>
</tr>
</tbody>
</table>

Figure 3.1 Data Memory Map

DM(0x1000) = reg;  {load DAC register 0}
DM(0x1001) = reg;  {load DAC register 1}
DM(0x1002) = reg;  {load DAC register 2}
DM(0x1003) = reg;  {load DAC register 3}
DM(0x2000) = any reg;  {transfer data}

Figure 3.2 DAC Transfer Example
3.3 AUDIO CIRCUITRY

The audio circuitry consists of three ICs plus supporting components, two I/O connectors (PH1 and PH2), and ADSP-2101 control and interface through SPORT0. The three ICs are the input operational amplifier, an AD741 (U9) with a maximum gain of 201, a TP5054 serial CODEC (U7), and an LM388 1.5W audio power amplifier (U4).

The PH1 jack, ANALOG INPUT, accepts a microphone or other high impedance input. R11 controls the offset and R10 controls the gain. The calibration procedures for both this and the output amplifier are in Appendix A; you should calibrate the amplifiers before using them.

The input amplifier's output is processed and amplified again by a factor of two in the CODEC; the board's ADSP-2101 controls and receives serial data from the CODEC via SPORT0. The CODEC sends the amplified signal to the output power amplifier. The gain of the output amplifier can be controlled by adjusting the volume control, R3. As part of the amplifier calibration procedure in Appendix A, the volume control is set for its maximum below the distortion point. The output amplifier provides enough gain to the PH2 jack, ANALOG OUTPUT, to drive a small speaker.

The following program, "codec_demo," Figure 3.3 (on the following page), demonstrates many of the DAC and audio features. The routine begins by toggling the FLAG OUT LED. The program then proceeds to the setup subroutine where SPORT0 is configured and enabled, providing a 2.048 MHz clock to the CODEC through SCLK0 and an interrupt rate of 8 kHz. After adjusting the interrupts (which includes prohibiting interrupt nesting) and enabling the SPORT0 receiver, it goes into the wait loop.

Upon receiving a SPORT0 Receive Interrupt, the sample routine is activated. Microphone data is read by the ADSP-2101 from the CODEC, via the SPORT0 RX0 register, and placed into AX0. The data is sent back to the CODEC via the SPORT0 TX0 register; from there it goes to the output amplifier and then to a speaker.

The data in AX0 is also sent out through channel 0 of the DAC to J3, where you can display the unfiltered sample on an oscilloscope.
3 Operation

{ADSP-2101 Evaluation Board demonstration of codec filter}

{Defined at DM 0x1000 in .ACH file}

{Defined at DM 0x2000 in .ACH file}

{Reset Vector}

{SPORT0 Transmit Int}

{SPORT0 Receive Int}

{IRQ0/ Int}

{Timer Interrupt}

{Code Start--~~---------}

start: AX0=0x0038;

DM(0x3FFF)=AX0; [FI/FO selected, pmwait=0]

NOP;

TOGGLE FLAG_OUT;

CALL setup;

ICNTL=B#01110; [disable IRQ nesting, all IRQs edge sensitive]

IMASK=B#001001; [enable SPORT0 receiver]

{Wait Loop}

wait: IDLE; [endless loop waiting for interrupts(samples)]

JUMP wait;

{Non-Filtered Output-----~~-----}

sample: AX0=RX0; [read input sample from microphone]

TX0=AX0;

DM(write_dac0)=AX0; [display unfiltered sample on oscilloscope]

DM(load_dac)=AX0;

RTI;

{Setup Subroutine for Initializing Serial Ports--~-}

setup: AX0=0x00;

DM(0x3FFE)=AX0;

AX0=0x6B27; [Int SCLK, RFS req, TFS req, Int RFS]

DM(0x3FF6)=AX0; [Int TFS, MU law, SLEN 8]

AX0=2; [SCLKDIV is 2 generates a 2.048 MHz]

DM(0x3FF5)=AX0; [with a 12.888 MHz crystal]

AX0=255; [RFSDIV for 8 KHz Interrupt Rate]

DM(0x3FF4)=AX0;

AX0=0x1038; [Enable SPORT0]

DM(0x3FFF)=AX0;

RTS;

.ENDMOD;

Figure 3.3 CODEC Programming Example
3.4 BOOT EPROM

The EZ-LAB ADSP-2101 can boot any page of the boot EPROM, U8, into its internal program memory RAM. The internal program memory stores 2K words of 24-bit width. Booting is enabled because the ADSP-2101 MMAP pin is tied low (MMAP=0); in this configuration internal program memory is at addresses 0x0000 through 0x07FF. Figure 2.3, on page 2-5, shows the program memory map for the ADSP-2101 on the EZ-LAB board.

The boot EPROM supplied with the EZ-LAB is a 64K x 8-bit wide 27512. Each page occupies a separate 8K x 8 bit memory space (on 8K boundaries); thus, a boot EPROM of this size holds eight pages of code and data. Boot memory uses a completely separate memory addressing space consisting of the 14 address lines and 2 upper data lines for full decoding, plus the boot memory select (BMS) line for control.

EZ-LAB always boots on reset from page 0, the first page of 8K by 8-bit EPROM; this can occur at power-on or from either reset source, the RESET switch on the board or pin 11 on the User Interface expansion connector J1.

3.4.1 Changing Boot Pages in Software

Software forced rebooting from any available page occurs when the Boot Force bit (BFORCE) in the System Control Register (data memory location 0x3FFF) is set to 1. At that point, the contents of the Boot Page Select (BPAGE) bits in that same register select the page number (0 - 7).

The following four step process makes ADSP-2101 multiple page system reboots easy to implement in your programs.

Step 1
Give each code module a boot page identification number. The code in this module statement resides in boot page 0.

```
.MODULE/BOOT=0/ABS=0 Ez_FIRs;
```

Step 2
Use the .INCLUDE directive to include the file nowboot.h, which you must generate.

```
.INCLUDE <nowboot.h>;  (software reboot aid)
```
3 Operation

This file, shown below, declares System Control Register constants for all eight pages.

```c
{ nowboot.h
  Use these constants to write to DM(0x3FFF) and force a reboot
  of the page indicated.
}
.CONST Now_Boot_Page_0=0x0218;
.CONST Now_Boot_Page_1=0x0258;
.CONST Now_Boot_Page_2=0x0298;
.CONST Now_Boot_Page_3=0x02D8;
.CONST Now_Boot_Page_4=0x0318;
.CONST Now_Boot_Page_5=0x0358;
.CONST Now_Boot_Page_6=0x0398;
.CONST Now_Boot_Page_7=0x03D8;
```

**Step 3**
Create the `wait_int`, `boot_next_page` code template, below and paste it into your program. Pressing the FLAG switch causes a FLAGIN interrupt which forces a reboot.

```c
{**********************************************************************
  wait_int:
      IF NOT flag_in JUMP boot_next_page;
      JUMP wait_int;        {<- infinite loop of interrupts }

  boot_next_page:
      IF NOT flag_in JUMP boot_next_page;
      AX0=Now_Boot_Page_1;  { reboot to this page number }
      DM(0x3FFF)=AX0;       {<- reboot occurs here }
{**********************************************************************}
```

**Step 4**
Edit the above code template to reboot at the desired page number. The following line modification causes a reboot from page 2 instead of page 1.

```
        AX0=Now_Boot_Page_2;  { reboot to this page number }
```

The following program, `Ez_FIRs` (Figure 3.4) is an example of a simple implementation of this reboot procedure.
Operation 3

Switch Between Four Different Bandpass FIR Filters
ADSP-2101 EZ-LAB demonstration

input signal from microphone
output to speaker for audio, dac for observation

Move through state machine by pushing IRQ2 button:

state_0: voice input, pass through unfiltered
state_1: voice input, bandpass filter 1 (low freq)
state_2: voice input, bandpass filter 2 (higher freq)
state_3: voice input, bandpass filter 3 (even higher freq)
state_4: voice input, bandpass filter 4 (highest freq)
state_5: noise input, pass through unfiltered
state_6: noise input, bandpass filter 1 (low freq)
state_7: noise input, bandpass filter 2 (higher freq)
state_8: noise input, bandpass filter 3 (even higher freq)
state_9: noise input, bandpass filter 4 (highest freq)

<next push of IRQ2 brings you back to state_0>

(listing continues on next page)
3 Operation

--- Vector Addresses ---

JUMP start: RTI; RTI;RTI; {Reset Vector}
JUMP newfir: RTI; RTI;RTI; {IRQ2}
RTI; RTI;RTI; {SPORT0 TX}
JUMP sample: RTI; RTI;RTI; {SPORT0 RX}
RTI; RTI;RTI; {IRQ0}
RTI; RTI;RTI; {IRQ1}
RTI; RTI;RTI; {Timer}

start: CALL CntlReg_inits; { set up SPORTs, Timer, etc. }
IO="data; M0=1; L0=taps;
I2="rndnum; M2=0; L2=0;
I4="fir1_coeffs; M4=1; L4=taps;
I5="fir2_coeffs; M5=1; L5=taps;
I6="fir3_coeffs; M6=1; L6=taps;
I7="fir4_coeffs; M7=1; L7=taps;
SI=0;
DM(which_fir)=SI; { start with no filtering of input signal }
DM(voice_or_noise)=SI; { start with voice input, not noise input }
SI=H'1234;
DM(seed_lsw)=SI; { arbitrary seed for random noise generator }
DM(seed_msw)=SI;
CNTR=taps;
{DO zero UNTIL CE;}

zero: DM(IO,M0)=0; { clear out the filter delay line buffer }
IF NOT CE JUMP zero;
ICNTL=B'0011; { disable IRQ nesting, all IRQs edge-sensitive }
IMASK=B'101000; { enable IRQ2 and SPORT0_RX interrupts }

{ Step 3, use the following template. }

******************************************************************************

wait_int:
IF NOT flag_in JUMP boot_next_page;
JUMP wait_int; {<- infinite loop of interrupts }

boot_next_page:
IF NOT flag_in JUMP boot_next_page;
{ Step 4, put the next page number on the line below. }
AXO=Now_Boot_Page_1; { reboot to this page number }
DM(0x3FFF)=AXO; {<- reboot occurs here }

******************************************************************************
Operation 3

sample:  AR=DM(voice_or_noise);
          AR=PASS AR;
          IF EQU JUMP voice_input;

noise_input:
          CALL getrnd;  \{ generate a 16-bit random number in SR1 \}
          JUMP process_sample;

voice_input:
          SI=RX0  \{ get new sample from SPORT0 (microphone) \}
          SR=ASHIFT SI BY 2 (HI);  \{ shift 14 LSBs into MSBs \}

process_sample:
          DM(I0,M0)=SR1;  \{ store sample in data buffer (delay line) \}
          AX1=DM(which_fir);  \{ decide which filter to do \}
          AY1=jump_table;
          AR=AX1+AY1;
          DM(saveI4)=I4;  \{ restore I4 later in filter routines \}
          I4=AR;
          JUMP (I4);

jump_table:
          JUMP nofilt;  \{ which_fir = 0 \}
          JUMP firl;  \{ which_fir = 1 \}
          JUMP fir2;  \{ which_fir = 2 \}
          JUMP fir3;  \{ which_fir = 3 \}
          JUMP fir4;  \{ which_fir = 4 \}

output:  TX0=MR1;  \{ filtered output to SPORT (to spkr) \}
          DM(write_dac0)=MR1  \{ latch sample for dac \}
          DM(load_dac)=MR1;  \{ display sample on oscilloscope with dac \}
          RTI;

nofilt:  I4=DM(saveI4);
          SR=ASHIFT SR1 BY -1 (HI);  \{ save the audience's ears from damage \}
          MR1=SR1;
          JUMP output;

firl:  I4=DM(saveI4);
          CNTR=taps-1;
          MR0, MX0=DM(I0,M0), MY0=PM(I4,M4);
          (DO firlloop UNTIL CE)

(listing continues on next page)
3 Operation

f1rloop: MR=MR+MXO*MYO(SS), MXO=DM(I0,M0), MYO=PM(I4,M4);
        IF NOT CE JUMP f1rloop;
        MR=MR+MXO*MYO(RND);
        IF MV SAT MR;
        JUMP output;

f1r2:  I4=DM(saveI4);
         CNTR=taps-1;
         MR=0, MXO=DM(I0,M0), MYO=PM(I5,M4);
         {DO f1r2loop UNTIL CE}

f1r2loop: MR=MR+MXO*MYO(SS), MXO=DM(I0,M0), MYO=PM(I5,M4);
         IF NOT CE JUMP f1r2loop;
         MR=MR+MXO*MYO(RND);
         IF MV SAT MR;
         JUMP output;

f1r3:  I4=DM(saveI4);
         CNTR=taps-1;
         MR=0, MXO=DM(I0,M0), MYO=PM(I6,M4);
         {DO f1r3loop UNTIL CE}

f1r3loop: MR=MR+MXO*MYO(SS), MXO=DM(I0,M0), MYO=PM(I6,M4);
         IF NOT CE JUMP f1r3loop;
         MR=MR+MXO*MYO(RND);
         IF MV SAT MR;
         JUMP output;

f1r4:  I4=DM(saveI4);
         CNTR=taps-1;
         MR=0, MXO=DM(I0,M0), MYO=PM(I7,M4);
         {DO f1r4loop UNTIL CE}

f1r4loop: MR=MR+MXO*MYO(SS), MXO=DM(I0,M0), MYO=PM(I7,M4);
         IF NOT CE JUMP f1r4loop;
         MR=MR+MXO*MYO(RND);
         IF MV SAT MR;
         JUMP output;

newfir: AYO=DM(which_fir); {push into next state of state machine}
        AR=AYO+1;
        DM(which_fir)=AR;
        AYO=5;  {if in state4, go to state0, not state5}
        AR=AR-AYO;
        IF NE RTI;
        AR=PASS 0;
Figure 3.4 Boot EPROM Page Changing Example

3.4.2 EZ-LAB Firmware

EZ-LAB includes a 27512 boot EPROM, U8, preprogrammed with several demonstration programs. The ADSP-2101 on the board is capable of booting from any of the EPROM's eight pages of firmware. The release note that accompanies your EZ-LAB board contains information on the current revision of firmware contained in this EPROM.

To program replacement memory devices (either 27512 or devices with the same pinout) use the ADSP-2101 Cross-Software tools to develop your program. You can also use a smaller EPROM, such as a 27256, which only has four pages of storage. The ADSP-2101 Cross-Software tools include a PROM splitter that formats the code for transfer to the boot EPROM via an EPROM programmer.
3 Operation
A.1 INTRODUCTION

The EZ-LAB™ board is equipped with a microphone input amplifier and an analog output amplifier. This section details the calibration procedures that you should use to adjust the gains (input and output amplifiers) and offset (input amplifier).

For either amplifier calibration you will require the following equipment and tools:

- Signal generator capable of generating 100 mV peak-to-peak (P-P) at 1 kHz;
- Oscilloscope with probe;
- Cable with 1/8" phono plug and appropriate connector to the signal generator;
- Cable with 1/8" phono plug and appropriate connector to the oscilloscope;
- Small screwdriver to adjust the potentiometers on the EZ-LAB board.

A.2 INPUT AMPLIFIER CALIBRATION

The EZ-LAB analog input amplifier consists of an AD741 operational amplifier (U9) with a maximum gain of 201. It drives another amplifier in the CODEC. There are two potentiometer controls for the AD741 that require adjustment, R10 (gain) and R11 (offset).

The input amplifier should always be calibrated before the output amplifier, since the input amplifier gain affects the output amplifier adjustment. The procedure calls for the following steps.
A Calibration

Step 1
Turn on the EZ-LAB power.

Step 2
Short the ANALOG INPUT phono jack on the EZ-LAB board to AGND.

Step 3
Turn the input amplifier gain potentiometer, R10, 25 times clockwise for maximum gain.

Step 4
Adjust R11, the offset potentiometer, until the output of the input amplifier (U9 pin 6) is 0VDC (referenced from AGND).

Step 5
Set the signal generator for 100 mV P-P at U9 pin 3, the amplifier input.

Step 6
Adjust R10, the gain potentiometer, for an amplifier output at U9 pin 6 of 2.5V peak.

The input amplifier is now trimmed and ready for use. You may have to adjust the gain further to match the level of any other device connected to the input jack. Proceed to the adjustment of the output amplifier in the next section.

A.3 OUTPUT AMPLIFIER CALIBRATION
The EZ-LAB analog output amplifier is an LM388 (U4), a 1.5W audio power amplifier. The input to this amplifier comes from the CODEC VFRO pin (U7 pin 3). The output amplifier volume is adjusted through R3.

The procedure for adjusting the output amplifier calls for the following steps.

Step 1
Adjust the input amplifier if it has not been calibrated. The calibration procedure is given in the previous section.

Step 2
Connect the signal generator to PH1, the ANALOG INPUT phono jack on the EZ-LAB board.
Calibration A

Step 3
Set the signal generator frequency to produce a 1 kHz sine wave. Adjust the signal generator's amplitude such that the signal at pin 3 of U9 is 100 mV P-P. Use AGND as the return for the oscilloscope.

Step 4
Connect the oscilloscope to PH2, the ANALOG OUTPUT phono jack on the EZ-LAB board.

Step 5
Use the codec_demo program in boot EPROM shown in Figure 3.3, which can be found on page 3-6. While running the demonstration, adjust R3 until the signal is at its maximum value without distortion or clipping. You may need to adjust the volume further to provide a comfortable level for an application being run.
A Calibration
B.1 INTRODUCTION
This section schematics for the EZ-LAB™ board, consisting of five sheets:

- Sheet 1 Block Diagram
- Sheet 2 ADSP-2101 Support Logic
- Sheet 3 Analog I/O Section
- Sheet 4 Connectors
- Sheet 5 Power Connector and Miscellaneous Logic
Figure B.1 EZ-LAB Block Diagram
Figure B.2 EZ-LAB ADSP-2101 Support Logic
Figure B.3 EZ-LAB Analog I/O Section
Figure B.4 EZ-LAB Connectors
Figure B.5 EZ-LAB Power Connector and Miscellaneous Logic
A
AD741 opamp .......................................... 1-2
ADSP-2101 Cross-Software ........ 1-1, 3-13
ANALOG INPUT ........................................ 3-5
ANALOG OUTPUT ..................................... 3-5
Analog features ................................ 2-6, 3-1
Analog I/O ............................................ 3-2
Analog input ........................................ 2-8
Analog outputs ...................................... 3-3
Application demonstrations ............. 1-1

B
Bit resolution ............................................ 3-3
Boot EPROM ........................................ 3-2, 3-13, A-3
Boot force bit ....................................... 2-4
Boot memory select .............................. 2-4
Boot page select bit .............................. 2-4
Booting ............................................. 2-4, 3-13

C
Calibration ............................................. 3-5
CODEC (TP3054) .................................. 1-2, 2-9, 2-10
Connectors ............................................ 2-1
Cross-Software .................................. 1-1, 3-13
Crystal ................................................ 1-1

D
DAC (AD7225KN) .................................. 1-2, 2-10
Data memory ........................................ 3-3
Data memory wait state .......... 3-3
Debounce circuitry ......................... 2-4, 2-6, 2-7
Development equipment ............... 2-8
DR0 .................................................. 2-6, 2-9
DR1 .................................................. 2-7, 2-9
DT1 .................................................. 2-7

E-H
EPROM (27512) ................................. 1-1, 2-10
External EPROM ............................. 3-2
FLAG IN switch .............................. 2-4, 3-1, 3-8
FLAG OUT ........................................ 2-7
FLAG OUT LED .................................. 1-2, 3-1
Flag In .......................................... 1-2, 2-7, 2-9
FLAGIN interrupt ......................... 3-8
Functional blocks ......................... 3-2
Gain ............................................ 2-10, 3-5, A-1
Gain potentiometer ....................... A-2
Hardware flags ................................ 1-2
High impedance input .............. 2-10, 3-5
HOST RESET ..................................... 2-7

I
.INCLUDE directive ............................. 3-7
Input amplifier .................................. 2-10
Input operational amplifier .......... 3-5
Installation procedure .............. 2-1
Internal program memory ........ 2-4, 3-7
Internal RAM ............................ 3-3
Interrupt rate .................................. 3-5
Interrupts ........................................ 1-2
IRQ2 ............................................. 1-2, 2-7
IRQ2 switch ..................................... 2-6, 3-2

L-M
LEDs ................................................ 2-10
Microphone .................................. 2-10, 3-5
MMAP ........................................ 2-4, 3-2, 3-7
.MODULE directive ............................. 3-7

X - 1
Index

0-P
Offset ................................................. 3-5, A-1
Offset potentiometer .............................. A-2
Onboard EPROM .................................... 2-4
Output amplifier volume ...................... A-2
Output power amplifier ................ 2-10, 3-5
Partial address decoding .................... 3-3
Peripheral circuitry ................................. 2-8
Phono jacks ............................................... 2-8
Potentiometers ........................................ 2-1, A-1
Power supplies ........................................ 1-1
Power-on ........................................... 2-7, 3-7
Program memory map ..................... 3-2
PROM splitter ......................................... 3-13

R
RC circuit .................................................. 2-7
Receive frame synchronization ............. 2-6
Reference voltage ................................. 3-3
Release note ........................................... 1-1, 2-1, 3-13
Replacement memory devices ............. 3-13
RESET ................................................ 1-2, 2-7
RESET switch ........................................... 3-7
RFS0 .................................................. 2-6, 2-9
RFS1 .................................................. 2-9

S
SCLK0 ................................................ 2-6, 2-9
Serial data ................................................. 2-6
Software event ........................................ 2-7
Software forced rebooting .............. 3-7
Speaker ............................................ 2-10, 3-5
SPORT connector ......................... 2-4, 2-5
SPORT0 ......................................... 1-2, 2-6, 3-1, 3-5
SPORT1 ........................................ 1-2, 2-1, 2-4, 2-5, 2-7, 3-1
Standalone operation .......................... 1-1
Switches ................................................... 2-1
System control register ........... 2-4, 3-7, 3-8

T-W
TFS1 .................................................. 2-9
User interface connector ..................... 2-5
Volume control ........................................ 3-5
Wait states ........................................... 3-3
1509 ; retlw p00000 ; .......
1510 ; retlw p00000 ; .......
1511 0099 chand equ $-chbase
1512 03f9 34e6 retlw p01100 ; **..
1513 03fa 34e9 retlw p10010 ; **..
1514 03fb 34e5 retlw p10100 ; **..
1515 03fc 34e2 retlw p01000 ; **..
1516 03fd 34f5 retlw p10101 ; **..
1517 03fe 34e9 retlw p10010 ; **..
1518 03ff 34f6 retlw p01101 ; **..
1519 ; list
1520
1521 end
CHAPTER 1 OVERVIEW

1.1 INTRODUCTION ................................................................. 1 - 1
1.1.1 ADSP-2101 Cross-Software System & Manual ..................... 1 - 2
1.1.2 Development Flow ..................................................... 1 - 4
1.2 EXPRESSION HANDLING IN CROSS-SOFTWARE TOOLS ......... 1 - 6
1.3 CONSTANTS ............................................................... 1 - 6
1.4 NUMERIC BASES ......................................................... 1 - 7
1.5 CHARACTER SET ........................................................... 1 - 7
1.6 IDENTIFIERS (SYMBOLS) ............................................... 1 - 8
1.7 MANUAL NOTATION CONVENTIONS ................................... 1 - 8

CHAPTER 2 SYSTEM BUILDER

2.1 INTRODUCTION ................................................................. 2 - 1
2.2 RUNNING THE SYSTEM BUILDER ....................................... 2 - 3
2.3 LANGUAGE CONVENTIONS ............................................. 2 - 3
2.4 SYSTEM SPECIFICATION SOURCE FILE EXAMPLE ............... 2 - 4
2.4.1 ADSP-2101 System Specification File ............................... 2 - 4
2.5 SYSTEM BUILDER DIRECTIVES ........................................ 2 - 6
2.5.1 .SYSTEM Directive ................................................... 2 - 6
2.5.2 .ENDSYS Directive .................................................. 2 - 6
2.5.3 .ADSP2101 Directive ................................................. 2 - 6
2.5.4 .CONST Directive .................................................... 2 - 6
2.5.5 .PORT Directive ...................................................... 2 - 7
2.5.6 .MMAP Directive ..................................................... 2 - 7
2.5.7 .SEG Directive ......................................................... 2 - 8
## Contents

### CHAPTER 3 ASSEMBLER

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.1</td>
<td>INTRODUCTION</td>
<td>3 - 1</td>
</tr>
<tr>
<td>3.2</td>
<td>ASSEMBLER MODULES</td>
<td>3 - 3</td>
</tr>
<tr>
<td>3.3</td>
<td>RUNNING THE ASSEMBLER</td>
<td>3 - 3</td>
</tr>
<tr>
<td>3.3.1</td>
<td>Assembler Switches</td>
<td>3 - 3</td>
</tr>
<tr>
<td>3.3.1.1</td>
<td>-cp Switch</td>
<td>3 - 4</td>
</tr>
<tr>
<td>3.3.1.2</td>
<td>-p Switch</td>
<td>3 - 4</td>
</tr>
<tr>
<td>3.3.1.3</td>
<td>-dvariable[=value] Switch</td>
<td>3 - 6</td>
</tr>
<tr>
<td>3.3.1.4</td>
<td>-L Switch</td>
<td>3 - 6</td>
</tr>
<tr>
<td>3.3.1.5</td>
<td>-m [number] Switch</td>
<td>3 - 6</td>
</tr>
<tr>
<td>3.3.1.6</td>
<td>-i [number] Switch</td>
<td>3 - 7</td>
</tr>
<tr>
<td>3.3.1.7</td>
<td>-s Switch</td>
<td>3 - 7</td>
</tr>
<tr>
<td>3.3.1.8</td>
<td>-c Switch</td>
<td>3 - 7</td>
</tr>
<tr>
<td>3.4</td>
<td>LANGUAGE CONVENTIONS</td>
<td>3 - 7</td>
</tr>
<tr>
<td>3.4.1</td>
<td>Binary Constants</td>
<td>3 - 7</td>
</tr>
<tr>
<td>3.4.2</td>
<td>Symbols</td>
<td>3 - 8</td>
</tr>
<tr>
<td>3.4.2.1</td>
<td>Identifiers</td>
<td>3 - 8</td>
</tr>
<tr>
<td>3.4.2.2</td>
<td>Reserved Symbols (Keywords)</td>
<td>3 - 8</td>
</tr>
<tr>
<td>3.4.3</td>
<td>Comments</td>
<td>3 - 10</td>
</tr>
<tr>
<td>3.5</td>
<td>PROGRAM STRUCTURE</td>
<td>3 - 10</td>
</tr>
<tr>
<td>3.5.1</td>
<td>Source Code File Restrictions</td>
<td>3 - 10</td>
</tr>
<tr>
<td>3.6</td>
<td>ASSEMBLER DIRECTIVES</td>
<td>3 - 10</td>
</tr>
<tr>
<td>3.6.1</td>
<td>.MODULE Directive</td>
<td>3 - 11</td>
</tr>
<tr>
<td>3.6.2</td>
<td>.ENDMOD Directive</td>
<td>3 - 12</td>
</tr>
<tr>
<td>3.6.3</td>
<td>.VAR Directive</td>
<td>3 - 13</td>
</tr>
<tr>
<td>3.6.3.1</td>
<td>More On Circular Buffers</td>
<td>3 - 15</td>
</tr>
<tr>
<td>3.6.4</td>
<td>.INIT Directive</td>
<td>3 - 17</td>
</tr>
<tr>
<td>3.6.5</td>
<td>.CONST Directive</td>
<td>3 - 19</td>
</tr>
<tr>
<td>3.6.6</td>
<td>.PORT Directive</td>
<td>3 - 19</td>
</tr>
<tr>
<td>3.6.7</td>
<td>.INCLUDE Directive</td>
<td>3 - 19</td>
</tr>
<tr>
<td>3.6.8</td>
<td>Macros</td>
<td>3 - 20</td>
</tr>
<tr>
<td>3.6.8.1</td>
<td>Macro Definition</td>
<td>3 - 21</td>
</tr>
<tr>
<td>3.6.8.2</td>
<td>.MACRO Directive</td>
<td>3 - 21</td>
</tr>
<tr>
<td>3.6.8.3</td>
<td>.ENDMACRO Directive</td>
<td>3 - 22</td>
</tr>
<tr>
<td>3.6.8.4</td>
<td>Macro Example</td>
<td>3 - 23</td>
</tr>
<tr>
<td>3.6.9</td>
<td>.LOCAL Directive</td>
<td>3 - 23</td>
</tr>
<tr>
<td>3.6.10</td>
<td>.EXTERNAL Directive</td>
<td>3 - 23</td>
</tr>
<tr>
<td>3.6.11</td>
<td>.GLOBAL Directive</td>
<td>3 - 24</td>
</tr>
<tr>
<td>3.6.12</td>
<td>.ENTRY Directive</td>
<td>3 - 25</td>
</tr>
<tr>
<td>3.7</td>
<td>PROGRAM EXAMPLE</td>
<td>3 - 25</td>
</tr>
<tr>
<td>3.8</td>
<td>LIST FILE FORMAT</td>
<td>3 - 29</td>
</tr>
</tbody>
</table>
## Contents

### CHAPTER 4 LINKER

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.1</td>
<td>INTRODUCTION</td>
<td>4 - 1</td>
</tr>
<tr>
<td>4.2</td>
<td>RUNNING THE LINKER</td>
<td>4 - 3</td>
</tr>
<tr>
<td>4.2.1</td>
<td>Linker Switches</td>
<td>4 - 4</td>
</tr>
<tr>
<td>4.2.1.1</td>
<td>-a archname &amp; -e target Switches</td>
<td>4 - 4</td>
</tr>
<tr>
<td>4.2.1.2</td>
<td>-c Switch &amp; ADIRTH Variable</td>
<td>4 - 5</td>
</tr>
<tr>
<td>4.2.1.3</td>
<td>-dryrun Switch</td>
<td>4 - 5</td>
</tr>
<tr>
<td>4.2.1.4</td>
<td>-g &amp; -x Switches</td>
<td>4 - 6</td>
</tr>
<tr>
<td>4.2.1.5</td>
<td>-i file all Switch</td>
<td>4 - 6</td>
</tr>
<tr>
<td>4.2.1.6</td>
<td>-lib directories Switch &amp; ADIL Variable</td>
<td>4 - 6</td>
</tr>
<tr>
<td>4.2.1.7</td>
<td>-old Switch</td>
<td>4 - 7</td>
</tr>
<tr>
<td>4.2.1.8</td>
<td>-p Switch</td>
<td>4 - 7</td>
</tr>
<tr>
<td>4.2.1.9</td>
<td>-pmstack Switch</td>
<td>4 - 7</td>
</tr>
<tr>
<td>4.2.1.10</td>
<td>-s stack_size Switch</td>
<td>4 - 7</td>
</tr>
<tr>
<td>4.3</td>
<td>LINKER OPERATION</td>
<td>4 - 8</td>
</tr>
<tr>
<td>4.3.1</td>
<td>Memory Allocation</td>
<td>4 - 8</td>
</tr>
<tr>
<td>4.3.1.1</td>
<td>Boot Memory Allocation</td>
<td>4 - 10</td>
</tr>
<tr>
<td>4.3.2</td>
<td>Symbol Resolution</td>
<td>4 - 10</td>
</tr>
<tr>
<td>4.4</td>
<td>MAP LISTING FILE</td>
<td>4 - 11</td>
</tr>
</tbody>
</table>

### CHAPTER 5 SIMULATOR FUNCTIONS

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.1</td>
<td>INTRODUCTION</td>
<td>5 - 1</td>
</tr>
<tr>
<td>5.2</td>
<td>GETTING STARTED</td>
<td>5 - 2</td>
</tr>
<tr>
<td>5.2.1</td>
<td>Help Files &amp; ADIDOC Variable</td>
<td>5 - 2</td>
</tr>
<tr>
<td>5.2.2</td>
<td>Simulator Files</td>
<td>5 - 3</td>
</tr>
<tr>
<td>5.2.3</td>
<td>Invoking The Simulator</td>
<td>5 - 3</td>
</tr>
<tr>
<td>5.2.4</td>
<td>Simulator Command Overview</td>
<td>5 - 5</td>
</tr>
<tr>
<td>5.2.5</td>
<td>Simulator Notation Conventions</td>
<td>5 - 6</td>
</tr>
<tr>
<td>5.2.5.1</td>
<td>Specifying Addresses &amp; Address Ranges</td>
<td>5 - 7</td>
</tr>
<tr>
<td>5.2.5.2</td>
<td>Simulator Expressions</td>
<td>5 - 8</td>
</tr>
<tr>
<td>5.3</td>
<td>INTERFACE MANAGEMENT FUNCTIONS</td>
<td>5 - 9</td>
</tr>
<tr>
<td>5.3.1</td>
<td>Opening Windows</td>
<td>5 - 10</td>
</tr>
<tr>
<td>5.3.2</td>
<td>Changing Window Contents From Hex to Decimal</td>
<td>5 - 11</td>
</tr>
<tr>
<td>5.3.3</td>
<td>Closing Windows</td>
<td>5 - 11</td>
</tr>
<tr>
<td>5.3.4</td>
<td>Moving From Window To Window</td>
<td>5 - 11</td>
</tr>
<tr>
<td>5.3.4.1</td>
<td>To Cycle Through All Windows</td>
<td>5 - 12</td>
</tr>
<tr>
<td>5.3.4.2</td>
<td>To Activate A Window By Number</td>
<td>5 - 12</td>
</tr>
<tr>
<td>5.3.4.3</td>
<td>To Activate The Command Window</td>
<td>5 - 12</td>
</tr>
<tr>
<td>5.3.5</td>
<td>Sizing Windows</td>
<td>5 - 12</td>
</tr>
<tr>
<td>5.3.6</td>
<td>Moving Windows</td>
<td>5 - 13</td>
</tr>
</tbody>
</table>
Contents

5.3.7 Rearranging Window Contents ........................................... 5 – 13
5.3.7.1 Deleting Window Fields ............................................. 5 – 13
5.3.7.2 Undeleting Window Fields ....................................... 5 – 13
5.3.7.3 Moving Window Fields ........................................... 5 – 14
5.3.8 Command Line Aliases .................................................. 5 – 14
5.3.9 Using Help ...................................................................... 5 – 15
5.4 SET-UP FUNCTIONS ............................................................. 5 – 16
5.4.1 Loading A Program ....................................................... 5 – 16
5.4.2 Opening & Closing An I/O Port ....................................... 5 – 17
5.4.3 Opening A SPORT ......................................................... 5 – 18
5.4.4 Simulating External Interrupts ......................................... 5 – 20
5.4.5 Other Defaults (Defaults Window) .................................... 5 – 20
5.5 INSPECTING & ALTERING REGISTERS ............................. 5 – 21
5.5.1 Inspecting A Register ..................................................... 5 – 22
5.5.2 Altering A Register ....................................................... 5 – 22
5.5.2.1 “Undefined” Registers ............................................... 5 – 23
5.5.3 Registers Window ......................................................... 5 – 23
5.5.4 SPORT Register Window ............................................... 5 – 24
5.5.5 Status Register Window ................................................. 5 – 24
5.5.6 Control Registers Window .............................................. 5 – 26
5.5.7 Stack Window ............................................................. 5 – 26
5.6 INSPECTING & ALTERING MEMORY .................................. 5 – 28
5.6.1 Inspecting A Memory Location ....................................... 5 – 28
5.6.2 Tracking ......................................................................... 5 – 29
5.6.3 Locating Symbols & Values ............................................. 5 – 30
5.6.4 Plotting The Contents Of Memory .................................... 5 – 31
5.6.5 Altering A Memory Location .......................................... 5 – 31
5.6.5.1 Altering Instructions ................................................. 5 – 32
5.6.5.2 “Undefined” Memory Locations ................................... 5 – 33
5.6.6 Program Memory (Code) Window .................................... 5 – 33
5.6.7 Program Memory As Data .............................................. 5 – 34
5.6.8 Data Memory ............................................................. 5 – 35
5.6.9 Boot Memory ............................................................. 5 – 36
5.7 CONTROL & DEBUGGING FUNCTIONS .............................. 5 – 38
5.7.1 Resetting The Processor: CR and RE .............................. 5 – 38
5.7.2 Single-Step Execution .................................................. 5 – 38
5.7.3 Running & Halting ....................................................... 5 – 39
5.7.4 Breaks .......................................................................... 5 – 40
5.7.4.1 Setting Breakpoints & Break Ranges ......................... 5 – 40
5.7.4.2 Viewing Breaks ....................................................... 5 – 40
5.7.4.3 Break Expressions & Changes ................................. 5 – 42
5.7.4.4 Deleting Breaks ....................................................... 5 – 43
Contents

5.7.5 Watchpoints & Watch Expressions .............................................. 5 - 44
5.7.5.1 Setting Watchpoints ......................................................... 5 - 44
5.7.5.2 Setting Watch Expressions ............................................... 5 - 44
5.7.5.3 Listing Watchpoints and Watch Expressions ................... 5 - 45
5.7.5.4 Deleting Watchpoints and Watch Expressions ............... 5 - 45
5.7.6 The ? Command and Expressions Window ............................. 5 - 45
5.7.7 Execution History (Trace Window) ........................................ 5 - 46
5.7.8 Execution Profiling (Profile Window) ................................. 5 - 47
5.7.8.1 Turning On Profiling ...................................................... 5 - 48
5.7.8.2 Setting A Profile Range .................................................. 5 - 48
5.7.8.3 Deleting Profile Ranges ............................................... 5 - 49
5.7.8.4 Resetting Profiling Data ............................................... 5 - 50
5.7.9 Setting Time Bases ............................................................. 5 - 50
5.7.9.1 Short Term Count (STC) ................................................. 5 - 50
5.7.9.2 Long Term Count (LTC) ............................................... 5 - 51
5.8 EXITING & SAVING A SIMULATOR SESSION ............................. 5 - 52
5.8.1 Saving Simulation State ...................................................... 5 - 52
5.8.1.1 What Is Saved .............................................................. 5 - 53
5.8.1.2 What Is Not Saved ....................................................... 5 - 53
5.8.2 Quitting The Simulator ...................................................... 5 - 53
5.9 MISCELLANEOUS FEATURES .................................................. 5 - 54
5.9.1 Executing Operating System Commands ............................. 5 - 54
5.9.2 Executing ADSP-2101 Instructions Directly ...................... 5 - 54
5.10 SUMMARY OF COMMANDS & CONTEXTS ............................... 5 - 54

CHAPTER 6 SIMULATOR CONFIGURATIONS

6.1 INTRODUCTION ........................................................................... 6 - 1
6.2 CONFIGURING SCREENS & WINDOWS ...................................... 6 - 2
6.2.1 Opening Windows ............................................................. 6 - 2
6.2.2 Selecting, Deleting & Rearranging Fields In A Window ........ 6 - 4
6.2.3 Saving A Rearranged Screen ............................................. 6 - 7
6.3 COMMAND ALIASES ................................................................. 6 - 8
6.3.1 Managing Aliased Commands ............................................ 6 - 9
6.4 THE STARTUP FILE ................................................................. 6 - 10
CHAPTER 7 C COMPILER

7.1 ADSP-210X C LANGUAGE SYSTEM ........................................... 7 – 1
  7.1.1 README File ................................................................. 7 – 3
  7.1.2 C & The ANSI Standard ............................................... 7 – 3
  7.1.3 Upper and Lower Case Usage ....................................... 7 – 3
7.2 COMPILING ......................................................................... 7 – 3
  7.2.1 Filename Usage ............................................................ 7 – 4
  7.2.2 Invoking The C Compiler ............................................... 7 – 4
    7.2.2.1 –a Switch ................................................................. 7 – 6
    7.2.2.2 –abs = # Switch ...................................................... 7 – 6
    7.2.2.3 –b#[/...] Switch ..................................................... 7 – 6
    7.2.2.4 –Dvariable [=value] Switch ...................................... 7 – 7
    7.2.2.5 –e Switch ................................................................. 7 – 7
    7.2.2.6 –gpm Switch ............................................................ 7 – 7
    7.2.2.7 –I = path Switch ..................................................... 7 – 7
    7.2.2.8 –Lpm & –Lrom Switches .......................................... 7 – 7
    7.2.2.9 –m Switch ................................................................. 7 – 7
    7.2.2.10 –pmstack Switch ................................................... 7 – 8
    7.2.2.11 –0 & –1 Switches .................................................... 7 – 8
  7.2.3 Preprocessor Commands ............................................... 7 – 8
    7.2.3.1 #pragma Directive .................................................. 7 – 9
    7.2.3.2 #include Directive .................................................. 7 – 9
  7.2.4 Linker Requirements ...................................................... 7 – 10
  7.2.5 Run Time Header ........................................................... 7 – 11
7.3 RUN TIME MODEL .............................................................. 7 – 11
  7.3.1 Stack Implementation .................................................... 7 – 11
  7.3.2 Register Use Limits ....................................................... 7 – 12
  7.3.3 Interrupts ........................................................................ 7 – 14
  7.3.4 Data Types ...................................................................... 7 – 14
  7.3.5 Memory Usage ............................................................... 7 – 16
  7.3.6 Storage Classes & Modifiers .......................................... 7 – 16
  7.3.7 Function Calling & Exit .................................................. 7 – 17
  7.4 ASSEMBLY LANGUAGE INTERFACE SUMMARY ..................... 7 – 18
    7.4.1 Checklist of Prerequisites .......................................... 7 – 18
    7.4.2 Assembly Language Interface Example ....................... 7 – 19
  7.5 LANGUAGE EXTENSIONS .................................................. 7 – 20
  7.6 PROGRAMMING HINTS ..................................................... 7 – 20
    7.6.1 Location Of Variables ............................................... 7 – 20
      7.6.1.1 Globals in PM vs. Globals in DM ............................. 7 – 21
      7.6.2 Location of Stack .................................................... 7 – 22
  7.7 ERROR MESSAGES ............................................................. 7 – 22
Contents

7.7.1 Corrected Syntax Errors ................................................................. 7 – 24
7.7.2 User Errors ................................................................................ 7 – 25
7.7.3 Compiler Errors ......................................................................... 7 – 25
7.7.4 Exit Codes .................................................................................. 7 – 25

CHAPTER 8 PROM SPLITTER

8.1 INTRODUCTION .............................................................................. 8 – 1
8.2 RUNNING THE PROM SPLITTER .................................................... 8 – 1
8.3 PROM SPLITTER OUTPUT ................................................................. 8 – 3

CHAPTER 9 INSTRUCTION SET REFERENCE

9.1 OVERVIEW .......................................................................................... 9 – 1
9.2 CYCLE TIME NOTES ........................................................................ 9 – 2
9.2.1 ADSP-2101 Extra Cycle Conditions ........................................ 9 – 2
9.3 INSTRUCTION SYNTAX NOTATION .................................................. 9 – 3
9.3.1 Punctuation & Multifunction Instructions .................................. 9 – 4
9.3.2 Syntax Notation Example .............................................................. 9 – 4
9.3.3 Status Notation .............................................................................. 9 – 5
9.3.4 Instruction Word Notation ............................................................... 9 – 5

ALU
Add / Add with Carry ........................................................................... 9 – 7
Subtract X-Y / Subtract X-Y with Borrow ........................................... 9 – 8
Subtract Y-X / Subtract Y-X with Borrow ........................................... 9 – 9
AND, OR, Exclusive OR ...................................................................... 9 – 10
Pass / Clear ............................................................................................ 9 – 11
Negate .................................................................................................. 9 – 12
NOT ......................................................................................................... 9 – 13
Absolute Value ..................................................................................... 9 – 14
Increment .............................................................................................. 9 – 15
Decrement .............................................................................................. 9 – 16
Divide ..................................................................................................... 9 – 17

MAC
Multiply ................................................................................................. 9 – 19
Multiply / Accumulate .......................................................................... 9 – 21
Multiply / Subtract ............................................................................... 9 – 23
Clear ....................................................................................................... 9 – 25
Transfer MR ............................................................................................ 9 – 26
Conditional MR Saturation ................................................................. 9 – 27
## Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SHIFTER</strong></td>
<td></td>
</tr>
<tr>
<td>Arithmetic Shift</td>
<td>9-28</td>
</tr>
<tr>
<td>Logical Shift</td>
<td>9-30</td>
</tr>
<tr>
<td>Normalize</td>
<td>9-32</td>
</tr>
<tr>
<td>Derive Exponent</td>
<td>9-34</td>
</tr>
<tr>
<td>Block Exponent Adjust</td>
<td>9-36</td>
</tr>
<tr>
<td>Arithmetic Shift Immediate</td>
<td>9-38</td>
</tr>
<tr>
<td>Logical Shift Immediate</td>
<td>9-40</td>
</tr>
<tr>
<td><strong>MOVE</strong></td>
<td></td>
</tr>
<tr>
<td>Register Move</td>
<td>9-41</td>
</tr>
<tr>
<td>Load Register Immediate</td>
<td>9-43</td>
</tr>
<tr>
<td>Data Memory Read (Direct Address)</td>
<td>9-45</td>
</tr>
<tr>
<td>Data Memory Read (Indirect Address)</td>
<td>9-46</td>
</tr>
<tr>
<td>Program Memory Read (Indirect Address)</td>
<td>9-47</td>
</tr>
<tr>
<td>Data Memory Write (Direct Address)</td>
<td>9-48</td>
</tr>
<tr>
<td>Data Memory Write (Indirect Address)</td>
<td>9-49</td>
</tr>
<tr>
<td>Program Memory Write (Indirect Address)</td>
<td>9-51</td>
</tr>
<tr>
<td><strong>PROGRAM FLOW</strong></td>
<td></td>
</tr>
<tr>
<td>JUMP</td>
<td>9-52</td>
</tr>
<tr>
<td>CALL</td>
<td>9-53</td>
</tr>
<tr>
<td>JUMP or CALL on Flag In Pin</td>
<td>9-54</td>
</tr>
<tr>
<td>Modify Flag Out Pin</td>
<td>9-55</td>
</tr>
<tr>
<td>Return from Subroutine</td>
<td>9-56</td>
</tr>
<tr>
<td>Return from Interrupt</td>
<td>9-57</td>
</tr>
<tr>
<td>Do Until</td>
<td>9-58</td>
</tr>
<tr>
<td>IDLE</td>
<td>9-60</td>
</tr>
<tr>
<td><strong>MISC</strong></td>
<td></td>
</tr>
<tr>
<td>Stack Control</td>
<td>9-61</td>
</tr>
<tr>
<td>Mode Control</td>
<td>9-63</td>
</tr>
<tr>
<td>Modify Address Register</td>
<td>9-65</td>
</tr>
<tr>
<td>NOP</td>
<td>9-66</td>
</tr>
<tr>
<td><strong>MULTIFUNCTION</strong></td>
<td></td>
</tr>
<tr>
<td>ALU / MAC / SHIFT operation with Memory Read</td>
<td>9-67</td>
</tr>
<tr>
<td>ALU / MAC / SHIFT operation with Data Register Move</td>
<td>9-71</td>
</tr>
<tr>
<td>ALU / MAC / SHIFT operation with Memory Write</td>
<td>9-74</td>
</tr>
<tr>
<td>Data &amp; Program Memory Read</td>
<td>9-78</td>
</tr>
<tr>
<td>ALU / MAC operation with Data &amp; Program Memory Read</td>
<td>9-79</td>
</tr>
</tbody>
</table>
APPENDIX A INSTRUCTION CODING
A.1 OPCODES ..........................................................A - 1
A.2 ABBREVIATION CODING ......................................A - 6

APPENDIX B FILE FORMATS
B.1 DATA FILES (.DAT) ..............................................B - 1
B.1.1 Assembler Buffer Initialization Files .......................B - 1
B.1.1.1 Integer Data ..................................................B - 1
B.1.1.2 Non-Integer Data .............................................B - 2
B.1.1.3 Comments .....................................................B - 2
B.1.2 Simulator Data Files ...........................................B - 2
B.1.2.1 I/O Port Data ................................................B - 2
B.1.2.2 SPORT Data ..................................................B - 3
B.1.2.3 Simulated Memory Data .................................B - 3
B.2 MEMORY IMAGE FILE (.EXE) ...............................B - 3
B.3 DEBUG SYMBOL TABLE FILE (.SYM) .....................B - 5
B.4 PROM IMAGE FILES (.BNU, .BNM, .BNL) ...............B - 7
B.4.1 Intel Format .....................................................B - 7
B.4.2 Motorola Format .............................................B - 10

APPENDIX C HOST-SPECIFIC REQUIREMENTS
C.1 SYSTEM REQUIREMENTS ......................................C - 1
C.2 IBM PC AND COMPATIBLES .................................C - 1
C.3 SUN-3 WORKSTATION .........................................C - 2

APPENDIX D ANSI STANDARD C
D.1 ANSI DRAFT STANDARD EXCEPTIONS ....................D - 1
D.1.1 Features Not Supported & Restrictions ..................D - 1
D.1.2 New Features and Extensions .............................D - 1
D.2 DIFFERENCES BETWEEN HOST VERSIONS ................D - 2

xiii
## Contents

### APPENDIX E  LINKER OPERATION

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>E.1</td>
<td>INTRODUCTION</td>
<td>E-1</td>
</tr>
<tr>
<td>E.2</td>
<td>RE-BOOTING UNDER PROGRAM CONTROL</td>
<td>E-1</td>
</tr>
<tr>
<td>E.3</td>
<td>SHARED DATA STRUCTURES</td>
<td>E-1</td>
</tr>
<tr>
<td>E.3.1</td>
<td>Data Buffers in Program Memory</td>
<td>E-2</td>
</tr>
<tr>
<td>E.3.2</td>
<td>Data Buffers in Data Memory</td>
<td>E-4</td>
</tr>
<tr>
<td>E.4</td>
<td>SHARED SUBROUTINES</td>
<td>E-5</td>
</tr>
<tr>
<td>E.4.1</td>
<td>Repeating The BOOT Qualifier</td>
<td>E-5</td>
</tr>
<tr>
<td>E.4.2</td>
<td>Libraries &amp; -p Switch</td>
<td>E-5</td>
</tr>
</tbody>
</table>

### APPENDIX F  ERROR MESSAGES

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>F.1</td>
<td>INTRODUCTION</td>
<td>F-1</td>
</tr>
<tr>
<td>F.2</td>
<td>SYSTEM BUILDER ERRORS</td>
<td>F-1</td>
</tr>
<tr>
<td>F.3</td>
<td>ASSEMBLER ERRORS</td>
<td>F-4</td>
</tr>
<tr>
<td>F.4</td>
<td>LINKER ERRORS</td>
<td>F-10</td>
</tr>
<tr>
<td>F.4.1</td>
<td>Operating System Errors</td>
<td>F-11</td>
</tr>
<tr>
<td>F.4.2</td>
<td>Informational Messages</td>
<td>F-13</td>
</tr>
<tr>
<td>F.4.3</td>
<td>Memory Allocation Errors</td>
<td>F-13</td>
</tr>
<tr>
<td>F.4.4</td>
<td>Symbol Reference Errors</td>
<td>F-15</td>
</tr>
<tr>
<td>F.4.5</td>
<td>Other Errors</td>
<td>F-16</td>
</tr>
<tr>
<td>F.4.6</td>
<td>Software Errors</td>
<td>F-17</td>
</tr>
<tr>
<td>F.5</td>
<td>SIMULATOR ERRORS</td>
<td>F-18</td>
</tr>
<tr>
<td>F.5.1</td>
<td>General Errors</td>
<td>F-18</td>
</tr>
<tr>
<td>F.5.2</td>
<td>Defaults Errors</td>
<td>F-18</td>
</tr>
<tr>
<td>F.5.3</td>
<td>Expression Errors</td>
<td>F-19</td>
</tr>
<tr>
<td>F.5.4</td>
<td>Break Errors</td>
<td>F-19</td>
</tr>
<tr>
<td>F.5.5</td>
<td>Watch Errors</td>
<td>F-20</td>
</tr>
<tr>
<td>F.5.6</td>
<td>Command Errors</td>
<td>F-20</td>
</tr>
<tr>
<td>F.5.7</td>
<td>Plot Memory Errors</td>
<td>F-21</td>
</tr>
<tr>
<td>F.5.8</td>
<td>Port &amp; SPORT Errors</td>
<td>F-21</td>
</tr>
<tr>
<td>F.5.9</td>
<td>Instruction &amp; Program Load Errors</td>
<td>F-23</td>
</tr>
<tr>
<td>F.5.10</td>
<td>Execution Errors</td>
<td>F-24</td>
</tr>
<tr>
<td>F.5.11</td>
<td>Command Syntax Errors</td>
<td>F-25</td>
</tr>
</tbody>
</table>

INDEX                                                                                   X-1
Contents

FIGURES

1.1 ADSP-2101 System Development Flow ................................................... 1 - 5

2.1 System Builder I/O .................................................................................... 2 - 2

2.2 Sample System Specification File ............................................................ 2 - 4

3.1 Assembler I/O ........................................................................................... 3 - 2

3.2 Assembler Program Flow ......................................................................... 3 - 5

3.3 Circular Buffers ....................................................................................... 3 - 16

3.4 Macro Example ....................................................................................... 3 - 23

3.5 Main Routine Example ............................................................................ 3 - 27

3.6 Interrupt Routine Example ...................................................................... 3 - 28

3.7 Include File, Constant Initialization ......................................................... 3 - 28

3.8 List File Example .................................................................................... 3 - 29

4.1 Linker I/O .................................................................................................. 4 - 2

4.2 Map Listing File ....................................................................................... 4 - 12

5.1 Initial Display & Window Commands Menu .............................................. 5 - 2

5.2 Files Used By The Simulator .................................................................... 5 - 4

5.3 Parts of a Typical Window ...................................................................... 5 - 10

5.4 I/O Status Window .................................................................................. 5 - 19

5.5 SPORT Status Window ............................................................................. 5 - 19

5.6 Defaults Window ..................................................................................... 5 - 21

5.7 Register Window ..................................................................................... 5 - 24

5.8 SPORT Register Window ......................................................................... 5 - 25

5.9 Status Register Window ......................................................................... 5 - 25

5.10 Control Registers Window ..................................................................... 5 - 26

5.11 Stack Window ........................................................................................ 5 - 26

5.12 Program Memory (Code) Window .......................................................... 5 - 34

5.13 Program Memory Data Window ............................................................. 5 - 35

5.14 Data Memory Window ............................................................................ 5 - 36

5.15 Boot Memory Code Window .................................................................. 5 - 37

5.16 Boot Memory Data Window ................................................................... 5 - 37

5.17 Breakpoints Window .............................................................................. 5 - 41

5.18 Break Expressions Window .................................................................... 5 - 43

5.19 Expressions Window .............................................................................. 5 - 46

5.20 Trace Window ........................................................................................ 5 - 47

5.21 Profile Window ....................................................................................... 5 - 49

5.22 Short Term, Long Term and Cumulative Profiling Time Bases .............. 5 - 52
Contents

6.1 Main Menu For Configuring Windows ....................................................... 6 - 2
6.2 Window Selection Submenu (with Register Window selected) ................ 6 - 3
6.3 Default Register Window Layout .............................................................. 6 - 4
6.4 Example Register Window with some registers deleted ........................... 6 - 5
6.5 Example Register Window with registers rearranged ............................... 6 - 6
6.6 Final Register Window Arrangement ........................................................ 6 - 7

7.1 C Compiler I/O .......................................................................................... 7 - 2
7.2 Stack Implementation in ADSP-2101 Memory Space ............................ 7 - 12
7.3 Global variable location: data memory vs. program memory ................. 7 - 21
7.4 Stack location: effect of data memory vs. program memory ................. 7 - 22

8.1 PROM Splitter I/O ...................................................................................... 8 - 2

E.1 STATIC Data Buffers in Boot Memory ..................................................... E - 3
E.2 Sharing STATIC Data Between Multiple Boot Pages .............................. E - 4
E.3 Library Routines & Multiple Boot Pages ................................................... E - 6

TABLES

2.1 ADSP-2101 System Configurations .......................................................... 2 - 1
2.2 System Builder Keywords ......................................................................... 2 - 3

3.1 Assembler Switches ................................................................................. 3 - 3
3.2 Preprocessor Switch Combinations .......................................................... 3 - 4
3.3 Assembler-Reserved Symbols/Keywords ................................................. 3 - 9
3.4 Arguments/Parameters Legally Passed to Macros ................................. 3 - 22

4.1 Linker Switches.......................................................................................... 4 - 4

5.1 Simulator Files .......................................................................................... 5 - 3
5.2 Windows Showing Registers ..................................................................... 5 - 22
5.3 Register Location By Window ................................................................... 5 - 27
5.4 Window Navigation Controls ................................................................. 5 - 55
5.5 Command Window Commands ............................................................... 5 - 55
5.6 Window-Specific Control Key Sequences ............................................... 5 - 58
5.7 Window to Control Key Sequence Cross Reference ............................... 5 - 59

7.1 Compiler Switches .................................................................................... 7 - 5
7.2 Reserved/System Registers ........................................................................ 7 - 13
7.3 Restricted/Data Registers ......................................................................... 7 - 13
7.4 ADSP-2101 C Compiler Arithmetic Types ............................................... 7 - 14
7.5 C Language Types on ADSP-2100 family ............................................... 7 - 15
1.1 INTRODUCTION
The ADSP-2101 Development System is a complete set of software and hardware development tools. The Development System includes the Cross-Software system to aid the software design and a real-time hardware Emulator to facilitate the debug cycle.

The Cross-Software system includes six separate programs: System Builder, Assembler, Linker, Simulator, PROM Splitter and C Compiler. These programs are described in the following section.

Release 2.0 and later of the Cross-Software system runs on the IBM-PC under PC-DOS and on the Sun-3 workstation under Unix (Bsd 4.2). For information on host-specific system requirements, refer to Appendix C. For information on support for other machine types and operating systems, contact Analog Devices, Digital Signal Processing, Marketing Division. (See the contact information on the copyright page.)

This manual is a complete programmer's reference. For information on the architecture and system interface of the ADSP-2101, refer to the ADSP-2101 User's Manual.

Each release of the Cross-Software is shipped with a Release Note. This note describes the current version and provides information on any updates to the software. If you return the registration card enclosed with your Cross-Software, you will receive a Release Note for each subsequent update of the software.
1 Overview

1.1.1 ADSP-2101 Cross-Software System & Manual

This manual describes the Cross-Software system in the following chapters:

• System Builder, Chapter 2

The System Builder is a software tool to describe the target system. The System Specification source file is created, which specifies the amount of RAM and ROM available, the allocation of program and data memory and any memory mapped I/O ports for the target hardware environment. High-level constructs are used to simplify this task.

• Assembler, Chapter 3

The Assembler assembles source code. It supports the high-level syntax of the instruction set and provides flexible macro processing. A C language preprocessor handles C directives in source code. Source code may be partitioned into a defined set of files (modules) and assembled in one pass using the “include file” capability. A full range of diagnostics is also provided.

• Linker, Chapter 4

The Linker links separately assembled modules. It searches directories for library routines to link in. It maps the linked code and data output to the target system hardware, as specified by the System Builder output, and can produce multiple boot memory page image files.

• Simulator Functions, Chapter 5

The Simulator performs instruction-level simulation. The user interface is both interactive and symbolic, and supports symbolic disassembly. The Simulator fully simulates the hardware configuration described by the System Builder. It flags illegal operations and provides several displays of the internal operations of the ADSP-2101 microcomputer.

• Custom Simulator Configurations, Chapter 6

The ADSP-2101 Simulator supports a user-configurable interface of windows and commands. This chapter describes how to customize the interface for your preferences and how to store and recall screens and customized commands.
Overview 1

• C Compiler, Chapter 7

The C Compiler supports the proposed ANSI Standard version of the popular C programming language. The Compiler produces ADSP-2101 source code and can directly invoke the Assembler.

• PROM Splitter, Chapter 8

The PROM Splitter reads the Linker-output executable file and generates PROM burner compatible files in a variety of industry standard formats. Boot memory requirements are supported by the PROM Splitter.

• Instruction Set Reference, Chapter 9

Chapter 9 provides a reference section for each ADSP-2101 instruction group. Running headers in this chapter allow you to look up any instruction.

These chapters are supplemented by several appendices:

• Appendix A is a complete reference to ADSP-2101 opcodes.

• Appendix B describes the file format for input and output files used by the Cross-Software system.

• Appendix C lists the hardware and software requirements for the computer systems that can host the Cross-Software system and any differences between the operation of the Cross-Software on each system.

• Appendix D lists the differences between ADSP-2101 C and the ANSI draft standard.

• Appendix E details how the Linker handles data and code used on multiple boot pages.

• Appendix F lists and defines all error messages generated by the Cross-Software modules.
1 Overview

1.1.2 Development Flow

Figure 1.1 shows a flow chart of the ADSP-2101 development cycle.

The development process begins with the task of defining the target system hardware environment. To define the hardware environment, you use the System Builder. The System Specification file includes the target hardware information. The System Builder reads this file and creates an Architecture Description file which passes information about the target hardware to the Linker, Simulator, and Emulator.

You begin code generation by creating assembly source code modules. An assembly module is a unit of source code such as a calling program, subroutine, data buffer declaration section or any combination. Each assembly code module is assembled separately by the Assembler. Several modules are then linked together to form an executable program.

The Linker needs the target hardware information located in the Architecture Description file to determine placement of code and data fragments. In the assembly modules you have the option to specify each code/data fragment as completely relocatable, relocatable within a defined memory segment, or placed at an absolute address. Absolute code or data modules are placed at the specified base address, provided the specified memory area has the correct attributes. Relocatable objects are placed in memory by the Linker.

Using the Architecture Description file and the Assembler output files, the Linker determines the placement of relocatable code and data segments (including circular buffers), and places all segments in memory locations with the correct attributes (CODE or DATA, RAM or ROM). The Linker generates an executable image file, which may be loaded into the Simulator and Emulator for debugging.

The Simulator provides windows that display different aspects of the hardware environment. To replicate the target hardware environment, the Simulator configures its memory according to the System Builder output, and simulates I/O ports according to user-entered Simulator commands. This simulation provides capabilities to debug the system and analyze performance before committing to a hardware prototype.

After debugging with the Simulator, the Emulator is used in the prototype target system to debug hardware, timing, and real-time software problems. It provides overlay memory to replace target system off-chip memory, including boot memory, if desired.
The PROM Splitter translates the executable memory image file (Linker output) into a file that is compatible with a PROM burner. Once you burn the ADSP-2101 code into PROM and plug an ADSP-2101 into the target board, your prototype is ready to run.

Figure 1.1 ADSP-2101 System Development Flow
1 Overview

1.2 EXPRESSION HANDLING IN CROSS-SOFTWARE TOOLS
The ADSP-2101 Cross-Software tools support general expression evaluation in locations where constants are valid. You may in most cases use an expression instead of a constant wherever a constant is expected.

Expressions are composed of numerical constants, symbolic constants, and expression operators. The operators are a subset of the arithmetic and logical operators of the C programming language (for integer values only). In order of precedence, the operators are:

- ( ) left, right parenthesis
- ~ - ones complement, unary minus
- * / % multiply, divide, modulus
- + - addition, subtraction
- <<= >>= bitwise shifts
- & bitwise AND
- | bitwise OR
- ^ bitwise XOR

Examples:

\[(taps + 16) \div 3 \quad mask \& 0x55\]

The ADSP-2101 Simulator recognizes an additional set of expression elements and operators. These are detailed in the “Simulator Expressions” section of Chapter 5.

The most important difference between Assembler expressions and Simulator expressions is that memory contents (such as data variables) and processor register contents may be used as operands in the Simulator only. The Assembler cannot evaluate memory and register values at assembly-time; the Simulator, however, has access to the instantaneous values of simulated memory and registers.

1.3 CONSTANTS
Constants include numeric (or literal) constants and identifiers defined as symbolic constants. Symbolic constants can be used anywhere to replace numeric constants. The identifier must be declared a constant with the .CONST directive; see the discussion under “Assembler Directives” in Chapter 3.
1.4 NUMERIC BASES

The numeric bases which may be used in the ADSP-2101 Simulator and in source code are hexadecimal, octal, and decimal. They are specified as follows:

For hexadecimal prefix a 0x (zero and x) or H#:

0x12FA H#12FA

For octal prefix a 0 (zero):

0777

For decimal (the default) there is no prefix to denote the base. Sign (+ or −) may be specified:

1024 +1024 −55

Binary numbers are accepted only by the Assembler in a source code file, and may not be used with any of the other Cross-Software tools. Binary numbers are specified with the prefix B#:

B#011101000101111

1.5 CHARACTER SET

The ADSP-2101 Cross-Software character set includes the following:

- Uppercase letters, “A” through “Z”
- Lowercase letters, “a” through “z”
- Digits, “0” through “9”
- The ASCII graphics characters; the printing characters other than letters and digits (punctuation, etc.).
- The ASCII non-graphics: space, tab, carriage return, line feed and form feed. (The “newline” character or characters are interpreted correctly as per the conventions of the environment in which they occur.)
1 Overview

1.6 IDENTIFIERS (SYMBOLS)
Symbols are either a user-defined identifier or system-reserved keyword. The keywords are listed in Chapter 3, Assembler, in Table 3.3.

Identifiers consist of a character from the set:

- Uppercase letters, "A" through "Z"
- Lowercase letters, "a" through "z"
- The underscore character "_"

followed by a sequence of characters from the set:

- Uppercase letters, "A" through "Z"
- Lowercase letters, "a" through "z"
- Digits, "0" through "9"
- The underscore character "_"

An identifier may have a maximum of 32 characters.

The Cross-Software tools can be either case-insensitive, with uppercase and lowercase letters treated as the same character, or case-sensitive, with differentiation between the two forms.

1.7 MANUAL NOTATION CONVENTIONS
This section provides you with a list of notation conventions.

- With the increasing use of the C Compiler (a case-sensitive programming environment) the traditionally case-insensitive Assembler and System Builder tools now support case-sensitivity as an option. The actual commands used to invoke each tool, BLD21, ASM21, LD21, etc., may be entered in upper or lower case on the PC but must be lowercase on the Sun.

- In this manual keywords (reserved symbols) are always shown in UPPERCASE, although they may be entered in either upper or lower case. Any form of the keyword is reserved.

- A lowercase word highlighted in italics, such as jumplabel, indicates an identifier used as an address label, data variable, etc. or a filename.
Overview 1

- Square brackets, [ ], enclose optional specifications or data buffer length (literal usage); when specifying buffer length, the brackets must be used in source code.

- An ellipsis, ..., indicates that the preceding item may be repeated.

- Carriage return is represented by "Return" or <cr>. (Simulator chapter only)

- ^ denotes the control, or CNTL, key, as in a key entry sequence: ^X (Simulator chapter only)
1 Overview
2.1 INTRODUCTION

The System Builder module of the Cross-Software system is a software tool for describing your hardware environment. Each ADSP-2101 system can have a unique hardware configuration, and may not require the full complement of possible memory. The System Builder output specifies your hardware configuration, including memory and I/O ports, in a form used by the rest of the Cross-Software system.

A target system may include:

<table>
<thead>
<tr>
<th>Maximum Available</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Data Memory</strong> (16-bit data, ROM or RAM)</td>
</tr>
<tr>
<td><strong>Program Memory</strong> (24-bit code or data, ROM or RAM)</td>
</tr>
<tr>
<td><strong>Boot Memory</strong> (24-bit code or data, padded to 32-bit word width)*</td>
</tr>
<tr>
<td><strong>Memory-mapped I/O Ports</strong></td>
</tr>
</tbody>
</table>

Table 2.1 ADSP-2101 System Configurations

*see Chapter 8, PROM Splitter, for details.
You specify your hardware configuration in a System Specification source (.SYS) file using System Builder directives. The System Builder processes the .SYS file and generates the Architecture Description file (.ACH). The Architecture Description file is used by the Linker to place relocatable segments in memory, by the Simulator to simulate memory configurations, and by the Emulator to set up target system memory mapping. The System Builder outputs error messages, if any, or a summary of the architecture created to the screen. You should use the operating system facilities of your computer to capture this output into a file if you need to refer to it for debugging or documentation purposes.

---

Figure 2.1 System Builder I/O
2.2 RUNNING THE SYSTEM BUILDER

To invoke the System Builder, type:

BLD21 filename[.ext] [–switch]

where filename.ext is the system specification source file. The filename extension is optional and defaults to .SYS.

There is one switch for invoking the System Builder. The –c switch makes the System Builder case-sensitive. This is provided primarily for compatibility with the C Compiler, which is always case-sensitive.

If the –c switch is not used, the System Builder output is in all uppercase. You must use this switch in order to preserve the case of characters as they are entered. This is necessary if the Assembler is to be run with its case-sensitive switch, as is required when assembling C-compiled code. If you refer (in assembly code) to a memory segment declared in the System Builder which is in lowercase, and the Assembler is run in case-sensitive mode, the segment name will not be recognized unless its case is preserved by the System Builder.

2.3 LANGUAGE CONVENTIONS

In a System Specification file, symbolic names are assigned to the system configuration itself, I/O ports, and memory segments. The memory segment names may be used in the Assembler; memory segment names and memory characteristics are used by the Linker.

All symbolic names must be unique. A symbolic name is a string of letters, digits, and underscores with a letter as the first character. Symbol names can be of any length. Only 32 characters are significant.

System Builder keywords cannot be used as symbolic names. Table 2.2 lists the System Builder keywords.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABS</td>
<td>CODE</td>
</tr>
<tr>
<td>ADSP2100</td>
<td>CONST</td>
</tr>
<tr>
<td>ADSP2101</td>
<td>DATA</td>
</tr>
<tr>
<td>BOOT</td>
<td>DM</td>
</tr>
<tr>
<td>CODE</td>
<td>ENDSYS</td>
</tr>
<tr>
<td>CONST</td>
<td>MMAP0</td>
</tr>
<tr>
<td>DATA</td>
<td>MMAP1</td>
</tr>
<tr>
<td>DM</td>
<td>PORT</td>
</tr>
<tr>
<td>ENDSYS</td>
<td>RAM</td>
</tr>
<tr>
<td>MMAP0</td>
<td>ROM</td>
</tr>
<tr>
<td>MMAP1</td>
<td>SEG</td>
</tr>
</tbody>
</table>

Table 2.2 System Builder Keywords
2 System Builder

Assembler keywords, listed in Table 3.3, may not be used as symbolic names either. The System Builder accepts such symbol definitions without flagging an error, however, the Linker does not.

Numeric constants and general expressions are accepted by the System Builder. See Chapter 1 for a description of allowed constants and the definition of expressions. For a description of the notation used in this manual, refer to the section “Manual Notation Conventions” in Chapter 1.

2.4 SYSTEM SPECIFICATION SOURCE FILE EXAMPLE

Figure 2.2 is an example of a system specification source (.SYS) file for an ADSP-2101 system.

Comment fields are enclosed within braces, {}, and can be inserted anywhere in the file. Nested comments are not allowed.

2.4.1 ADSP-2101 System Specification File

The System Specification Source file for the ADSP-2101 specifies the amount of data, program, and boot memory included in your development system.

The first directive in the file is the .SYSTEM directive. This directive assigns a name fir_system to the hardware description and signals the start of the file.

The .ADSP2101 statement identifies the processor type, here naming the ADSP-2101 microcomputer. This statement is required. The presence of

```
.SYSTEM fir_system;
.ADSP2101;
.MMAP0;
.SEG/ROM/BOOT=0 boot_mem[2048];
.SEG/PM/RAM/ABS=0/CODE/DATA int_pm[2048];
.SEG/PM/RAM/ABS=2048/CODE/DATA ext_pm[14336];
.SEG/DM/RAM/ABS=0/DATA ext_dm[14336];
.SEG/DM/RAM/ABS=14336/DATA int_dm[1024];
.ENDSYS;
```

Figure 2.2 Sample System Specification File
the .MMAP directive or the declaration of boot memory also serves to signal the Cross-Software that the system in question is an ADSP-2101 architecture. If none of these indicators are present, the System Builder assumes an ADSP-2100 processor.

The .MMAP0 directive specifies the simulated state of the MMAP pin on the ADSP-2101 in this example system. Defining MMAP as 0 indicates that boot memory is to be loaded into the chip's internal program memory space, beginning at address 0.

The .SEG directive declares the system's physical memory segments and their characteristics. In this example, the segments declared comprise the full on-chip and off-chip program and data memory configuration of the ADSP-2101. Many applications, however, do not require this much memory space.

$Boot_{mem}$ identifies a 2K-word space for one page of external boot memory.

$Int_{pm}$ declares the 2K-word on-chip program memory space beginning at address 0. In the ADSP-2101 this memory can always hold both code and data and should be explicitly declared as such as in this example. $Ext_{pm}$ declares a 14K-word space for external program code and data storage beginning at address 2048, after the on-chip memory.

$Ext_{dm}$ declares a 14K-word space for external data storage beginning at address 0. $Int_{dm}$ declares the 1K-word internal data memory space beginning at address 14336. This corresponds exactly to the on-chip data memory of the ADSP-2101 which is available for general system use. The 1K of on-chip memory above this is reserved for processor use and should not be declared.

The memory segments can be declared in any order.

The last statement in a system specification file is the .ENDSYS directive. The System Builder stops processing when it encounters the .ENDSYS directive.
2 System Builder

2.5 SYSTEM BUILDER DIRECTIVES
This section describes each System Builder directive and its syntax.

2.5.1 .SYSTEM Directive
The .SYSTEM directive must be the first statement in the System Specification source file. The identifier name given as its argument is the name of the system displayed in the Simulator.

The .SYSTEM directive has the form:

.SYSTEM system_name;

2.5.2 .ENDSYS Directive
The .ENDSYS directive must be the last statement in the file. The System Builder processing terminates at the .ENDSYS directive statement.

The .ENDSYS directive has the form:

.ENDSYS;

2.5.3 .ADSP2101 Directive
This directive identifies the processor. Its use is mandatory to clearly differentiate between ADSP-2100-based and ADSP-2101-based systems. If the directive is not present, the Cross-Software system assumes that the processor is an ADSP-2100.

2.5.4 .CONST Directive
The .CONST directive defines System Builder constants. Once you declare a constant, you may use it in place of its numeric value. This symbolic constant is recognized only by the System Builder, however the definition is not carried over to the Assembler or Simulator.

The .CONST directive has the form:

.CONST constant_name = constant or expression, ... ;

A single .CONST directive may declare one or several constants, separated by commas.
If you wished to define the value 15 for the term taps, for example, the directive would be as follows:

```
.CONST taps = 15;
```

The above example system does not declare any constants.

### 2.5.5 .PORT Directive

The .PORT directive declares a memory-mapped parallel I/O port. Ports can be placed in either data or program memory, and must be declared in one or the other. The directive takes the absolute physical address of the I/O port as a modifier, and the symbolic name of the port as an argument.

The .PORT directive has the form:

```
.PORT/qualifier ... port_name;
```

There are two required qualifiers:

- **PM or DM** (in which memory space)
- **ABS=address** (absolute address (constant))

The port address is specified by a constant; *port_name* is an identifier.

For example,

```
.PORT/DM/ABS=0x0400 ad_sample;
```

declares a port identified as *ad_sample* located at absolute data memory address 1024 (decimal). Assembler references to this same symbolic name are correctly interpreted by the Linker, using the .ACH file information.

This ADSP-2101 example system does not have any I/O ports declared.

### 2.5.6 .MMAP Directive

The .MMAP directive specifies the state of the MMAP pin on the ADSP-2101. It has the form `.MMAP0 (MMAP pin held LO) or .MMAP1 (MMAP pin held HI).`
2 System Builder

If .MMAPO is used, boot loading takes place and on-chip program memory begins at address zero. If .MMAPl is used, no boot loading takes place and on-chip program memory is mapped at the top of the program memory space.

When this directive is omitted, the default is to .MMAPO.

See the ADSP-2101 User's Manual for further information.

2.5.7 .SEG Directive
The .SEG directive names a specific section of physical memory in the target system, and describes its attributes. In effect, the default memory map from the perspective of the System Builder is no memory at all. Until you declare and define a memory segment it does not exist.

The .SEG directive has the form:

```
.SEG/qualifier ... seg_name[length];
```

The following qualifiers are mandatory:

- **PM or DM or BOOT=0, 1, 2, 3, 4, 5, 6, 7** (in which memory space)
- **RAM or ROM** (memory type)

While the following are optional:

- **ABS=address** (absolute start address (constant))
- **DATA or CODE or DATA/CODE** (what is stored in segment)

*Seg_name* is an identifier; *length*, which must be a constant or expression enclosed in brackets, is the number of words in the segment.

The .SEG directive declares three types of memory segments: program memory (PM), data memory (DM) and boot memory (BOOT). Qualifiers may specify the absolute start address of the segment, the physical memory type (RAM or ROM) and what is stored (DATA and/or CODE).

PM memory segments can be either CODE only, DATA only, or both CODE and DATA (defaults to CODE). For a PM segment that contains code and data, both modifiers must be used in the directive statement. The processor requires that any data access to PM must be made to sections
with the DATA attribute. If a system requires that executable code be read or written by the processor, these sections should be declared with both CODE and DATA attributes.

DM memory segments must be DATA only. Therefore, the /DATA modifier can be omitted. An error is generated if a DM segment is assigned the CODE attribute.

BOOT memory segments may be either ROM- or RAM-type; in most systems, however, the boot memory chips are PROM and all BOOT segments are specified as ROM-type. Boot memory always defaults to both CODE and DATA; the CODE and DATA attributes are unnecessary. The BOOT modifier always specifies the page number, for example, BOOT=0. A system may have up to 8 boot pages, with page numbers from 0 to 7. Each page can hold up to 2K words of code and data. The System Builder knows how long a page can be and the possible boundaries for each page; it ignores the ABS modifier for boot pages. An individual declaration must be made for each boot page required.

Memory segments are assigned symbolic names. In the Assembler you may locate individual code modules and data objects (buffers and variables) in segments by name. The Assembler accepts the segment references; the Linker resolves them using the .ACH file.

The length of the segment is specified by the bracketed expression, as in somedata[1024]. The unit is always words, either 16-bit data or 24-bit instructions. This means that data memory segment size in bytes is 2x the word count, program memory size in bytes is 3x the word count and boot memory size is 4x the word count. The latter reflects the padding of boot memory with an extraneous byte per instruction in order to place the beginning of every instruction on an even byte boundary.

The example

```
.SEG/BOOT=0/ROM boot_mem[2048];
```

declares the boot segment, boot_mem, which is physical memory type ROM, residing in boot page zero (corresponding automatically to absolute address 0). The length of the segment is 2048 words corresponding to one page of boot memory.
The example

```
.CONST onchip_pm = 2048;
.SEG/PM/RAM/ABS=0/CODE/DATA  int_pm[onchip_pm];
```

decares a program memory segment called int_pm, which is memory type RAM at absolute location 0. This segment may hold both code and data. The length of the segment is 2048 words. This corresponds to the ADSP-2101 on-chip program memory space.
3.1 INTRODUCTION
The ADSP-2101 Assembler translates source code modules into object code modules. You create a source code file (.DSP) using the ADSP-2101 assembly language and define variables, data buffers, and symbolic constants using assembler directives. Separately assembled modules are linked together to form an executable program.

Figure 3.1, on the next page, shows the Assembler input and output files. The ADSP-2101 Assembler reads the source code file (.DSP) and generates four output files with the same root name: an object file (.OBJ), a code file (.CDE), an initialization file (.INT), and a list file (.LST). The object file, code file and initialization files are passed to the Linker. The object file contains information on memory allocation and symbol declarations. The code file contains instruction opcodes with unresolved symbols marked. The initialization file contains initialization information for data buffers. The list file, which is optional, is for documentation.

Using assembly directives in the source code file, you can include other source code files and inform the Linker of initialization data files in the assembly process. The Assembler reads these files and processes them together with the original source file. There are two preprocessors of the Assembler, an ANSI-standard C language module and a standard preprocessor. The Assembler also supports a macro capability.

Check the system requirements in Appendix C, especially if you are running an IBM PC version of the Assembler.
3 Assembler

Source Code File (.DSP)

Include File(s)

Listing File (.LST)

Init File (.INT)

Object File (.OBJ)

Code File (.CDE)

Figure 3.1 Assembler I/O
3.2 ASSEMBLER MODULES

The Assembler consists of three modules:

- C language preprocessor
- standard preprocessor
- core assembler

Different combinations of the modules can be run using the Assembler switches detailed below. Invocation of the Assembler with no switches runs the standard preprocessor and core assembler only.

3.3 RUNNING THE ASSEMBLER

To invoke the Assembler from the host system, enter:

```
ASM21 filename[.ext] [-switch ...]
```

`filename[.ext]` is the source code file. The filename extension is optional and defaults to .DSP. Other data and source code files are included in the assembly process using the directives .INIT and .INCLUDE (described later in this chapter).

3.3.1 Assembler Switches

The switches themselves are not case-sensitive, and multiple switches must be separated by spaces. The Assembler switches are listed below in Table 3.1; some require arguments as shown. To see this list on your display, invoke the Assembler with no filename or switches: ASM21.

<table>
<thead>
<tr>
<th>Switch</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>-cp</td>
<td>Runs C language preprocessor</td>
</tr>
<tr>
<td>-p</td>
<td>Runs standard preprocessor without core assembler</td>
</tr>
<tr>
<td>-d variable[=value]</td>
<td>Define variable for C preprocessor</td>
</tr>
<tr>
<td>-l</td>
<td>Creates .LST file</td>
</tr>
<tr>
<td>-m [number]</td>
<td>Macros expanded in .LST file, to depth of [number]</td>
</tr>
<tr>
<td>-i [number]</td>
<td>INCLUDE files expanded in .LST file, to depth of [number]</td>
</tr>
<tr>
<td>-s</td>
<td>No semantics checking</td>
</tr>
<tr>
<td>-c</td>
<td>Makes the Assembler case-sensitive</td>
</tr>
</tbody>
</table>

Table 3.1 Assembler Switches
3 Assembler

3.3.1.1 -cp Switch
Using the -cp switch runs the ANSI-standard C language preprocessor. This module of the Assembler allows the use of convenient C language directives in assembly code, if desired. The C preprocessor should only be used if C preprocessor directives or conditional constructs are present in the input assembly language file. These types of code are handled by the C preprocessor in the same fashion as a C compiler preprocessor. An intermediate file, filename.CPP, is deleted if the standard preprocessor runs without error. If an error does occur, the standard preprocessor halts execution prematurely and preserves the .CPP file.

3.3.1.2 -p Switch
The Assembler's standard preprocessor handles INCLUDE files, macro expansion, and the replacement of symbolic constants with their values, and produces a temporary .APP file which is used by the core assembler. Using the -p switch runs the preprocessor, prevents the core assembler from running, and preserves the .APP file. The .LST, .INT, .OBJ, and .CDE files are not created.

Note that the preprocessor module actually runs whether or not the -p switch is used, the switch merely determines if the core assembler is subsequently run, deleting the .APP file.

If you experience a problem using macros, you can turn on the -p switch and examine the .APP file to see if the macro invocations (calls) were correctly replaced with the macros' executable code. The .APP file is an ASCII file, although it contains some additional directives and control information.

<table>
<thead>
<tr>
<th>Switch combination</th>
<th>Module(s) run</th>
<th>File(s) preserved</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASM21</td>
<td>preprocessor</td>
<td>.INT, .OBJ, .CDE, .LST (if -l switch used)</td>
</tr>
<tr>
<td>ASM21 -cp</td>
<td>preprocessor</td>
<td>.INT, .OBJ, .CDE, .LST (if -l switch used)</td>
</tr>
<tr>
<td>ASM21 -p</td>
<td>preprocessor</td>
<td>.APP</td>
</tr>
<tr>
<td>ASM21 -cp -p</td>
<td>preprocessor</td>
<td>.APP</td>
</tr>
</tbody>
</table>

Table 3.2 Preprocessor Switch Combinations
Figure 3.2 shows the flow of program control for the Assembler modules.

```
Figure 3.2 Assembler Program Flow
```

```
"ASM21 -cp"
"ASM21 -p -cp"

C Preprocessor

(Deleted by Standard Preprocessor)

"ASM21"

"ASM21 -p"

Standard Preprocessor

(Deleted if Core Assembler Runs)

.APP File

Core Assembler

.CDE File

.OBJ File

.INT File

.LST File
3 Assembler

3.3.1.3 -dvariable [=value] Switch
If a variable has been used in a C preprocessor directive in the input assembly language file it must be defined for the C preprocessor (which handles such directives for the Assembler). The variable can be any character string, and can be optionally set to a desired value which may be a character string or numerical value. Defining and/or giving a value to the variable allows the C preprocessor to evaluate a conditional statement dependent upon it.

A common use of this is to have a section of debug code written in the input file and to make its inclusion conditional. For example, place the debug code inside a conditional directive so that the code is assembled only if the variable mydebug is defined. The input file contains the following:

```
#ifdef mydebug
    ...
    debug assembly code
    ...
#endif
```

The Assembler must now be invoked as follows to assemble the debug code:

```
ASM21 filename -cp -dmydebug
```

3.3.1.4 -L Switch
The Assembler produces a listing file (.LST) if the -l switch is used. This file is described in the section “List File Format” later in this chapter.

3.3.1.5 -m [number] Switch
The listing file (.LST) does not normally display macros in expanded format; the -m switch expands the macros called in the file. Specifying a number determines the depth of nested macros to be expanded. For example, if number is chosen to be 3, macros invoked within other macros to a depth of 3 will be expanded. Choosing number is optional, and the default is to infinity (all nested macros expanded to infinite depth).

Examples:

- m 3
- m
3.3.1.6  -i [number] Switch
Using the -i switch causes the contents of files named with the .INCLUDE directive to be shown in the .LST file. Specifying number determines the depth of nested INCLUDE files to be shown. Giving a number is optional, and the default is to infinity (similar to -m switch). If the -i switch is not used, these directives remain in the form .INCLUDE filename.

3.3.1.7  -s Switch
The Assembler generates warning messages when multifunction instructions are not in the correct order. When you turn on the -s switch, the system does not check for the semantics (order) of a multifunction instruction. (In this mode, warning messages are not displayed on the screen.) For a description of multifunction instructions, refer to Chapter 9, Instruction Set Reference.

3.3.1.8  -c Switch
The default operation of the Assembler is to treat upper and lowercase letters as identical, as in previous releases. With this switch, the Assembler is made case-sensitive (similar to the C language environment); upper and lowercase versions of the same letter are treated as different characters. The -c switch supports the ADSP-2101 C Compiler.

3.4 LANGUAGE CONVENTIONS
This section describes the language conventions specific to the Assembler. See Chapter 1 for a complete discussion of general conventions including notation used in this manual, usable character set, symbols, identifiers, constants and expressions.

3.4.1 Binary Constants
Binary numbers are accepted only by the Assembler, and may not be used with any of the other Cross-Software tools. Binary numbers are specified with the prefix B#:

B#0111010001011111

Decimal, octal, and hexadecimal numbers are specified in source code in the normal fashion (as shown in Chapter 1).
3.4.2 Symbols
Symbols are used in a source code program to represent various items. Symbols include identifiers and keywords.

3.4.2.1 Identifiers
Identifiers identify and name an assembly module, assembly values, data buffers and variables, I/O ports, macros, address locations and subroutines.

An identifier is a user-defined character string. The string may be of any length, but only the first 32 characters are significant. See Chapter 1 for a specification of the exact form of identifiers. As the default operation of the Assembler is case-insensitive, identifiers may be either upper or lower case (unless the -c switch is used).

The "pointer to" (^) and "length of" (%) operators are used with identifiers which label data buffers. ^buffer_name is evaluated by the Assembler as the base address of the buffer, and %buffer_name is evaluated as the number of words in the buffer.

3.4.2.2 Reserved Symbols (Keywords)
Symbol names in the source code file must be unique. Assembler-reserved symbols may not be used as identifiers. Because the Assembler is not case sensitive, both upper and lower case keywords are reserved. Table 3.3 lists the assembler keywords. Some of those listed correspond to ADSP-2101 features which are not visible to users. Avoid them because their use may cause errors.
Assembler 3

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABS</td>
<td>DM</td>
</tr>
<tr>
<td>AC</td>
<td>INCLUDE</td>
</tr>
<tr>
<td>AF</td>
<td>MR0</td>
</tr>
<tr>
<td>ALT_REG</td>
<td>RTS</td>
</tr>
<tr>
<td>AND</td>
<td>DO</td>
</tr>
<tr>
<td>AR</td>
<td>DM</td>
</tr>
<tr>
<td>AR_SAT</td>
<td>MR1</td>
</tr>
<tr>
<td>ASHIFT</td>
<td>ENA</td>
</tr>
<tr>
<td>ASSTAT</td>
<td>MR2</td>
</tr>
<tr>
<td>AUX</td>
<td>JUMP</td>
</tr>
<tr>
<td>AV</td>
<td>MSTAT</td>
</tr>
<tr>
<td>AV_LATCH</td>
<td>RX0</td>
</tr>
<tr>
<td>AX0</td>
<td>ENDMACRO</td>
</tr>
<tr>
<td>AX1</td>
<td>RX1</td>
</tr>
<tr>
<td>AY0</td>
<td>ENTRY</td>
</tr>
<tr>
<td>AY1</td>
<td>SEG</td>
</tr>
<tr>
<td>BIT_REV</td>
<td>ENTRY</td>
</tr>
<tr>
<td>BM</td>
<td>ENDMOD</td>
</tr>
<tr>
<td>BY</td>
<td>RX1</td>
</tr>
<tr>
<td>C</td>
<td>END</td>
</tr>
<tr>
<td>CACHE</td>
<td>MR1</td>
</tr>
<tr>
<td>CALL</td>
<td>RX0</td>
</tr>
<tr>
<td>CE</td>
<td>ENTRY</td>
</tr>
<tr>
<td>CIRC</td>
<td>MSTAT</td>
</tr>
<tr>
<td>CLR</td>
<td>MACRO</td>
</tr>
<tr>
<td>CLEAR</td>
<td>M_MODE</td>
</tr>
<tr>
<td>CNTR</td>
<td>REGBANK</td>
</tr>
<tr>
<td>CONST</td>
<td>ZERO</td>
</tr>
<tr>
<td>DIS</td>
<td>MODIFY</td>
</tr>
<tr>
<td>DIVS</td>
<td>MODIFIER</td>
</tr>
<tr>
<td>DIVQ</td>
<td>MR</td>
</tr>
</tbody>
</table>
| Table 3.3 Assembler-Reserved Symbols/Keywords

3 - 9
3 Assembler

3.4.3 Comments
You may insert comments anywhere in a source code file, enclosed by braces, `{ }`. The Assembler treats all comments as "white space" and ignores them.

3.5 PROGRAM STRUCTURE
The basic unit of an ADSP-2101 program is the module. Modules are defined as:

`.MODULE[/qualifiers] module_name;

statement; (may be any of • [label:] instruction • directive • macro invocation)
...
...

.ENDMOD;

Each element of the module must end with a semicolon. Statements can be either an instruction, assembler directive, or macro call. Giving an instruction a label is optional. The .MODULE and .ENDMOD directives are defined in the section "Assembler Directives."

Chapter 9, Instruction Set Reference, defines the ADSP-2101 instructions. The "Macros" section in this chapter describes macro definition and invocation.

3.5.1 Source Code File Restrictions
Individual lines must be no more than 200 characters in length.

3.6 ASSEMBLER DIRECTIVES
Assembler directives are instructions that control the assembly process. They do not produce opcodes. In the source file, an assembler directive statement starts with a period and ends with a semicolon. An assembler directive may take modifiers and arguments, as specified in each of the following sections.
3.6.1 .MODULE Directive

The .MODULE directive defines the start of an assembly module and is the first statement. The default memory type is assumed to be RAM if not specified. The ABS modifier, if present, specifies the start address of the code segment.

The .MODULE directive has the form:

```assembly
.MODULE[/ qualifier ...] module_name;
```

Qualifiers consist of any of the following:

- RAM or ROM
- ABS = absolute start address
- BOOT = 0, 1, 2, 3, 4, 5, 6, or 7
- SEG = memory segment name defined in System Builder

The module qualifiers determine the location of the module in memory. Memory type can be specified as RAM or ROM, followed by the start address and/or a physical segment in memory defined in the System Builder. (The start address is a constant.)

There may be up to 8 boot pages of 2K length each. The BOOT qualifier can be specified as boot page 0 through 7, and multiple pages may be listed for one module (i.e. .MODULE /BOOT=0/BOOT=2). You must use this qualifier in order to have your bootable code located in the boot PROMs by the Linker and PROM Splitter. The Linker generates memory image files for an ADSP-2101 system, and only creates such a file for boot memory if this qualifier is used.

The memory type qualifier does not refer to the boot memory itself; it classifies the type of memory from which the code is executed. Boot memory merely stores the code until it is booted into the chip. Any module which is declared as bootable (with the BOOT qualifier) should in most cases be declared in RAM-type memory, because it is executed from the chip's internal 2K of program memory, which is RAM.

The BOOT qualifier also applies to all .VAR data buffer declarations within a module—remember that boot memory (and program memory in general) can contain both code and data.
The Assembler does not deal with boot memory as a separate memory space. The BOOT qualifiers for modules are passed on to the Linker to be acted upon. The crucial concept of a system with boot memory is the distinction between what is accomplished when running the Linker (locating objects in memory space), and what happens during run-time (program execution).

When you choose specifications and qualifiers for code modules and data buffers, these attributes apply to the run-time characteristics of the structures. Booted code is run from the ADSP-2101's internal program memory, when both the code and processor deal only with run-time program and data memory. When configuring the memory map of your system, you should think only in terms of program and data memory.

The example that follows defines the module *main_routine*, which is located at execution-time in RAM at address 0 (on-chip). The code is stored on boot page 0.

```
.MODULE/RAM/ABS=0/BOOT=0 main_routine;
```

The next example defines the module *filter_routine*, located in a memory segment named *fir* (as defined in a System Builder output .SYS file), which is specified as ROM.

```
.MODULE/ROM/SEG=fir filter_routine;
```

If you use the SEG qualifier and specify an address (ABS =) that is not the correct address for that segment, you receive an error message when the Linker is run.

### 3.6.2 .ENDMOD Directive

This directive has the form:

```
.ENDMOD;
```

The .ENDMOD directive is the last statement in a source code file. The assembly process terminates when the Assembler reads the .ENDMOD directive.
3.6.3 .VAR Directive
The .VAR directive declares data buffers. You must declare all buffers with the directive prior to any use of or reference to them. The default declaration, with no qualifiers or length specified, is a relocatable buffer of length one (a variable) in data memory RAM.

The .VAR directive has the form:

```
.VAR[/qualifier ...] buffer_name[length], ... ;
```

One .VAR directive can have an unlimited number of declarations, each separated by commas, up to the maximum number of characters that can be processed. Specification of length is optional, with default to one (a single word variable).

Qualifiers consist of any of the following:

- PM or DM
- RAM or ROM
- CIRC
- ABS = absolute address
- SEG = memory segment name defined in System Builder
- STATIC

The following is an example variable declaration:

```
.VAR/DM/RAM/ABS=0x10F seed;
```

This statement declares a one word variable called `seed` in data memory RAM, at hexadecimal address 10F.

The following is an example buffer declaration:

```
.VAR/PM/RAM/SEG=pmdata coefficients[10];
```

Here a buffer is declared in program memory RAM, in a segment called `pmdata` which has been declared in the System Builder. The buffer name is `coefficients` and it has a length of 10. Note that the length, which may be a constant or expression, must be placed inside brackets: `coefficients[10]`. 
In this manual's notation brackets are typically used to indicate a specification which is optional. .VAR, .INIT, and .INCLUDE are the only instances of Assembler syntax where brackets or angle brackets are required.

Data buffers are placed in either program memory (PM) or data memory (DM), with default to DM. The memory type qualifier specifies the type of memory: RAM or ROM. This modifier defaults to RAM for both DM and PM.

The buffer type defaults to linear unless you explicitly specify the circular attribute with the /CIRC qualifier.

The example that follows declares a circular buffer whose length is the value of the constant taps.

```
.VAR/DM/CIRC data_buffer[taps];
```

The /ABS qualifier specifies the start address of the data buffer. If you omit this qualifier, the buffer defaults to a relocatable buffer.

The /SEG qualifier specifies a segment in memory. If you specify a segment in memory and an address and the locations conflict, the Linker displays an error message.

The /STATIC qualifier is given to a data buffer whose contents must be preserved during software-controlled rebooting. This qualifier instructs the Linker to prevent the buffer from being overwritten by a newly-booted page. STATIC buffers are placed in memory by the Linker such that they are protected from being overwritten in multiple boot page systems. For additional information on the /STATIC qualifier and multiple boot page systems, refer to Appendix E.

If the buffer is to be initialized with data, the declaration and initialization must occur in the same module.

The .VAR directive takes an unlimited number of user-defined data variables or buffers as arguments, each separated by a comma. When you declare variables or buffers together, the Linker places them in contiguous memory segments. The length of a circular buffer is the sum of the lengths of all buffers declared in the same .VAR statement with the /CIRC qualifier.
3.6.3.1 More On Circular Buffers

Circular buffers (of any length) can only be placed at certain memory boundaries, depending on the length of the buffer. Unless you explicitly place buffers in memory, the Linker does it for you. Refer to Chapter 4, Linker, and the ADSP-2101 User's Manual, under “Data Structures,” for additional information.

The following is an example of one circular buffer of length five (three bits required to represent), which would be located by the Linker at an address that is a multiple of eight (has three LSBs equal to zero):

```
.VAR/CIRC aa[5];
```

This example declares one circular buffer:

```
.VAR/CIRC aa[5], bb[5], cc[5];
```

Because three buffers are defined in a single .VAR declaration, this directive allocates one fifteen word circular buffer in memory. Since fifteen requires four bits to represent, the buffer is located at a base address which is a multiple of sixteen. The address of aa is the base address. The address of bb is the base plus five and the address of cc is the base plus ten. The three buffers named (aa, bb, cc) can all be individually referenced as simple buffers, but there is only one circular buffer. This is shown graphically in part A of Figure 3.3, on the following page.

The following example uses three separate directive statements to declare three separate circular buffers:

```
.VAR/CIRC aa[5];
.VAR/CIRC bb[5];
.VAR/CIRC cc[5];
```

Each of these buffers requires only three bits to represent and each is located at a different address which is a multiple of eight. Because you declare them separately, they are not necessarily contiguous. Part B of Figure 3.3 shows this.
The following example creates the structure for a sine/cosine lookup table:

```
.VAR/CIRC sin[256], cos[768];
```

This example declares one circular buffer with a length of 1024, placed at an address boundary which is a multiple of 1024 (has ten LSBs equal to zero). In a program, you can initialize index registers (I registers) and buffer length registers (L registers) with this statement:

```
I0 = ^cos; (^ is the "address pointer" operator)
L0 = 1024;
I1 = ^sin;
L1 = 1024;
```
The address pointer operator ^ instructs the Assembler to determine the address of the memory label it is used with. In the above example the DAG index registers I0 and I1 are loaded with the addresses equated to cos and sin.

3.6.4 .INIT Directive

The .INIT directive initializes a declared variable or all or part of a data buffer (in either DM or PM). The buffer is initialized with the value(s) listed or those contained in an external file.

The .INIT directive takes the following form:

```
.INIT buffer_name: constant or expression, ... ,
^other_buffer[<offset>] or %other_buffer[<offset>], ...
<filename>;
```

Any combination of the three forms of initialization values shown above may be used, separated by commas.

An offset from the base address within a buffer may be specified as the destination location (or source address, as above):

```
.INIT buffer_name[<offset>]: ... ; offset= constant or expression
```

The initialization data is either listed in the .INIT directive statement or contained in a data file read by the Linker. Appendix B defines the external data file format. You should initialize all variables and buffers in the same module in which they are first declared.
3 Assembler

.INIT recognizes the "pointer to" (^) and "length of" (%) operators.

Examples:

.INIT seed: 0x3FFF;  Initialize variable seed with a constant hex value.

.INIT seed_values: 1,2,3,5,7;  Initialize the five-word buffer seed_values with the listed values.

.INIT lookup_table: ^sin;  Set variable lookup_table to point to the base address of buffer sin.

.INIT cos: <cosines.dat>;  Initialize the buffer cos with the contents of the external file cosines.dat, which is read by the Linker. (The use of angle brackets here is mandatory.)

.INIT coefficients[5]: 2;  Initialize the sixth element of the buffer coefficients with the value 2.

.INIT buf1: 9,5,1,<sample.dat>;  Initialize buf1 with three constants and the contents of the file sample.dat.

Initializing from external files is helpful for setting buffer contents with data produced by high-level programs, such as filter coefficient or FFT twiddle factor generation routines. If you use external files, you do not need to initialize data at assembly time. The Assembler establishes a pointer to the external data files, and the data is incorporated when the Linker is run. Consequently, when changes are made in external data files, re-linking updates the program. There is no need to re-assemble.

The .INIT directive causes the Linker to initialize buffers with the specified data in the (.EXE) memory image file. This file can be used to load the initialized buffers in three cases: (1) for any external program or data memory which is ROM-type and is burned (by means of the PROM Splitter output files), (2) for any internal program memory buffers which are booted from boot PROMs, and (3) for debugging with the Simulator and Emulator.
3.6.5 .CONST Directive
The .CONST directive declares symbolic constants. You can use symbolic constants wherever you use numeric values.

The .CONST directive has the form:

```
.CONST constant_name = constant or expression, ... ;
```

One .CONST directive can have an unlimited number of assignment statements, each separated by commas, up to the maximum number of characters that can be processed.

Example:

```
.CONST taps=15, taps_less_one=14;
```

This defines two constants, equal to the numeric values shown.

3.6.6 .PORT Directive
The .PORT directive declares a memory-mapped I/O port in data or program memory. The argument for this directive is a symbolic port name. The name must be the name of a port declared in the Architecture Description file.

The .PORT directive has the form:

```
.PORT port_name;
```

When you reference ports, use the GLOBAL attribute in the module where you first declare the port and the EXTERNAL attribute in other modules. The Linker reads all information about this port from the Architecture Description file (.ACH) and resolves all references to it.

The following example identifies the port `ad_sample` which has been previously declared as a specific memory location in the System Builder:

```
.PORT ad_sample;
```

3.6.7 .INCLUDE Directive
The .INCLUDE directive is used to include another source file in the file being assembled. The Assembler reads the include file when it encounters the .INCLUDE statement. The Assembler processes the included file as if
it were part of the original source file. When the Assembler comes to the end-of-file of the included file, it returns to the original source file and continues reading and processing.

The .INCLUDE directive has the form:

```
INCLUDE <filename>
```

Source files specified by the .INCLUDE directive can have .INCLUDE statements within them (nesting of include files is limited only by memory).

The .INCLUDE directive supports modular programming. For example, in many cases it is useful to develop a library of subroutines or macros which are shared between different programs. Rather than rewriting these routines for each program, you can incorporate a macro library into the source code file using the .INCLUDE directive.

Example:

```
INCLUDE <macro_lib>
```

Here the use of angle brackets is required.

Another way to place additional source files into the file being assembled is to use the #include C preprocessor directive. #Include may be used in source code rather than .INCLUDE; however, the Assembler's C preprocessor must be invoked in order to handle the directive.

### 3.6.8 Macros

This section defines macros and the .MACRO directive. Macro capability simplifies source code development by allowing frequently used instruction sequences to be inserted at the point of reference. Using the argument passing feature, a macro can be a general-purpose subroutine that is shared by different programs. The macro reduces duplication of programming effort.
3.6.8.1 Macro Definition
A macro is called by name and allows argument passing. Macro definitions have the form:

```
.MACRO macro_name(arguments);
statement; (may be any of • [label:] instruction
• .LOCAL (local directive)
• directive (all others)
• macro invocation)
... ...

.ENDMACRO;
```

Macro statements can be any legal ADSP-2101 Assembler statement.

An alternative to using the .MACRO directive to create an assembly code macro is the `#define` C language directive. If `#define` is used for macro definition, the Assembler's C preprocessor must be run in order to process the directive.

3.6.8.2 .MACRO Directive
The .MACRO directive is the start of a section of code which is to be defined as a macro, and includes the macro’s name and arguments. It has the form:

```
.MACRO macro_name(argument, ...);
```

Arguments, which are optional, take the form: `%n` n=0, 1, 2, ... , 9

For example:

```
.MACRO memory_transf(%0,%1,%2,%3,%4);
```

Within the source code of the macro, the arguments are marked by the place holder `%n`, where `n` is a number assigned between 0 and 9. When the macro is called, the `%n` placeholders are replaced with the actual values passed. The number of arguments declared and the number of parameters passed when the macro is called must match. Note that the percentage sign is used in this context to identify the place holders, not as a “length of” operator.
When the macro is called, the parameters passed to the place holders may be anything shown in Table 3.4, below.

<table>
<thead>
<tr>
<th>Legal Parameter</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>constant or expression</td>
<td>May include reserved words except</td>
</tr>
<tr>
<td>identifier</td>
<td>MACRO, ENDMACRO, CONST and</td>
</tr>
<tr>
<td></td>
<td>INCLUDE.</td>
</tr>
<tr>
<td>^identifier</td>
<td>&quot;^^%n&quot; is not allowed within macro</td>
</tr>
<tr>
<td>%identifier</td>
<td>&quot;%%n&quot; is not allowed within macro</td>
</tr>
</tbody>
</table>

Table 3.4 Arguments/Parameters Legally Passed to Macros

The "pointer to" and "length of" operators (^ and %) cannot be used with argument place holders within the macro. However, a parameter passed when the macro is called may use these operators. For example, you could invoke the macro `read_data(%0)` and point to a buffer address with the parameter passed:

```c
read_data(^input);
```

To avoid duplicate label errors when a macro is referenced multiple times within a module, a label in the macro code must be declared a local label with the .LOCAL directive; see below.

Macro nesting is limited only by memory at assemble time.

### 3.6.8.3 .ENDMACRO Directive

The .ENDMACRO directive has the form:

```c
.ENDMACRO;
```

The .ENDMACRO directive terminates a macro definition portion of code.
3.6.8.4 Macro Example

A macro example is shown in Figure 3.4. In this example, the macro `memory_transf` is a general purpose memory transfer routine which can transfer data buffers from one memory area (program or data) to the other. This example passes five arguments (%0, %1, %2, %3, %4). PM and DM references can be passed.

{MACRO declaration}
.MACRO memory_transf(%0,%1,%2,%3,%4);  {pass five arguments}
 .LOCAL transf;
     I4=%0;   {set I4 to source start address}
     I5=%1;   {set I5 to destination start address}
     M4=1;    {set pointer update to single increment}
     CNTR=%2; {set length of buffer}
     DO transf UNTIL CE;  {transfer data}
     SI=%3(I4,M4); {transfer from type %3 memory}
     transf: %4(I5,M4)=SI; {transfer to type %4 memory}
 .ENDMACRO;

{MACRO invocation}
memory_transf(^coeff_table, ^buffer, buff_length, PM, DM);

Figure 3.4 Macro Example

3.6.9 .LOCAL Directive

The .LOCAL directive has the form:

.LOCAL    local_label, ... ;

The .LOCAL directive is used only within a macro definition section of code. (See Figure 3.4.) The .LOCAL directive tells the Assembler to create a unique label for `local_label` at each invocation of the macro. This avoids duplicate label errors in cases where macros are called multiple times within a module.

The Assembler appends a number to each local label; this can be seen in the Simulator, or in the .LST file if macros are expanded.

Example:

.LOCAL transf;
3.6.10 .EXTERNAL Directive
The .EXTERNAL directive assigns the EXTERNAL attribute to identifiers. This attribute is typically given to variables, buffers, ports, and program memory labels declared in other assembly modules. Those symbols in other modules can only be referenced if they are assigned the EXTERNAL attribute in the referencing module and the GLOBAL or ENTRY attribute in the module where they are actually declared.

This directive has the form:

```assembly
.EXTERNAL external_symbol, ... ;
```

Example:

```assembly
.EXTERNAL fir_start;  {entry label in different module}
```

3.6.11 .GLOBAL Directive
The .GLOBAL directive assigns the GLOBAL attribute to variables, buffers, and ports. Only such identifiers declared (with .VAR or .PORT) as global may be referenced in other modules.

The .GLOBAL directive has the form:

```assembly
.GLOBAL internal_symbol, ... ;
```

A variable, buffer, or port that is declared within a module can be referenced only by that module unless you explicitly specify it as global. For program labels which you intend to reference in other modules, you should use the .ENTRY directive rather than the .GLOBAL directive.

Example:

```assembly
.GLOBAL seed;
```

Other modules are able to refer to global identifiers by declaring those symbols as EXTERNAL.
3.6.12 .ENTRY Directive

The .ENTRY directive assigns the ENTRY attribute to program labels. This makes the label visible to other modules for use in subroutine calls or inter-module jumps.

The .ENTRY directive has the form:

```
.ENTRY program_label, ... ;
```

Example:

```
ENTRY fir_start; {make label visible outside module}
```

3.7 PROGRAM EXAMPLE

Figures 3.5 through 3.7 illustrate a sample source code program, an interrupt service subroutine, and an include file for the ADSP-2101. In this example the module main_routine is the main program and fir_routine is the subroutine. These modules are linked together to form a complete program.

There are six possible interrupt sources for the processor plus the restart vector at address 0. Each has four locations associated with it. As described in the ADSP-2101 User’s Manual, the first 28 addresses in program memory contain the restart and interrupt vectors (0x0000 - 0x001B). The 29th PM address (0x001C) holds the first program instruction. Since main_routine is declared at absolute address zero, the first 28 instructions are placed in the interrupt vector locations. Because this example uses only the restart (0x0000) vector and SPORT0 Receive (0x000C) interrupt, the remaining instructions are simply returns (RTI).

The .VAR directive defines two circular buffers in on-chip memory: one in data memory RAM used to hold a delay line of samples and one in program memory RAM used to store coefficients for the filter. Data_buffer and coefficient are declared as GLOBAL buffers in main_routine, while fir_routine declares them as EXTERNAL. The address label, fir_start , is declared as ENTRY in fir_routine and can be referenced by main_routine, which declares it as EXTERNAL.

This sample program, which is also described in the ADSP-2101 User’s Manual, implements a FIR filter routine and has several features worth noting. After declaring the include file and memory buffers and...
performing initialization, *main_routine* jumps to location *restarter*. Here the data and coefficient buffers are cleared and the data memory-mapped control registers of the ADSP-2101 are set up. The functions selected include SPORT0 timing specification, u-law companding, and 8-bit data words. SPORT0 interrupt is then enabled and the processor loops on the IDLE instruction until the interrupt from SPORT0 is received. The filter is thus interrupt-driven. When the interrupt occurs, program control shifts to the subroutine by jumping to location *fir_start*.

All further activity takes place in the interrupt service routine, Figure 3.6. After the return from interrupt, execution resumes at the WAIT loop.

```assembly

{ADSP-2101 FIR Filter program
Serial port 0 used for I/O
Internally generated serial clock
12.288 MHz clock rate gives 8000 Hz sampling rate}

.MODULE/RAM/ABS=0/BOOT=0 main_routine; {program loaded from BOOT EPROM, MMAP=0}
.INCLUDE <const.h>; -
.VAR/DM/RAM/ABS=0x3800/CIRC data_buffer[taps]; {data values}
.VAR/PM/RAM/CIRC coefficient[taps];
.GLOBAL data_buffer, coefficient;
.EXTERNAL fir_start;
.INIT coefficient: <coeff .dat>; {initialize coeffs from external file}
{code starts here}
{load interrupt vector addresses}
JUMP restarter; nop; nop; nop; {restart interrupt}
RTI; nop; nop; nop; {sampling interrupt IRQ2}
RTI; nop; nop; nop; {SPORT0 transmit int}
JUMP fir_start; nop; nop;nop; {SPORT0 receive int}
RTI; nop; nop; nop; {SPORT1 transmit int}
RTI; nop; nop; nop; {SPORT1 receive int}
RTI; nop; nop; nop; {TIMER interrupt}

{initializations}
restarter: L0 = %data_buffer; {setup circular buffer length}
L4 = %coefficient; {setup circular buffer length}
M0 = 1; (modify=1 for increment through buffers)
M4 = 1;
I0 = ^data_buffer; {point to data start}
I4 = ^coefficient; {point to coeff start}
```

3 - 26
CNTR = %data_buffer;
DO clear_buffer UNTIL CE;
clear_buffer: DM(I0,M0)=0;
I1 = 0x3FEF;
DM(I1,M0)=0x0000; {point to last DM control register for initialization}
DM(I1,M0)=0x0000; {SPORT1 AUTOBUFF disabled}
DM(I1,M0)=0x0000; {SPORT1 timing not used}
DM(I1,M0)=0x0000; {SPORT1 CNTL disabled}
DM(I1,M0)=0x0000; {SPORT0 AUTOBUFF disabled}
DM(I1,M0)=191; {divide by 192 for 8KHz}
DM(I1,M0)=0x0003; {generate 1.536MHz serial clk}
DM(I1,M0)=0x69B7; {multichannel disabled}
DM(I1,M0)=0x0000; {int. gen serial clock}
DM(I1,M0)=0x0000; {receive frame sync required}
DM(I1,M0)=0x0000; {receive width 0}
DM(I1,M0)=0x0000; {transmit frame sync required}
DM(I1,M0)=0x0000; {transmit width 0}
DM(I1,M0)=0x0000; {int transmit frame sync enabled}
DM(I1,M0)=0x0000; {int receive frame sync enabled}
DM(I1,M0)=0x0000; {u-law companding}
DM(I1,M0)=0x0000; {8 bit words}
DM(I1,M0)=0x0000; {transmit multichannels}
DM(I1,M0)=0x0000; {receive multichannels}
DM(I1,M0)=0x0000; {timer not used, cleared}
DM(I1,M0)=0x0000; {external DM wait states}
DM(I1,M0)=0x0000; {0x3400 - 0x37FF 7 waits}
DM(I1,M0)=0x0000; {all else 0 waits}
DM(I1,M0)=0x0000; {SPORT0 enabled}
DM(I1,M0)=0x0000; {boot page 0, 0 PM waits}
DM(I1,M0)=0x0000; {0 boot waits}
ICNTL = 0x00;
IMASK = 0x0018; {enable SPORT0 interrupt only}
WAIT:           IDLE;
                JUMP WAIT;
.ENDMOD;

Figure 3.5 Main Routine Example
3 Assembler

figure 3.6 interrupt routine example

 figure 3.7 include file, constant initialization
3.8 LIST FILE FORMAT

The List file (.LST) allows you to interpret the result of the assembly process. A fragment of a sample list file for the ADSP-2101 is shown in Figure 3.8.

The following information is found in the list file:

addr
The first column specifies offset from module base address in program memory.

inst
The second column contains the hexadecimal representation of the instruction loaded at that address (opcode). An appended "u" indicates that the opcode contains an undefined field.

source line
The source file line number read by the Assembler is listed in the third column.

instruction/directive
This field contains the source code, either Assembler directive or assembly language instruction.

Figure 3.8 List File Example
3 Assembler
4.1 INTRODUCTION
The ADSP-2101 Linker generates a complete executable program by linking together program modules which were assembled separately. It can search libraries, which are simply subdirectories, for subroutines to link. The output of the Linker is used by the Emulator, Simulator and PROM Splitter. Figure 4.1, on the following page, shows the files read and created by the Linker.

As shown in the previous chapter, the Assembler processes each source code module separately, producing an Object file (.OBJ), a Code file (.CDE) and an Initialization file (.INT), which contains information on the assembled code, source level declarations and initialization information. Initialization data files (.DAT) are created separately. Changes in initialization data only require relinking.

The Assembler output files (one set for each module to be linked), together with initialization data files and the Architecture Description file are used by the Linker. The Linker expects to find an Architecture Description file with the default name 210x.ACH unless you alter this name with a switch; the files to be linked must be specified in the invocation command or located in libraries to be searched.

The Linker creates one complete executable code file by resolving external references and assigning addresses to relocatable code and data spaces.

The Linker can generate three files. The Memory Image file (.EXE) is always created, and contains the actual program memory, data memory, and boot memory images after the linkage. This file is used by the Simulator and Emulator, and is also passed to the PROM Splitter to prepare a data file for a PROM burner. It has the default name 210x.EXE which can also be changed with a switch.

The optional map listing file (.MAP) assists you in interpreting the result of the linkage. This file is discussed in more detail later in this chapter.
The optional debug symbol table file (.SYM) lists all symbols encountered by the Linker, their absolute values and their scope of reference. This file is used by the Simulator and Emulator.
The Linker can link together an unlimited number of modules and initialization data files. The initialization data files (.DAT) are not explicitly named in the invocation line because they are specified (with the .INIT directive) in the source code files. The data files are incorporated by the Linker. When changes are made in the data files, simply relink the modules to incorporate the new data file.

4.2 RUNNING THE LINKER
To invoke the Linker from the host system, the command form is:

LD21 file1 [file2 …] [-switch …]

or

LD21 -i file_all [-switch …]

The -i switch causes the Linker to read the file file_all for a list of files to link. The file containing the list of files to link must be a simple text file with one pathname/file per line.

In the first form, you explicitly name all the files to be linked (separated by spaces). In both forms, the filename(s) must identify the Assembler output files (.CDE, .OBJ and .INT) without any extension. Modules to link are searched for in the current directory or in the pathname specified in the command line.
4 Linker

4.2.1 Linker Switches

The switch component of the invocation command can have any of the Linker switches (separated by spaces). The Linker switches are listed below in Table 4.1; some require arguments as shown. To see this list on your display, invoke the Linker with no files or switches: LD21.

<table>
<thead>
<tr>
<th>Switch</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>-a archname</td>
<td>Use <em>archname</em>.ACH Architecture Description file instead of default 210x.ACH</td>
</tr>
<tr>
<td>-c</td>
<td>Linker creates “top of RAM” symbol to locate the stack; this symbol is used by programs generated with the ADSP-2101 C Compiler (See Chapter 7)</td>
</tr>
<tr>
<td>-dryrun</td>
<td>Linker does not generate an .EXE file; quick test to check for link errors</td>
</tr>
<tr>
<td>-e target</td>
<td>Output files named target.EXE, instead of default 210x.EXE</td>
</tr>
<tr>
<td>-g</td>
<td>Linker generates a debugger symbol table, .SYM file</td>
</tr>
<tr>
<td>-i file_all</td>
<td>Links all files listed in text file file_all</td>
</tr>
<tr>
<td>-lib directory; ...</td>
<td>Directories listed are added to those found in ADIL environment setting for locating libraries; multiple directories are separated by commas in Unix systems or by semicolons in PC-DOS systems</td>
</tr>
<tr>
<td>-old</td>
<td>Not used (ADSP-2100 feature)</td>
</tr>
<tr>
<td>-p</td>
<td>Library subroutines are assigned to the boot pages that call them</td>
</tr>
<tr>
<td>-pmstack</td>
<td>Used with -c switch; moves “top of RAM” symbol to program memory</td>
</tr>
<tr>
<td>-s stack_size</td>
<td>Used with -c switch; specify a maximum size for stack</td>
</tr>
<tr>
<td>-x</td>
<td>Linker generates a .MAP file</td>
</tr>
</tbody>
</table>

Table 4.1 Linker Switches

4.2.1.1 -a archname & -e target Switches

These switches control the names of the files read and written by the Linker. The -a switch sets a new name for the Architecture Description file (read by the Linker), which defaults to 210x.ACH. The -e switch sets the name of the output files which otherwise default to 210x.EXE, 210x.SYM, and 210x.MAP.
4.2.1.2  -c Switch & ADIRTH Variable

This switch and environment variable are provided to support the linking of code modules generated by the ADSP-2101 C Compiler. You must invoke the Linker with the -c switch to link modules generated by the C Compiler. Using the switch causes two things to happen. First, the Linker creates the artificial symbol

____top_of_ram  (four leading underscores)

which is assigned the value of the highest available address in data memory (or program memory, see the discussion of the -pmstack switch below). Second, the Linker searches for and links in the C run time header, which is an assembly language file (filename run_hdr) provided with the Cross-Software System. The ____top_of_ram symbol is used by the run time header to locate and initialize the stack. See Chapter 7, C Compiler, for more information about the stack.

The environment variable ADIRTH must be equated to a pathname identifying the directory which contains the run time header. This path is searched by the Linker; the run time header must be located and linked because it is used when running compiled C code. The pathname is a function of your operating system, and is determined by where you store the run_hdr file.

To define the ADIRTH environment variable, execute a statement similar to the following examples, using the actual pathname for your system. The final slash must be present; do not include extra spaces.

IBM-PC Example:
SET ADIRTH=\root\subdir\subdir\n
Unix (Sun) Example:
setenv ADIRlhile=\root\subdir\INCLUDE/"

4.2.1.3  -dryrun Switch

This switch causes the Linker not to produce the .EXE output file. It is provided so that you can check for the presence of any Linker error messages.
4 Linker

4.2.1.4 -g & -x Switches
These switches control the output of optional files. The -g switch causes the Linker to output the debug symbol table file, .SYM, which is not normally produced. The -x switch causes the Linker to produce the load map file, .MAP, also not normally produced. If the main filename has not changed since a previous linking operation, the previous .SYM and .MAP files are overwritten.

4.2.1.5 -i file_all Switch
This switch is used when the argument file contains a list of files to link. The Linker reads filenames from the text file, listing them one to a line, and locates the files to be linked.

4.2.1.6 -lib directories Switch & ADIL Variable
There are two paths the Linker searches for libraries of subroutines to link: one path specified by the ADIL environment variable and any listed in the directory; ... argument of the -lib switch.

The search pattern to find the subroutine files to link can be set using the ADIL environment variable. ADIL must be set to a pathname in your operating system leading to the subdirectory where the libraries are located. The Linker first searches the path specified by ADIL.

To define the ADIL environment variable, execute a statement similar to the following examples, using the actual pathnames for your system. Semi-colons separate individual search paths. The final slash must be present. Do not include extra spaces.

IBM-PC Example:
SET ADIL="\root\subdir\subdir;\root\nextsubdir\nextsubdir;"

Unix (Sun) Example:
setenv ADIL "/root/subdir/INCLUDE;/root/nextsub/INCLUDE;"

The maximum number of directories that can be specified with ADIL is twenty. If ADIL has not been defined in the system environment and there is no -lib directories switch, the search terminates.

The second search path comes from the -lib switch itself. Here you specify a set of directories to search in the command line invoking the Linker. These are searched after ADIL has been searched. A convenient tool to use
in conjunction with the -lib switch is the DOS symbol for the current directory (the period). When invoked in the following fashion,

LD21 file1 file2 ... -lib.

the Linker searches the entire current directory for subroutines to link.

4.2.1.7 -old Switch
This switch is an ADSP-2100 feature and should not be used with an ADSP-2101 system.

4.2.1.8 -p Switch
The -p switch is used when linking a program with library subroutines which are called on more than one page of boot memory. In such multiple boot page systems, a copy of a subroutine must be located on each page that calls it. This switch causes the Linker to place copies of subroutines on the boot pages where they are called.

The necessary set of subroutines is linked and incorporated into the boot memory portion of the .EXE file. When a page of code is booted under software control (during program execution), it then includes all the subroutines it uses. If the -p switch is not used, the Linker links the library routines but does not attach their memory images to specific boot pages.

Refer to Appendix E for further information on implementing multiple boot systems.

4.2.1.9 -pmstack Switch
This switch causes the top of RAM symbol and stack created by the run time header to be located in program memory. Without this switch, the stack is located in data memory by default. If your C program was compiled with the -pmstack switch for the C Compiler, it must also be linked with the -pmstack switch for the Linker.

4.2.1.10 -s stack_size Switch
Normally the stack (for compiled C code) has no limit on its size; it is allowed to grow larger (toward lower addresses) whenever new values are pushed onto it. By using the -s switch and specifying a number for stack_size, however, you can place a limit on how large the stack is allowed to grow. Stack_size must be an integer, and is evaluated by the Linker in units of words.
When this switch is used, the Linker creates the artificial symbol

_____top_of_ram (four leading underscores)

which is given the following address value:

_____top_of_ram = _____top_of_ram - stack_size

This symbol is used by the run time header to define and maintain the stack.

4.3 LINKER OPERATION

The Linker combines separately assembled source code modules and initialization data files into one executable program, using the hardware environment model specified in the Architecture Description file. The two main tasks are the allocation of memory and the resolution of symbols.

4.3.1 Memory Allocation

The Linker reads information from each code module and data buffer regarding the characteristics of the memory in which it is to be stored. Each module may list its memory attributes as RAM or ROM, and may specify an absolute start address (ABS= address), segment name (SEG= name) or boot page number (BOOT= page#). Data buffers are declared with the .VAR directive and may list their qualifiers as PM, DM, RAM, ROM, or CIRC and may also specify ABS or SEG. The Linker also receives information defining the target hardware system and available memory from the Architecture Description file (.ACH) produced by the System Builder.

The Linker assimilates this information and places the modules and buffers in memory by means of the memory image file (.EXE). A module or buffer must be placed in a portion of memory with the correct attributes. If no start address is chosen for an object, it is relocatable. The Linker decides upon a location for all such objects, with a bias toward placement in internal memory if possible.

There are three possible means of specifying a code module or data buffer's location in memory: (1) giving an absolute start address (ABS), with or without a segment name, (2) naming a System Builder-defined segment (SEG) in which to place the structure, or (3) listing neither. The first specification defines a non-relocatable object; the second is an object
which is relocatable within the named segment only; the third is an object which is completely relocatable.

The Linker places objects in memory in the following sequence.

1. Place all data buffers and modules with the ABS=address modifier (non-relocatable).

2. Place data buffers with the CIRC and SEG=name modifiers (relocatable within named segment).

3. Place all non-circular data buffers and modules with the SEG=name modifier (relocatable within named segment).

4. Place data buffers with the CIRC modifier (completely relocatable).

5. Place all remaining non-circular data buffers and modules (completely relocatable).

While non-circular, or linear, data buffers have no special placement constraints, circular buffers are handled differently. The Linker places circular buffers at \( 2^n \) modular boundaries (2, 4, 8, 16, etc.) corresponding to the buffer length. If a circular buffer has a length of 16, for example, it is placed at a base address which is a multiple of 16. If a circular buffer has a length of 13, it is similarly placed at the start of a 16-location block. See the discussion of circular buffers in Chapter 3, Assembler, for further information.

Circular buffer placement by the ADSP-2101 Linker is identical to that performed by the ADSP-2100 Linker except for the case where buffer length is equal to \( 2^n \). The 2101 Linker places two separate \( 2^n \)-word circular buffers one right after the other in contiguous \( 2^n \)-word blocks. The 2100 Linker places two such buffers in memory with an unused \( 2^n \)-word block between them.

For example, the ADSP-2101 places two 1024-word circular buffers in contiguous blocks (address LSBs 0-1023 and 1024-2047). The ADSP-2100 places the two buffers with an unused 1024-word block between them (address LSBs 0-1023 and 2048-3071).
4 Linker

4.3.1.1 Boot Memory Allocation
A distinctive feature of memory allocation in an ADSP-2101 system is the use of boot memory. Any code module declared with the BOOT qualifier is placed in the boot memory space by the Linker. One or more boot page numbers are chosen for each bootable module. Each boot page can store a total of 2K words of code and data.

Boot memory should be thought of as a place to store your program until it is run. The crucial concept of a system with boot memory is the difference between what is accomplished when running the Linker (locating objects in memory space), and what happens during run-time (program execution).

When you choose specifications and qualifiers for code modules and data buffers, these attributes apply to the run-time characteristics of the structures. Booted code is run from the 2101's internal program memory, when both the code and processor deal only with run-time program and data memory. Thus when configuring the memory map of your system, you too should think only in terms of program and data memory.

The Assembler does not deal with boot memory as a separate memory space. It is the Linker which handles the logical interfacing of boot storage to run-time program memory. For systems with multiple boot pages, the Linker can handle placement of library subroutines and data buffers shared between pages. This is specified by means of the Linker’s -p switch and the Assembler’s STATIC buffer qualifier. See Appendix E.

4.3.2 Symbol Resolution
Any symbol (address label or data buffer) declared within a module can be used only by that module unless the .ENTRY or .GLOBAL directives are used. These directives expand the scope of reference of the symbols beyond the local module. For each symbol declared as .EXTERNAL, the Linker searches all other modules for occurrences of these symbols in an .ENTRY or .GLOBAL declaration. If this search fails, or if the search produces multiple matches, the Linker issues an error message. Once the allocation of memory segments is complete and all external references are resolved, the Linker assigns values to all symbols.

In resolving the symbols, the Linker creates a Debug Symbol Table (.SYM) file, which contains a list of all symbols encountered. The file gives information on which symbols can be referenced by each module. This file is used by the Simulator and Emulator to provide symbolic debugging. Appendix B describes this file in detail.
4.4 **MAP LISTING FILE**
The Map Listing file is generated to help you interpret the Linker result. The file provides information on:

- **Symbols**
  
  A cross-reference listing of all symbols encountered, arranged by module. For each module a list is shown of the symbols referenced in that module, with the following information for each symbol: its absolute address, its length, the type of symbol (module, variable, or label), and the type of memory (PM, DM, or BM).

- **Memory segments**
  
  A map of physical memory segments declared for the system with the absolute address, length, and attributes of each. The information here reflects the content of the Architecture Description file.

- **Boot memory & Run-time program memory**
  
  An address map of modules and data structures on each boot page, and the corresponding map of booted code in internal program memory ("bootable run-time program memory"). Information on PROM byte addresses and boot PROM sizes required is also provided.

- **Fixed vs. Dynamic memory**
  
  Maps of fixed program memory, dynamic data memory, and fixed data memory. These maps include address, length, and attribute specifications.

- **Error messages**
  
  Linker error messages (see Appendix F).

- **Libraries**
  
  A list of libraries searched and used.

A sample Map Listing file is shown in Fig. 4.2, on the next page.
4 Linker

ADSP-210x Linker, version 2.00, copyright Analog Devices, Inc.
final (final.exe) mapped according to FIR_SYSTEM (sysb2101.ach)

xref for module: MAIN ROUTINE    boot memory page(s) 0,
   MAIN_ROUTINE              pm 0:0000 [003B] module(global)
   DATA_BUFFER              dm 0:3800 [000F] variable(global)
   COEFFICIENT              pm 0:0040 [000F] variable(global)
   RESTARTER                pm 0:001C label
   CLEAR_BUFFER             pm 0:0024 label
   WAIT                     pm 0:0039 label
   FIR_START                pm 0:0024 label

xref for module: FIR ROUTINE    boot memory page(s) 0,
   FIR ROUTINE              pm 0:004F [0000] module(global)
   FIR_START                pm 0:004F label
   CONVOLUTION              pm 0:0054 label
   COEFFICIENT              0:0040 [0000] extern(MAIN ROUTINE)
   DATA BUFFER              0:3800 [0000] extern(MAIN ROUTINE)

210X memory per FIR_SYSTEM (sysb2101.ach):
   internal 2101 pm ram mapped to 0000 - 0800 (auto booted at reset)
   internal 2101 dm ram mapped to 3800 - 3BFF
   0000 - 07FF [ 2048 ] external bm rom code BOOT_MEM
   0000 - 07FF [ 2048 ] internal pm ram data/code INT_PM
   0800 - 3FFF [ 14336 ] external pm ram data/code EXT_PM
   3800 - 3BFF [ 1024 ] internal dm ram data INT_DM
   0000 - 37FF [ 14336 ] external dm ram data EXT_DM

boot memory and bootable run time program memory map:
   boot page 0 (auto boot)
   bm:0000-003A (x8rom:0000-00EB) pm:0000-003A [59.] ram module MAIN ROUTINE of
   bm:0040-004E (x8rom:0100-013B) pm:0040-004E [15.] ram circ variable COEFFICIENT of
   bm:004F-0058 (x8rom:013C-0163) pm:004F-0058 [10.] ram module FIR ROUTINE of

8k of boot memory rom space required for this bootable run time map.
Most convenient boot memory rom size is 8k bytes (64k bits).

fixed program memory map:
   fixed program memory rom: 0.
   fixed program memory ram: 0.

dynamic data memory map:
   boot page 0
   3800 - 380E [15.] ram circ variable DATA BUFFER of MAIN ROUTINE

fixed data memory map:
   fixed data memory rom: 0.
   fixed data memory ram: 0.

210Xlnk: final, 210x memory use:
   program memory rom: 0.; program memory ram: 0.;
   data memory rom: 0.; data memory ram: 0.

Figure 4.2 Map Listing File
5.1 INTRODUCTION

The ADSP-2101 Simulator is an interactive window-oriented software tool for instruction level simulation and debugging of your program. The Simulator configures itself according to your target system architecture as defined in the Architecture Description file (.ACH). This allows it to flag illegal operations such as reading from non-existent memory. Using the symbol table created by the Linker, the Simulator is able to provide a fully symbolic environment for simulation and debugging.

Briefly, the Simulator provides the following functions:

- Instruction level simulation of booting and execution
- Simulation of ports and SPORTs using host data files
- Simulation of internal and external interrupts
- Complete assembly and disassembly of the ADSP-2101 instruction set
- Multiple break conditions including break at address, break on condition, break on expression and break on address ranges
- Full view of all processor registers and the ability to directly change any register’s contents interactively
- Profiling usage of portions of code during execution

Upon first booting the Simulator, you see the command window display as shown on the next page. From this window you open, configure and use all other features of the Simulator. Typing ^W (control-w) displays a menu of window commands including, for example, OPEN, which in turn displays a submenu of windows to be opened.

You can customize the contents and layout of many windows, the arrangement of multiple windows on the screen and the command strings used to invoke various Simulator functions. All customized settings can be stored in an external file and invoked automatically upon startup. For details, consult the next chapter, Custom Simulator Configurations.
5 Simulator Functions

5.2 GETTING STARTED
To get started with the Simulator, you need to prepare your linked program, install all Simulator program files and invoke the Simulator with the proper command line arguments.

5.2.1 Help Files & ADIDOC Variable
In order for the Simulator help files to be accessible, the following condition must be met:

- The path (subdirectories, etc.) to the help files (.DOC) must be identified by the environment variable ADIDOC.

See the section "Using Help" later in this chapter for instructions on how to set ADIDOC. Complete installation instructions can be found in the Release Note included with each shipment of the Cross-Software system.
5.2.2 Simulator Files

The Simulator uses a variety of files, illustrated in Figure 5.2, on the following page and listed in Table 5.1 below.

<table>
<thead>
<tr>
<th>File Description</th>
<th>Extension or name</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Required User Files</strong></td>
<td></td>
</tr>
<tr>
<td>Linked executable ADSP-2101 program</td>
<td>.EXE</td>
</tr>
<tr>
<td>Architecture Description file</td>
<td>.ACH</td>
</tr>
<tr>
<td><strong>Optional User Files</strong></td>
<td></td>
</tr>
<tr>
<td>Symbol Table file</td>
<td>.SYM</td>
</tr>
<tr>
<td>Data files for I/O ports and SPORTs</td>
<td>.DAT (optional extension)</td>
</tr>
<tr>
<td><strong>Required Simulator Files</strong></td>
<td></td>
</tr>
<tr>
<td>Simulator program</td>
<td>SIM2101.EXE</td>
</tr>
<tr>
<td>Help files (only)</td>
<td>.DOC (required for Help)</td>
</tr>
<tr>
<td><strong>Optional Simulator Startup Files</strong></td>
<td></td>
</tr>
<tr>
<td>Initial window configuration</td>
<td>DD.WIN</td>
</tr>
<tr>
<td>Startup scripts</td>
<td>STARTUP</td>
</tr>
<tr>
<td>Example startup</td>
<td>EXAMPLE</td>
</tr>
<tr>
<td><strong>Simulator-Created Files</strong></td>
<td></td>
</tr>
<tr>
<td>Temporary cache storage</td>
<td>BOOT.CAC</td>
</tr>
<tr>
<td></td>
<td>BOOTE.CAC</td>
</tr>
</tbody>
</table>

Table 5.1 Simulator Files

5.2.3 Invoking The Simulator

The Simulator invocation command is:

```
sim2101 [-a archname] [-w window] [-s scripts]
```

If you have not given your Architecture Description file a unique name, filename 210x.ACH is assumed and need not be specified. If you have renamed the file, however, you must list this name as `archname` with the optional `-a` switch. The extension .ACH is assumed for this filename and need not be included. This Architecture Description file must have been used to link your program; the Simulator configures itself according to this target architecture. The Architecture Description is also displayed in the defaults window, as shown in that section of this chapter.
5 Simulator Functions

Figure 5.2 Files Used By The Simulator
The optional -w switch identifies a .WIN file containing a stored windows configuration which is loaded as the initial display when the Simulator is first booted (see “Saving A Rearranged Screen” in Chapter 6 for instructions on how to create this file). If this switch is omitted, the Simulator looks for a file named DD.WIN; this is the default for the startup screen. The Simulator automatically writes the file DD.WIN when exiting; it always contains the last screen/window display configuration. If this default display file is not found at startup, the screen looks like Figure 5.1.

The optional -s switch identifies a file containing Simulator commands to be executed automatically upon startup. If this switch is omitted, the Simulator looks for a file named STARTUP; this is the default name for the script file.

The script, or batch, file is a text file containing Simulator commands. Typically it would contain command aliases you have defined. It could also contain commands for loading a program into the Simulator, configuring I/O ports and the like. This file can be created with any editor. A sample startup file named EXAMPLE is provided with the Cross-Software package; the file contains an extensive set of aliased commands, and is intended for use only after the basic Simulator concepts have been mastered. See Chapter 6 for further information.

The Simulator creates two temporary files to store the contents of any boot memory of the system being simulated. These files are named BOOT.CAC and BOOTE.CAC. The files are normally purged upon quitting the Simulator; if, however, the Simulator program aborts prematurely for any reason, these files remain on your hard disk. They are of no use and can be deleted.

5.2.4 Simulator Command Overview
The Simulator generally provides multiple methods for achieving a given result. For example, there are two different methods for setting breakpoints in program memory. Consequently, it makes sense to think of the Simulator’s functions rather than command structure.

The functional capabilities of the Simulator are described in detail in the rest of this chapter. They have been grouped into these broad classes:

• Interface management functions

These functions include the opening and closing of windows, changing the size and position of windows, and changing the appearance of a
5 Simulator Functions

window (removing or adding items to the window and rearranging the items displayed within the window’s space). Additional functions described under this heading include navigating from window to window. Saving specific window configurations is possible and is described in the next chapter. Aliasing commands is another aspect of interface management.

- Set-up functions

These include loading the program to be simulated, opening I/O ports and associating data files with I/O ports and SPORTs for the purposes of simulating input and output data streams. Also included is the configuring of simulated interrupts.

- Register inspection & change functions

These functions allow you to view the contents of all the registers in the processor and, in most cases, to change their contents directly if desired. Several windows are dedicated to register displays.

- Memory inspection & change functions

These functions include simple display of the various memory spaces (as either data or code), saving the contents of memory to files for later analysis and plotting the contents of data memory.

- Simulator control & debugging functions

Control functions include starting and stopping the execution of your program and resetting the simulated processor. Debugging functions include setting breakpoints, break conditions and watchpoints. The Simulator supports a wide variety of break expressions for debugging purposes.

5.2.5 Simulator Notation Conventions

The Simulator understands a slightly different set of notation conventions than the Assembler, System Builder, etc. Most importantly, memory addresses and contents are specified differently. Remember also that the Simulator is a generally case-insensitive environment; uppercase and lowercase are used in the manual to highlight important terms for the reader but need not be entered this way. The exception to this convention is address labels (see below).
5.2.5.1 Specifying Addresses & Address Ranges

Addresses must be one of the following:

- A symbol. Using the symbol table, the Simulator determines the actual address specified by the symbolic reference. See also the discussion of boot memory labels versus program memory labels below. Address labels are case-sensitive in the Simulator.

- The memory specifiers PM[addr], DM[addr], or BOOT[addr], where the address is a symbol, constant, or expression. PM denotes program memory, treated as code or data, DM denotes data memory, and BOOT denotes boot memory. There is no difference in addressing between program memory code and program memory data.

This form of address specification can be confusing; DM[addr] can be interpreted as either the address itself or the contents of that address. The guideline to follow is that DM[addr] is seen as an address when used to specify an address in a Simulator command, but DM[addr] implies the data contained at that address when evaluated in an expression (see “Simulator Expressions,” below).

- A constant. The address space context is determined implicitly. For example, using a constant when prompted for an address while the program memory window is the active window is understood as an address in program memory.

An address range may be specified, using the address possibilities above, as either

\[ \text{start, end} \]

where both terms are addresses as above, separated by a comma, or

\[ \text{start / length} \]

where the first term is an address and the second term is a constant specifying how many memory locations are included in the range. The terms must be separated by the slash mark as shown.
5 Simulator Functions

An example of the first form is

\[ \text{pm}[0x10], \text{pm}[0x18] \]

while an example of the second form is

\[ \text{pm}[0x10] / 0x8 \]

In ADSP-2101 programs with boot pages, labels are shown in boot memory displays in their standard form, such as

RESTARTER

but once booted into on-chip program memory (via a simulated reset or software boot) all such labels receive a prefix denoting their boot page of origin, as in

BOOT0.RESTARTER

Both labels resolve to the same 14-bit address. See the discussion in the section "Locating Symbols & Values," later in this chapter.

5.2.5.2 Simulator Expressions

General expressions may be used in place of constants in Simulator commands. Expression handling for the other ADSP-2101 Cross Software Tools is detailed in Chapter 1. For the System Builder and Assembler, the arithmetic and logical operators available for use in expressions are a subset of the C language operators. In the Simulator, however, the complete set of C operators is usable. For the Simulator, the following operators are added to those listed in Chapter 1:

- `!` logical NOT
- `< > <= >=` relational operators
- `== !=` is equal, is not equal
- `&&` logical AND
- `||` logical OR
In order of precedence, the complete set of operators available for use in the Simulator now becomes:

( )  left, right parenthesis
! ~ –  logical NOT, ones complement, unary minus
. / %  multiply, divide, modulus
+ –  addition, subtraction
<< >>  bitwise shifts
< > <= >=  relational operators
== !=  is equal, is not equal
&  bitwise AND
|  bitwise OR
^  bitwise XOR
&&  logical AND
||  logical OR

Another feature of Simulator expressions is that memory contents, such as data variables, and register contents may be used as operands. See the section “Registers Window” and Figure 5.7 for the available registers. Remember, though, that this is possible in the Simulator only. (The Assembler cannot evaluate memory and register values at assembly-time.)

Examples:

AX0 && AX1  DM[coeff] == 0x0035  (DM[taps + 16] . AR) - 3

5.3  INTERFACE MANAGEMENT FUNCTIONS
The Simulator, as of Release 2.0 and after, supports a user-configurable interface. Detailed examples of how to configure the interface and how to store and recall these configurations are given in the following chapter. This section gives a terse description of the basic functions.

(Note: ^ denotes the control, or CNTL, key.)

Figure 5.3, on the next page, shows the parts of a typical window.
5 Simulator Functions

This corner is “anchored” when resizing the window.

<table>
<thead>
<tr>
<th>Window number</th>
<th>Window name</th>
<th>Indicates Hexadecimal or Decimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 REG (REG_PRI, HEX)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ax0 uuuu</td>
<td>ar uuuu</td>
<td>i0 uuuu</td>
</tr>
<tr>
<td>ax1 uuuu</td>
<td>af uuuu</td>
<td>i1 uuuu</td>
</tr>
<tr>
<td>ay0 uuuu</td>
<td>i2 uuuu</td>
<td>m2 uuuu</td>
</tr>
<tr>
<td>ay1 uuuu</td>
<td>i3 uuuu</td>
<td>m3 uuuu</td>
</tr>
<tr>
<td>mx0 uuuu</td>
<td>mr0 uuuu</td>
<td>i4 uuuu</td>
</tr>
<tr>
<td>mx1 uuuu</td>
<td>mr1 uuuu</td>
<td>i5 uuuu</td>
</tr>
<tr>
<td>my0 uuuu</td>
<td>mr2 uu</td>
<td>i6 uuuu</td>
</tr>
<tr>
<td>my1 uuuu</td>
<td>mf uuuu</td>
<td>i7 uuuu</td>
</tr>
<tr>
<td>si uuuu</td>
<td>sr0 uuuu</td>
<td>pc 0000</td>
</tr>
<tr>
<td>se uu</td>
<td>sr1 uuuu</td>
<td></td>
</tr>
<tr>
<td>sb uu</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cycle 00000000</td>
<td>irq2 00000000</td>
<td>dm_addr 0000</td>
</tr>
</tbody>
</table>

This corner is moved when resizing the window.

Figure 5.3 Parts of a Typical Window

5.3.1 Opening Windows
You can open any window from any context with the following sequence:

1. Key ^W to display the main menu (as shown in Figure 5.1).

2. Select OPEN, the default selection, by pressing Return.

3. A submenu of window selections appears; choose the window you wish to open. You may move the cursor down the list and then press Return or you may type the letter corresponding to the desired window, e.g. “d” for the register window. Pressing the ESC key exits the submenu without making a selection.
4. The default version of the window opens in the upper left corner of the screen and becomes the active window. Open windows are numbered; the newly opened window is given the next available number.

5.3.2 Changing Window Contents From Hex to Decimal
You may also change the numeric base of the contents of many windows from decimal to hexadecimal and back. All windows that can be changed in this way show the DEC or HEX notation in the title of the window. When the window is active, \(^ E\) toggles back and forth between these two choices.

The exception to this capability is that program memory (PM) addresses are always displayed in hexadecimal; data memory (DM) and program memory data (PMD) addresses can be toggled between DEC and HEX display.

5.3.3 Closing Windows
You cannot close the command window; it must remain open while the Simulator is running. Also, you can only close the active window. To close the active window, take these steps:

1. Key \(^ W\) to display the main menu (as shown in Figure 5.1).
2. Select CLOSE from the menu by typing the letter “c” or by moving the cursor down with the arrow key and pressing Return when CLOSE is selected. Pressing the ESC key exits the menu without closing a window.
3. The active window disappears from the display.

5.3.4 Moving From Window To Window
Regardless of the number of windows open (or visible) there is a single cursor. The window containing the cursor is the active window. On IBM PCs with color displays the border of the active window is a different color than inactive windows.

At startup the command window is the active window. To move through a group of open windows you may use any of the following procedures. The active window always lies on top of other windows in the event that windows overlap.
5 Simulator Functions

5.3.4.1 To Cycle Through All Windows
Keying ^Z activates the next window in the numbered sequence. Thus, ^Z moves you from the command window (always window zero) to window one, then window two, then window three and so on back to zero.

5.3.4.2 To Activate A Window By Number
Keying ^X, following by the window number and Return, directly activates the specified window. For example the sequence

^X3 (Return)

activates window number three. A maximum of ten windows may be open at any time; they are numbered from 0 to 9.

5.3.4.3 To Activate The Command Window
Keying ^X (Return) activates the command window directly. This is identical to keying ^X0 (Return).

5.3.5 Sizing Windows
The upper left corner of each window is anchored. The window is resized by moving the lower right corner of the window relative to the anchored corner.

A window must be active to be resized. To resize the active window, follow these steps:

1. Key ^W to display the main menu (as shown in Figure 5.1).

2. Select SIZE from the menu by typing the letter “s” or by moving the cursor down with the arrow key and pressing Return when SIZE is selected. Pressing the ESC key exits the menu without making a selection.

3. Reposition the lower right corner using the arrow keys. The window border moves one character or line space at a time as you press the arrow key. Press Return when the window reaches the desired size. Alternatively, you may quickly size the window a chosen number (#) of spaces by typing: #arrow key (Return is not necessary). For example, the following entry resizes a window by 4 line spaces upward: 4↑.
Simulator Functions 5

5.3.6 Moving Windows
A window must be active to be moved. To move the active window, take these steps:

1. Key ^W to display the main menu.

2. Select MOVE from the menu by typing the letter "m" or by moving the cursor down with the arrow key and pressing Return when MOVE is selected. Pressing the ESC key exits the menu without making a selection.

3. The window's contents temporarily disappear, indicating that you may move the window.

4. Move the window using the arrow keys. The window moves one character or line space at a time as you press the arrow key. Press Return when the window reaches the desired location. The window's contents redisplay after Return. Alternatively, you may quickly move the window a chosen number (#) of spaces by typing: #arrow key (Return is not necessary). For example, the following entry moves a window to the left by 3 characters: 3← .

5.3.7 Rearranging Window Contents
You may rearrange the contents of active windows that have individual fields, like the register window. You may also delete individual fields from the window, and restore them later. See Table 5.2 for a list of windows which display processor registers in this way. Chapter 6 gives a detailed example of these procedures.

5.3.7.1 Deleting Window Fields
The procedure for deleting a field in an active window is:

1. Select the field by moving the cursor onto it.

2. Key ^D.

3. The field disappears from the display.

5.3.7.2 Undeleting Window Fields
The procedure for restoring a deleted field from an active window is:

1. Move the cursor to a blank location in the window; this is where the undeleted field will appear.
2. Key ^U. A menu of deleted fields for that window appears.

3. Select the desired field by moving the cursor down the list then press Return.

4. The deleted field reappears in the window at the current location of the cursor.

5.3.7.3 Moving Window Fields
The procedure for moving a field around in the active window is:
1. Select the field by moving the cursor onto it.
2. Key ^Y to toggle on this function.
3. Move the field, using the arrow keys, until it reaches the desired location.
4. To toggle off this function, key ^Y again or hit Return.

Saving specific window configurations is possible and is described in the next chapter.

5.3.8 Command Line Aliases
Aliasing commands – substituting a more desirable mnemonic for the Simulator’s native command set – is another powerful feature. The aliasing must be done from the command window and follows the syntax

> j mystring 'command'

where J is the Simulator aliasing command, mystring is the new alias being defined and ‘command’ is any legal Simulator command enclosed in single quotation marks. Up to ten arguments may be passed to aliased commands using $1, $2 etc. For example the Simulator command to write the value 40 into data memory location hexadecimal 2FF is

> e dm[0x2ff] 40

which can be aliased to resemble the SETDM command of earlier Simulator releases (before Release 2.0) by entering this command

> j setdm 'e dm[$1] $2'
Now the command

\texttt{>setdm 0x2FF 40}

is executed as

\texttt{>e dm[0x2FF] 40}

If a filename is part of the command to be aliased, the filename itself must be enclosed in double quotes, as in:

\texttt{>j loadpgm 'l "calc"'}

It is also possible to list and save lists of aliased commands for use in a startup batch file. Details are given in the following chapter, Custom Simulator Configurations.

### 5.3.9 Using Help

The ADSP-2101 Simulator provides a basic help system with individual topics; there are no nested topics. To use the help first open the help window. You may wish to resize and relocate the help window for optimal reading.

This window displays an initial text introducing the help system. If the window is blank, this means that the Simulator cannot locate the help files on your computer. A warning message is given, saying that you must set an environment variable, ADIDOC, to identify the pathname of the directory containing the .DOC files used by the help system. For example, on an IBM PC with your Simulator in the subdirectory \texttt{C:\DSPTOOL$} and the help files in a subdirectory of that named \texttt{\DOC}, you would execute the following DOS command to set this variable.

\texttt{> SET ADIDOC=C:\DSPTOOLS\DOC} \textit{Remember, this is a DOS command, not a Simulator command}

There are two navigational tools for reading help. First, within a given help text, you may use the arrow and PgUp and PgDn keys (or their equivalents on your keyboard) to scroll the contents of the current help text up and down for reading.

Second, you may key ^G (the go to command) in the help window to specify another help text and topic. You are prompted for the name of a topic. The list of topic names is given in the first help text that appears.
5 Simulator Functions

This initial help text is called "Help" and can be recalled by typing that name (and Return) at the ^G prompt. (The "Help" text is also returned if the ^G command is given incorrectly.)

The list of help texts will change as new versions of the Simulator are released, so no definitive list is given here. In general, however, there is a help text corresponding to every command window command. For example, the breakpoint command B is described in a help text named "B" and so on. A list of the help topics other than Simulator commands is shown below. All the help files are simple text files. You may print them out to read if desired and even add your own help topics as you customize the interface of your Simulator.

The non-command help files are:

- HELP: main help
- BASES: numeric bases
- COMMANDS: list of commands with brief definitions
- EDITOR: command line editor
- ADDR: address format
- RANGE: address range format
- EXPR: expression format

5.4 SET-UP FUNCTIONS

These include loading the program to be simulated, opening I/O ports and associating data files with I/O ports and SPORTs for the purposes of simulating input and output data streams. Also included is the configuring of simulated interrupts and some housekeeping operations.

These actions are accomplished by issuing commands in the command window. Multiple commands may be given on one line, separated by semicolons, as in

> L 'filename' ; J symbol 'command' ; D address

5.4.1 Loading A Program

The L command, given in the command window, loads the linked ADSP-2101 .EXE file and implicitly loads the corresponding .SYM file if it is present in the same directory. The syntax is simply

> L 'filename'
where `filename` is the main filename of your .EXE file, enclosed in single quotation marks. You need not append the .EXE extension; it is added by the Simulator. If the symbol table file cannot be found, a message reports this but the simulation can still be run. Without the .SYM file, however, labels and variable names do not appear, only addresses.

As a further check on program correctness, it is possible to load the boot PROM image file produced by the PROM Splitter. There should be no difference in the contents of the boot code and boot data windows whether loaded from the .EXE file or from the PROM Splitter output .BNM file.

The syntax of the LR command ('load ROM') is

```plaintext
> LR 'filename'
```

where `filename` is the name of the boot image file produced by the PROM Splitter. It is not necessary to use the .BNM extension of this filename. You must use the Motorola S record format for this purpose.

### 5.4.2 Opening & Closing An I/O Port

Parallel I/O Ports in data or program memory which have been defined in the System Builder (and .ACH file) must be explicitly opened in order to simulate them. Opening means that you associate them with data files. The data files serve as the source for simulated input and/or as the destination for simulated output. The data files may later be analyzed, graphed etc. to assess the processing of your algorithm.

Ports are opened from the command window. The command is

```plaintext
> O address [>'outfile.ext'] [<'infile.ext']
```

where `address` is a standard address specifier or symbolic port name, `outfile` is the pathname of a file to write output data to and `infile` is the name of a file to read simulated inputs from. Files may be specified in either order, always in single quotes; you must give the full filenames including extensions, if any. Giving both an input and an output file opens a bidirectional port. Giving just an input or an output file opens an input-only or output-only port.

Data files for I/O port data follow the .DAT format described in Appendix B, File Formats, at the end of this manual.
5 Simulator Functions

Giving the O command with no file arguments closes the port at the specified address.

The I/O status window, an example of which is shown in Figure 5.4, displays the opened ports and the files associated to provide simulated data flow. When a port is opened, a “P” is displayed to the left of the port’s address in either the data memory or program memory window.

5.4.3 Opening A SPORT
SPORTs (serial ports) must be explicitly opened in order to simulate them. Opening means that you associate them with data files. The data files serve as the source for simulated serial input and/or the destination for simulated output. The data files may later be analyzed, graphed etc. to assess the processing of your algorithm.

SPORTs are opened from the command window with the command

\[ > P \ 0 \ or \ 1 \ [>'outfile.ext'] \ [<'infile.ext'] \]

where the digit 0 or 1 identifies which of the processor’s two SPORTs is being opened, outfile is the pathname of a file to write simulated output to and infile is the pathname of a file to read simulated input from. Files may be specified in either order, each in single quotes; you must give the full filenames including extensions, if any. Listing both an input and an output file opens a SPORT for both sending and receiving. Listing just an input or an output file creates a send-only or receive-only configuration.

The data files for SPORT simulation must contain only ones and zeros to simulate the serial bit stream, and carriage returns (which are ignored). This .DAT format for SPORT data files is completely described in Appendix B, File Formats.

Giving the P command with no file arguments closes the numbered SPORT. Also, if you open a SPORT and later give the chip reset command (causing a re-boot of on-chip program memory), the SPORT is closed. The best procedure to follow is to do the boot load first and then open any SPORTs needed.

The SPORT status window, shown in Figure 5.5, displays the open/closed status of serial ports and the files associated with the simulated data flow.

SPORT operation in the Simulator has one limitation: externally-generated serial control signals cannot be simulated. The serial clock (SCLK),
Simulator Functions 5

Figure 5.4 I/O Status Window

Figure 5.5 SPORT Status Window
transmit frame sync (TFS), and receive frame sync (RFS) signals must be internally-generated in order for simulated serial data flow to occur properly. Internal generation of SCLK is chosen by setting the ISCLK bit to 1 in the appropriate SPORT Control Register. Internal generation of TFS and RFS is chosen by setting the ITFS and IRFS bits to 1.

5.4.4 Simulating External Interrupts
Depending on the configuration of SPORT1, the ADSP-2101 may have one or three external interrupt pins. Internal interrupts, such as timer or SPORT interrupts, are simulated directly by the operation of those features. External interrupts can be simulated with a selected time interval of occurrence. From the command window, give the command

> I 0,1, or 2 mincycles maxcycles

where choosing 0, 1, or 2 identifies processor interrupts IRQ0, IRQ1 or IRQ2, and mincycles and maxcycles are numbers of instruction cycles. The selected interrupt is generated randomly within a time range at least mincycles and no more than maxcycles from the last interrupt. For example, the command

> I 2 320 420

turns on IRQ2 and generates this interrupt at a random time, once every 320 to 420 instruction cycles.

To halt the interrupt, repeat the command with no cycle arguments or with cycle arguments equal to zero.

5.4.5 Other Defaults (Defaults Window)
There are a number of miscellaneous defaults for the operation of the Simulator. These can be changed in the defaults window. The defaults window also displays the contents of the Architecture Description file. A sample of this window is shown in Figure 5.6.

When the window is first opened, the cursor is positioned on the "0" by profile enable. Typing a 1 enables profiling, as described in the section "Execution Profiling", later in this chapter. Enabling echo makes the Simulator echo every valid instruction in the command window as it is fetched while single-stepping through a program. Beep enable turns on the bell or beep of your computer or terminal. It sounds for each error or breakpoint. Screen update is the number of instruction cycles simulated
Simulator Functions

### DEFAULTS (HEX)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>profile enable</td>
<td>0</td>
</tr>
<tr>
<td>echo enable</td>
<td>0</td>
</tr>
<tr>
<td>beep enable</td>
<td>0</td>
</tr>
<tr>
<td>screen update</td>
<td>5000 cycles</td>
</tr>
<tr>
<td>search paths</td>
<td>.</td>
</tr>
</tbody>
</table>

Current directory is always searched.

![](image.png)

**Figure 5.6 Defaults Window**

before the screen is updated during continuous execution (see the discussion of the G command in "Control & Debugging Functions.").

Search paths are shown for any file to be read and are in addition to ADIDOC and the other environment variables. The dot (.) is the DOS symbol for the current directory; this is always one of the default search options.

The contents of the Architecture Description file are shown at the bottom of this window; you may need to scroll the window to see the complete architecture.

### 5.5 INSPECTING & ALTERING REGISTERS

You may view the contents of all registers in the processor and, in most cases, change their contents directly. The windows listed in Table 5.2 below are dedicated to register displays. The following sections show the default format of each window displaying registers and identify those registers. For debugging convenience, the Simulator also displays stacks and memory-mapped control registers in several windows, using the mnemonics given in the ADSP-2101 User’s Manual.
5 Simulator Functions

<table>
<thead>
<tr>
<th>Window</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register</td>
<td>Named registers</td>
</tr>
<tr>
<td>SPORT</td>
<td>Named registers and memory-mapped control registers, shown by mnemonic</td>
</tr>
<tr>
<td>Status registers</td>
<td>Individual bits identified from the MSTAT, SSTAT, IMASK and ICNTL</td>
</tr>
<tr>
<td>Control registers</td>
<td>Memory-mapped registers only; those controlling wait states, timer values, SPORT enables and boot configuration</td>
</tr>
<tr>
<td>Stack</td>
<td>Complete contents of count, loop, status and PC stacks</td>
</tr>
</tbody>
</table>

Table 5.2 Windows Showing Registers

Table 5.3, at the end of this section, summarizes the Simulator window location of each processor register.

5.5.1 Inspecting A Register
You may inspect the contents of a register in two ways. First, you may display the window containing that register and simply read its value from the screen. Second, regardless of whether or not the register’s window is displayed or open, you may query the register’s value in the command window with the question mark command (see the section “The ? Command and Expressions Window”). For example, the command

> ? ax0

invokes a response such as

ax0 = 0x002c

5.5.2 Altering A Register
You may alter the contents of a register directly in two ways. (The execution of your program, of course, also alters the contents of registers.) First, you may display the window containing that register and make it the active window. Move the cursor to the register field (the cursor positioned over the name of register) and type the new value. When you press Return, the new value replaces the old value.

When you directly type over a register in the window displaying the register, you may notice that the command window echoes the command equivalent of the direct change. This is the second method for changing a
register. From the command window you can change any register (whether displayed or not) with the command

> R register expression

where register is the name of a processor register and expression is the value to be loaded into the register.

Since changing the value in a register is such a frequent operation, an alternative form of this command is also provided. This form consists of the register name, and equal sign and the new value, as in

> ax0 = 0x002c

5.5.2.1 "Undefined" Registers
Uninitialized registers are denoted by "uuuu." The Simulator flags reading undefined registers as an error. You may wish to reset a register back to an uninitialized state. The U command, given in the command window, accomplishes this; you need only specify the register. For example, to undefine the ALU result register, the command is

> u ar0

5.5.3 Registers Window
The register window is shown in Figure 5.7, on the following page. It contains all the computational unit registers, the DAG registers and the values of most status registers in the processor, as shown plus the following information:

| pc      | program counter          |
| cycle   | execution cycle counter; reset only upon chip reset (or manually) |
| irq2    | external interrupt request counter |
| dm_addr | data memory address      |
| pm_addr | program memory address   |

These values can be used in break, watch, or general expressions.
5 Simulator Functions

5.5.4 SPORT Register Window
The SPORT register window is shown in Figure 5.8. It contains the SPORT data and control registers. The SPORT status window (discussed under "Set-up" earlier in this chapter) shows the open/closed status of SPORTS and the simulated serial data files.

5.5.5 Status Register Window
Figure 5.9 shows the status registers window. Note that this window shows certain selected bits in the MSTAT, SSTAT, IMASK and ICNTL registers while the register window itself (Figure 5.7) shows each complete status register as a single value.

The bits displayed are status/control bits for the primary program flow operations. Most of these can be toggled directly in the window in order to quickly enable or disable the associated function. Some of the listed bits are read-only status bits; these should not be changed by the user.
Simulator Functions 5

1. SPORT (HEX)

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>slen0</td>
<td>0</td>
<td>dtype0</td>
<td>0</td>
<td>isclk0</td>
<td>0</td>
<td>mce0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>irfs0</td>
<td>1</td>
<td>rfsr0</td>
<td>0</td>
<td>rfsw0</td>
<td>0</td>
<td>invtfs0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>itfs0</td>
<td>0</td>
<td>tfsr0</td>
<td>0</td>
<td>tfsw0</td>
<td>0</td>
<td>invtfs1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>sclkdiv0</td>
<td>uuuu</td>
<td></td>
<td>rfsdiv0</td>
<td>uuuu</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>rbuf0</td>
<td>0</td>
<td>rireg0</td>
<td>u</td>
<td>rmreg0</td>
<td>u</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>tbuf0</td>
<td>0</td>
<td>tireg0</td>
<td>u</td>
<td>tmreg0</td>
<td>u</td>
<td>mcfd</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>slen1</td>
<td>0</td>
<td>dtype1</td>
<td>0</td>
<td>isclk1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>irfs1</td>
<td>0</td>
<td>rfsr1</td>
<td>0</td>
<td>rfsw1</td>
<td>0</td>
<td>invrfs0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>itfs1</td>
<td>0</td>
<td>tfsr1</td>
<td>0</td>
<td>tfsw1</td>
<td>0</td>
<td>invrfs1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>sclkdiv1</td>
<td>uuuu</td>
<td></td>
<td>rfsdiv1</td>
<td>uuuu</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>rbuf1</td>
<td>0</td>
<td>rireg1</td>
<td>u</td>
<td>rmreg1</td>
<td>u</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>tbuf1</td>
<td>0</td>
<td>tireg1</td>
<td>u</td>
<td>tmreg1</td>
<td>u</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>mcre1</td>
<td>uuuu</td>
<td></td>
<td>mctel</td>
<td>uuuu</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>mcre0</td>
<td>uuuu</td>
<td></td>
<td>mcte0</td>
<td>uuuu</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>rx0</td>
<td>uuuu</td>
<td></td>
<td>tx0</td>
<td>uuuu</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>rx1</td>
<td>uuuu</td>
<td></td>
<td>tx1</td>
<td>uuuu</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 5.8
SPORT Register Window

1. STATUS (HEX)

<p>| | | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>pc_empty</td>
<td>0</td>
<td>pc_overflow</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>count_empty</td>
<td>1</td>
<td>count_overflow</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>status_empty</td>
<td>1</td>
<td>status_ovr</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>loop_empty</td>
<td>0</td>
<td>loop_overflow</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>data_bank_sel</td>
<td>0</td>
<td>bit_reverse</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>alu_overflow</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>ar_sat</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>int0_sens</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>int1_sens</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>int2_sens</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>int3_sens</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>int0_enable</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>int1_enable</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>int2_enable</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>int3_enable</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>int_nesting_mode</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 5.9
Status Register Window
5 Simulator Functions

5.5.6 Control Registers Window

Figure 5.10 shows the control registers window. This window shows the contents of the individual fields of the first five 16-bit memory-mapped processor control registers (from DM[0x3FFF] to DM[0x3FFB] inclusive).

<table>
<thead>
<tr>
<th>CONT REG (HEX)</th>
<th>dwait0</th>
<th>dwait3</th>
<th>tscale</th>
<th>uu</th>
</tr>
</thead>
<tbody>
<tr>
<td>bf 0 spe0 0</td>
<td>7</td>
<td>7</td>
<td></td>
<td>uu</td>
</tr>
<tr>
<td>bpage 0 spe1 0</td>
<td>7</td>
<td>7</td>
<td>tperiod</td>
<td>uuu</td>
</tr>
<tr>
<td>bwait 3 scnf1 1</td>
<td>7</td>
<td>7</td>
<td>tcount</td>
<td>uuu</td>
</tr>
</tbody>
</table>

Figure 5.10 Control Registers Window

5.5.7 Stack Window

The stack window, shown in Figure 5.11, shows the four stacks in the program sequencer: CNTR stack, LOOP stack, STATUS stack, and PC stack. The top line of each stack display is the top of the stack. The four LSBs of the loop stack are the termination code; the 14 MSBs are the return address.

<table>
<thead>
<tr>
<th>STACK (HEX)</th>
<th>cntr</th>
<th>loop</th>
<th>status</th>
<th>pc stack</th>
</tr>
</thead>
<tbody>
<tr>
<td>uuuu 0024e</td>
<td>uuuuu</td>
<td>uuuuu</td>
<td>0024</td>
<td>uuuuu</td>
</tr>
<tr>
<td>uuuu uuuuu</td>
<td>uuuuu</td>
<td>uuuuu</td>
<td>uuuu</td>
<td>uuuu</td>
</tr>
<tr>
<td>uuuu uuuuu</td>
<td>uuuuu</td>
<td>uuuuu</td>
<td>uuuuu</td>
<td>uuuuu</td>
</tr>
<tr>
<td>uuuu uuuuu</td>
<td>uuuuu</td>
<td>uuuuu</td>
<td>uuuuu</td>
<td>uuuuu</td>
</tr>
<tr>
<td>uuuu uuuuu</td>
<td>uuuuu</td>
<td>uuuuu</td>
<td>uuuuu</td>
<td>uuuuu</td>
</tr>
</tbody>
</table>

Figure 5.11 Stack Window
<table>
<thead>
<tr>
<th>Register</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>For this register ...</td>
<td>Look in this window</td>
</tr>
<tr>
<td>AX0</td>
<td>Register</td>
</tr>
<tr>
<td>AX1</td>
<td>Register</td>
</tr>
<tr>
<td>AY0</td>
<td>Register</td>
</tr>
<tr>
<td>AY1</td>
<td>Register</td>
</tr>
<tr>
<td>AR</td>
<td>Register</td>
</tr>
<tr>
<td>AF</td>
<td>Register</td>
</tr>
<tr>
<td>MX0</td>
<td>Register</td>
</tr>
<tr>
<td>MX1</td>
<td>Register</td>
</tr>
<tr>
<td>MY0</td>
<td>Register</td>
</tr>
<tr>
<td>MY1</td>
<td>Register</td>
</tr>
<tr>
<td>MR0</td>
<td>Register</td>
</tr>
<tr>
<td>MR1</td>
<td>Register</td>
</tr>
<tr>
<td>MR2</td>
<td>Register</td>
</tr>
<tr>
<td>MF</td>
<td>Register</td>
</tr>
<tr>
<td>SI</td>
<td>Register</td>
</tr>
<tr>
<td>SE</td>
<td>Register</td>
</tr>
<tr>
<td>SR0</td>
<td>Register</td>
</tr>
<tr>
<td>SR1</td>
<td>Register</td>
</tr>
<tr>
<td>SB</td>
<td>Register</td>
</tr>
<tr>
<td>PC</td>
<td>Register</td>
</tr>
<tr>
<td>PX</td>
<td>Register</td>
</tr>
<tr>
<td>I0-7</td>
<td>Register</td>
</tr>
<tr>
<td>M0-7</td>
<td>Register</td>
</tr>
<tr>
<td>L0-7</td>
<td>Register</td>
</tr>
<tr>
<td>ASTAT</td>
<td>Register, Flag</td>
</tr>
<tr>
<td>MSTAT</td>
<td>Register, Bits 0-3 in Status</td>
</tr>
<tr>
<td>SSTAT</td>
<td>Register, Status</td>
</tr>
<tr>
<td>IMASK</td>
<td>Register, Status</td>
</tr>
<tr>
<td>ICNTL</td>
<td>Register, Bits 0-3 in Status</td>
</tr>
<tr>
<td>IREG</td>
<td>Register</td>
</tr>
<tr>
<td>CNTR</td>
<td>Register</td>
</tr>
<tr>
<td>CNTR_NO_PUSH</td>
<td>(same contents as CNTR)</td>
</tr>
<tr>
<td>RX0</td>
<td>SPORT</td>
</tr>
<tr>
<td>TX0</td>
<td>SPORT</td>
</tr>
<tr>
<td>RX1</td>
<td>SPORT</td>
</tr>
<tr>
<td>TX1</td>
<td>SPORT</td>
</tr>
<tr>
<td>Memory-mapped</td>
<td></td>
</tr>
<tr>
<td>Control Registers</td>
<td>Control Registers, SPORT</td>
</tr>
</tbody>
</table>

Table 5.3 Register Location By Window
5 Simulator Functions

5.6 INSPECTING & ALTERING MEMORY
This section describes the methods for viewing and altering specific locations in any of the ADSP-2101's memory spaces. These functions include simple display of the various memory spaces (as either data or code), entering new values and saving the contents of memory to files for later analysis.

These actions are accomplished by issuing commands in the command window. Multiple commands may be given on one line, separated by semicolons, as in

> L 'filename'; J symbol 'command' ; D address

5.6.1 Inspecting A Memory Location
There are two methods for inspecting a location in memory. First, you may open the appropriate memory window and make desired location visible in the window. Second, you may directly query any location or range from the command window.

For the first method, once you have opened the desired memory window, you can change the range of memory addresses and contents displayed in several ways as listed below.

- Paging / memory window is active window

  The arrow and PgUp and PgDn keys (PC keyboard) and their equivalents on other computers cause the memory window to scroll.

- Go To Address / memory window is active window

  Keying ^G interactively prompts you (in the memory window itself) to enter an address. The address must be entered without the pm[ ], dm[ ], or boot[ ] notation. When you press Return the first line of the window displays this address.

- Go To Address / command window is active window

  If you use the ^G method from within an active memory window, you may note the command window echoing a command. This command (K), issued in the command window, alters what is displayed in an open window without making the window active. The form of this command is

  > K windownum address
Simulator Functions 5

where windownum is the number of the window and address is the memory location to be displayed. Again, the address given must be the constant or symbol only. In other words, you must enter

> K 1 25  \textit{correct}

rather than

> K 1 PM[25]  \textit{incorrect}

The result of this command is like the \textasciitilde G method above; the specified address is brought into view in the window.

The second method displays the memory contents directly in the command window; the memory window does not have to be open or visible. The command has the form

> D address or range [> 'filename']

where address or range identify a location or range of locations in memory. The default action is to display this location (or range) in the command window. If the optional file redirection is given, the contents of memory are written to the file instead of the screen. This can be used for saving the state of arrays in data memory or other memory ranges. The format of this file is described in Appendix B, File Formats.

5.6.2 Tracking

Tracking enables you to view the code and data accessed when a program is run with the single step (S) or go (G) commands. When tracking is enabled in the program memory window, the window will automatically scroll through the code being executed to follow the processor's program counter. If tracking is turned on in the data memory window, any data memory locations accessed are scrolled into view in that window. Tracking is enabled/disabled by giving the command

> T window#

where window# is the number of the program memory, data memory, or program memory data windows.

Tracking can also be toggled in the active window with the control key sequence \textasciitilde T.
5 Simulator Functions

5.6.3 Locating Symbols & Values

The cross-reference command, \texttt{X}, given in the command window, locates symbols. The general form of the command is

\texttt{> X \symbol}

where \texttt{symbol} is any symbol you believe is defined in your program. For example, to find the label \texttt{RESTARTER}, the command (and its response) would be

\texttt{> x RESTARTER}

\texttt{RESTARTER = boot[0x001c]}

Remember that labels are case-sensitive in the Simulator. If you enter \texttt{restarter} when the actual label is \texttt{RESTARTER} it cannot be found.

The find command, \texttt{F}, finds numeric values in a given memory range. The numeric value may also be an opcode. In addition, for ease of use, the \texttt{F} command accepts source versions of commands and assembles them. The syntax of the \texttt{F} ("find") command is

\texttt{> F address expression}

where \texttt{address} is any valid address or address range specifier and \texttt{expression} is any valid expression including instructions and simple numeric values. Because this command is actually searching for an exact numeric match, it does not do partial matching. For example, to locate the instruction \texttt{jump RESTARTER;}

you cannot give the \texttt{F} command as

\texttt{> f pm[0]/100 jump} \hspace{1cm} \textit{Incomplete specification of expression!}

The \texttt{F} command is not a word processing command. To obtain the correct answer, you must give the complete instruction (the semicolon is optional) including the specific label in a case-sensitive form, as in:

\texttt{> f pm[0]/100 jump RESTARTER}
When the expression is found, the location is displayed:

\[ \text{pm}\{0019\} \ 00035f \ \text{jump} \ \text{RESTARTER} \]

The best way to locate a symbol, then, is to use the X command. It is case-sensitive and can discriminate between data, program and boot memory when it searches for a symbol. The best way to find a data value or specific opcode is to use the F command (which does not discriminate between program and boot memory).

### 5.6.4 Plotting The Contents Of Memory

An additional and useful way to inspect memory is with the PL or plot command. This allows you to plot up to 640 points on the screen. The syntax of PL is

\[ > \text{PL} \ \text{range} \ \text{decimation} \]

where range is an address range and decimation is an integer value (or expression) indicating which memory locations to select for graphing. Each graphed point corresponds to a single 16-bit data value. For data that is interleaved for example, you would select every other word with

\[ > \text{PL} \ \text{dm}\{0x100\}/0xff \ 2 \]

The screen clears and the graph is displayed. Pressing Return returns you to the previous display.

Since no more than 640 points total can be graphed, the length of the range divided by the decimation factor must not exceed 640.

### 5.6.5 Altering A Memory Location

You may alter the contents of memory directly in two ways, although there are some differences between program and data memory. First, you may display the window containing that memory and make it the active window. Position the cursor on the address to be changed and type the new contents. When you press Return, the new value replaces the old contents.

If you are entering a new value for data memory that value is a number. If you are entering a new value in the program memory (code) window that value is an instruction. But, if you are entering a new value in the program memory data window, that value is a number, including an opcode.
When you directly type over a data memory location, you may notice that the command window echoes the command equivalent of the direct change. This is the second method. From the command window you can change the numeric contents of any address in memory (whether displayed or not) with the command

\[ E \text{ address expression} \]

where \textit{address} is the address or address range to be altered and \textit{expression} is the value to be written into the specified portion of memory. For example, to write a zero into the range of data memory from address 200 to address 300, the command is

\[ E \text{ dm}[200]/100 \ 0 \]

Likewise, to write the opcode for NOP (which is all zeroes) into program memory location two, the command is

\[ E \text{ pm}[2] \ 0 \]

You may also enter the contents of a file into a memory range with a variation of the E command. Its syntax is

\[ E \text{ start_address <'filename'} \]

where \textit{start_address} is any address in memory and \textit{filename} is the name of a file to be read from. This file must be in the data file format (.DAT) described in Appendix B. The range of memory written is determined by the size of the file; the file is read until end of file is reached. If the file is too large, unpredictable results may occur.

5.6.5.1 Altering Instructions

The command equivalent for directly typing an instruction is the A (assemble) command whose syntax is

\[ A \text{ address instruction} \]

where \textit{address} specifies a location in program memory and \textit{instruction} is a valid ADSP-2101 instruction (not opcode). The terminal semicolon in the instruction is optional; the Simulator correctly assembles the instruction regardless of whether or not the semicolon is entered. (See also the discussion of the V command under “Miscellaneous Features” at the end of this chapter.)
For example, to alter program memory at location two to the NOP instruction (as shown numerically above) you would type

> A pm[2] nop

Any change is immediately displayed in the pertinent memory window, if open.

### 5.6.5.2 “Undefined” Memory Locations

Uninitialized memory locations are denoted by the word “undefined.” The Simulator flags operations such as reading undefined memory as errors. You may wish to reset portions of memory back to an uninitialized state. The U command, given in the command window, accomplishes this. You must specify the address (individual address or address range). For example, to undefine the first sixteen data memory addresses, the command is

> U dm[0x0] / 16

### 5.6.6 Program Memory (Code) Window

The program memory window shows program memory as code with fully symbolic disassembly. The default arrangement of this window cannot be altered and appears (after loading a program) as in Figure 5.12, on the next page. To the left of each address is a two-letter code which indicates the following:

I/X internal/external memory
A/O RAM/ROM

When an I/O port is opened in program memory, a “P” is displayed with the I/X, A/O code at the port’s address.

Address labels are shown in the disassembled code. Labels which originate in boot memory code have the boot page number appended to them. An example of this is the BOOT0_RESTARTER symbol shown in Figure 5.12, on the next page.

The contents of the processor’s internal program memory will change when a new page of boot code is loaded.
5 Simulator Functions

Program memory addresses

0 COMMAND

> l 'final'
loading final.exe...
loading final.sym...
> cr
Boot cycles = 1156 Boot page = 0

Figure 5.12 Program Memory (Code) Window

5.6.7 Program Memory As Data

The program memory data window shows program memory as numeric data. This consists of either opcodes for code segments in program memory or actual numeric values for data segments in program memory. The only way to view opcodes is to open this window. The default configuration of this window, which cannot be changed, is shown in Figure 5.13. To the left of each address is a two-letter code which indicates the following:

I/X internal/external memory
A/O RAM/ROM
Simulator Functions 5

5.6.8 Data Memory

The data memory window shows the numeric contents of data memory and any symbols defined for data structures. The default configuration of this window, which cannot be changed, is shown in Figure 5.14, on the next page. To the left of each address is a two or three-character code which indicates the following:

I/X internal/external memory
A/O RAM/ROM
0, 1, 2, 3, or 4 wait state zones 0-4 of external DM

When an I/O port is opened in data memory, a “P” is displayed with the I/X, A/O code at the port’s address.

External data memory is divided into five address zones for purposes of wait state programming. Where external memory is displayed in the data memory window, the zone number is shown. The numbers represent the zones for DWAIT0 through DWAIT4; these wait states are selected in the Data Memory Wait State Control Register, located at DM[0x3FFE]. Refer to the ADSP-2101 User’s Manual, under “Data Memory Interface,” for further information.
5 Simulator Functions

5.6.9 Boot Memory

Like program memory, boot memory may be viewed in two ways, each through its own window. Boot memory code (Figure 5.15) shows disassembled source code by address in boot memory while boot memory data (Figure 5.16) shows opcodes and numeric data values. In both cases the address shown is a (24-bit) word address. The entire 16K length of boot memory is contained in the windows, from page 0 up to page 7. The Simulator does not support byte addressing in boot memory directly, nor does it show the extra bytes added to pad each instruction or data word for PROM alignment purposes. Byte addresses are determined only by the PROM Splitter.
Simulator Functions 5

Figure 5.15 Boot Memory Code Window

Figure 5.16 Boot Memory Data Window
5 Simulator Functions

5.7 CONTROL & DEBUGGING FUNCTIONS
Control functions include starting and stopping the execution of your program and resetting the simulated processor. Debugging functions include setting breakpoints, break conditions and watchpoints. Any expression can be quickly evaluated in the expressions window. The trace window provides a history of external bus activity. Profiling (via the profile window) is a tool for analyzing the time spent executing various parts of your program.

Remember that multiple commands may be given on one line, separated by semicolons, as in

> L 'filename' ; J symbol 'command' ; D address

5.7.1 Resetting The Processor: CR and RE
There are two command window commands for resetting the processor: CR and RE.

CR, which stands for chip reset, simulates a hardware reset of the processor. It is the same as pulling the RESET line low in a hardware system. All clocks, registers and stacks become reset or undefined. The state of on-chip memory is undefined. (While in some cases you may see values in on-chip memory "surviving" a reset, this is not guaranteed to be the case.) Finally, boot page zero is booted into the processor if MMAP equals 0 in the Architecture Description file, and the PC is set to the restart vector at address 0. Execution does not actually begin in the Simulator, although it would in hardware.

RE, which stands for reset, performs a subset of the functions of CR. It omits the boot loading sequence, but otherwise resets the processor. On-chip memory remains intact.

5.7.2 Single-Step Execution
The S command, given in the command window, steps the processor through one or more instructions. Execution always begins at the current program counter value.
For example, the command

\texttt{> s 10}

executes the next ten instructions, while

\texttt{> s}

executes only the next instruction. Execution can always be interrupted by pressing any key. If echoing is enabled (in the defaults window), the next instruction is shown in the command window as you step through your program.

5.7.3 Running & Halting

The \texttt{G} command with no arguments, as in

\texttt{> G}

starts the simulated processor running from the current PC value for an unlimited number of instructions. The Simulator halts only for the following events:

- You press any key to interrupt execution
- A simulation error occurs
- A breakpoint is reached or a break change or expression becomes true.

The \texttt{G} command can also be given an address (constant, expression, or label) to stop at; execution continues until that address is reached as in

\texttt{> G fir_halt}

The command \texttt{RUNFAST} is a slightly different version of the \texttt{G} command. \texttt{RUNFAST} also causes the Simulator to run, but will not stop when a key is pressed—only on a break reached or an error. Care must be taken when using this command, though, since the Simulator does not stop if a break is not reached.
5 Simulator Functions

5.7.4 Breaks

Breaks halt execution. Breaks include breakpoints, break expressions, break changes, and break ranges. A breakpoint is a location in program memory where execution halts. In the program memory (code) window breakpoint locations are marked with a B in the first column. Break expressions, changes, and ranges are defined in the following sections.

5.7.4.1 Setting Breakpoints & Break Ranges

There are two ways to set breakpoints. From the command window, you may identify the program memory location in the command

> B address

where address is any valid program memory address expression, such as

> B pm[0x001A]

which sets a breakpoint at location hexadecimal 001A. A running simulation halts when this instruction is fetched, but before it is executed.

From the program memory (code) window, you can set a breakpoint at the instruction marked by the cursor by keying ^B. The command window echoes this action with the command as above.

Break ranges cause execution to stop when a selected range of program memory is accessed by the processor. An instruction fetch from any address within the range will cause the break to occur. A break range is set with the following command:

> BR range

5.7.4.2 Viewing Breaks

Instructions selected as breakpoints are marked with the B indicator in the first column of the program memory window. There are two ways to recall the complete list of breakpoints, beyond what can be viewed directly in the program memory window.

You may view a list of current breakpoints, break expressions, break changes, and break ranges in the command window by giving the B
6.1 INTRODUCTION
The previous chapter describes the functions of the Simulator. This chapter describes how to customize the “look and feel” of the Simulator for your everyday needs.

With the release of version 2.0X (and after) the Simulator provides a customizable user interface. You can change and store the following items:

- The location of individual fields within windows
- The location and organization of windows on the screen
- The names used to invoke commands and the required order of arguments
- Any sequence of commands (including aliased commands)

The best way to tailor the Simulator to your requirements is to begin using it and build up custom screens and commands as you go. At some point, perhaps as soon as a few hours after you begin, you can organize all the custom screens and commands into a clean set of external files. Thereafter, you can invoke the Simulator with the appropriate startup file identified and the Simulator appears automatically in your desired configuration.

The Simulator uses two types of external configuration files: displays and scripts. Display files (file extension .WIN) store the look and layout of a particular set of windows, one to a file. Each display can be stored and then recalled, in the desired configuration, with a simple command. Scripts (default filename is STARTUP) are text files of command window inputs typically storing command aliases you create.
6 Simulator Configurations

As shipped to you, the Simulator package includes a sample STARTUP file (named EXAMPLE) and a number of sample display windows (.WIN files). Rename EXAMPLE to STARTUP to automatically invoke it or name it explicitly (with the -s switch) when you start the Simulator.

6.2 CONFIGURING SCREENS & WINDOWS
The tools for configuring an individual window are briefly described in the previous chapter. This section spells them out in greater detail with an example.

(Note: ^ denotes the control, or CNTL, key.)

6.2.1 Opening Windows
Windows are opened by keying ^W to display the menu shown in Figure 6.1 and selecting OPEN by typing the letter "O" or pressing Return (since OPEN is the default selection on this menu).

![Figure 6.1 Main Menu For Configuring Windows](image.png)
Simulator Configurations 6

Doing this displays the window selection submenu shown in Figure 6.2. Select the desired window; our example uses the register window. You select the register window by moving the cursor down with the arrow keys and pressing Return or by keying the menu letter ("D").

Figure 6.2 Window Selection Submenu (with Register Window selected)
6 Simulator Configurations

Figure 6.3 shows the default register window layout. This is the starting point for rearranging the fields of this window.

<table>
<thead>
<tr>
<th>REG</th>
<th>(REG_PRI, HEX)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ax0</td>
<td>uuuu</td>
</tr>
<tr>
<td>ax1</td>
<td>uuuu</td>
</tr>
<tr>
<td>ay0</td>
<td>uuuu</td>
</tr>
<tr>
<td>ay1</td>
<td>uuuu</td>
</tr>
<tr>
<td>axl</td>
<td>uuuu</td>
</tr>
<tr>
<td>ay2</td>
<td>uuuu</td>
</tr>
<tr>
<td>mx0</td>
<td>uuuu</td>
</tr>
<tr>
<td>mx1</td>
<td>uuuu</td>
</tr>
<tr>
<td>my0</td>
<td>uuuu</td>
</tr>
<tr>
<td>my1</td>
<td>uuuu</td>
</tr>
<tr>
<td>mxl</td>
<td>uuuu</td>
</tr>
<tr>
<td>my2</td>
<td>uuuu</td>
</tr>
<tr>
<td>si</td>
<td>uuuu</td>
</tr>
<tr>
<td>se</td>
<td>uu</td>
</tr>
<tr>
<td>sb</td>
<td>uu</td>
</tr>
</tbody>
</table>

Figure 6.3 Default Register Window Layout

6.2.2 Selecting, Deleting & Rearranging Fields In A Window

Note that only the windows displaying individual fields, like the register window, can be rearranged. The internal layout of memory windows and informational windows (like the breakpoints window) cannot be altered.

In the program example used in this manual there are some registers in the processor which are never used. For example, only the SI register in the Shifter is used (as a temporary holding register for signal data) and none of the ALU registers are used. Likewise, only some of the DAG registers are used. For the purposes of illustration we are going to delete unused registers from our display and rearrange the remaining registers for compactness.
Simulator Configurations 6

The first step is to make the register window the active window, if it is not already. Key ^Z until it becomes the active window or key ^X and the number of the register window followed by Return. The cursor appears in the active window.

Move the cursor with the arrow keys until it is over the SE field, one of the fields to be deleted. Key ^D to delete this field and it disappears from the display. Now move the cursor and delete the SB, SR0, and SR1 registers in the same way. You can go on to delete all of the ALU registers and the unneeded DAG registers: I2, I3 and I5-7, M1-3 and M5-7, and L1-3 and L5-7. After these deletions, the register window looks like Figure 6.4.

```
1 REG (REG_PRI,HEX)

<table>
<thead>
<tr>
<th></th>
<th>uu</th>
<th></th>
<th>uu</th>
<th></th>
<th>uu</th>
<th>uu</th>
<th></th>
<th>uu</th>
<th>uu</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

mx0 uu  mr0 uu  m4 uu  m4 uu  m4 uu  i4 uu  i4 uu  imask 00  icnt1 55
mx1 uu  mr1 uu
my0 uu  mr2 uu
my1 uu  mf uu

si uu  pc 0000  cntr uu

cycle 00000000  irq2 00000000  dm_addr 0000  pm_addr 0000
```

Figure 6.4 Example Register Window with some registers deleted
If you accidentally delete a register, it can easily be restored ("undeleted"). Move the cursor to a blank spot in the window and key ^U. A menu drops down that lists all the deleted registers. Move the cursor along the menu and press Return to restore any register. Press ESC to abort the operation. Note that the contents of the deleted registers are also displayed. If a deleted register has a value other than undefined, the value is visible in this menu.

Now we can rearrange our pruned-down set of registers for a more compact display. Move the cursor to the MX0 register field. To move any field you select it for moving with ^Y, move it using the arrow keys, and deselect it with another ^Y or Return. Move the MX0 field up to the top line of the window this way.

Repeating this procedure we could rearrange all the fields of this register window example until the entire window looked like Figure 6.5.

![Figure 6.5 Example Register Window with registers rearranged](image)
Now you can resize the window outline, bringing up the bottom edge to make that space on the screen available for other windows. Key `^W` to display the main menu and select SIZE from it. As you press the Up arrow, the lower edge of the window moves up on the screen. Press Return to end the sizing operation. The final version of this window might look like Figure 6.6.

```
1 REG (REG_PRI, HEX)

mx0 uuuu mr0 uuuu i0 uuuu m0 uuuu 10 uuuu astat 00
mx1 uuuu mr1 uuuu i1 uuuu m1 uuuu 10 uuuu mstat 00
my0 uuuu mr2 uu i4 uuuu m4 uuuu 14 uuuu sstat 55
my1 uuuu mf uuuu

si uuuu
irc 000
imask 00
icnt0 uu
px uu

cycle 00000000
pc 0000
cnt0 uuuu
pm_addr 0000

irq2 00000000
dm_addr 0000
```

Figure 6.6 Final Register Window Arrangement

### 6.2.3 Saving A Rearranged Screen

If you change the display without saving your custom register window, all the work of creating it is lost. To save a new screen configuration with a desired set of windows opened, resized, and internally reconfigured, you must store the screen in a file. The Simulator token `Y` stands for the display and the greater than and less than symbols are directional pipes. The display files are given the default file extension .WIN. To save the current display (such as our example in Figure 6.6) enter this command in the command window:

```
> y >'myscreen'
```

This stores the current display configuration in the file MYSCREEN.WIN in the default directory.
You may recall this or any other display configuration with the command

> y <'filename'

where filename is the main filename of a screen/windows file.

Note that the .WIN file stores the complete display, not just the contents of one window. You must create the complete constellation of windows you want and then store the entire display. Loading the Simulator display from a .WIN file overwrites the complete screen, not just part of it.

When you quit the Simulator, the last screen configuration is saved to the file DD.WIN, which becomes the default display the next time you startup. If this display is the only one you want, there is no need to use the -w window switch or the Y command. If several different custom screens are desired, then you should save each one and use the -w switch to load the startup screen and the Y command to recall others.

### 6.3 COMMAND ALIASES

A command alias is a character string (plus any required arguments) which replaces one of the Simulator's native commands. The J command creates the alias. The syntax of this command is

> j alias 'command'

where alias is a symbol which will subsequently stand for the Simulator command enclosed in single quotation marks. Arguments are passed using a dollar sign token as in $1, $2, etc.

For example, to create a special command to set the PC, you could type:

> j setpc 'r pc $1'

Then, to set the PC to point at address four, you could enter:

> setpc 0x4
Simulator Configurations 6

Note that when you enter and execute this aliased command, the command window echoes both what you type and then the "unaliased" version of the command. This feature can be used to double-check your alias and to correct errors in arguments.

You can create a command that calls up a previously saved display configuration. If the file MYSCREEN.WIN contains a customized arrangement of the register, program memory, program memory data, and data memory windows, along with a small command window, it can be recalled by giving the command:

> y <'myscreen'

This may be inconvenient to type each time you want this display, especially because the "<" symbol requires the Shift key on most keyboards. You can alias this command with the new command string "VIEW" by entering the following:

> j view 'y <"myscreen"'

Note that the filename, myscreen, is enclosed with double quotes; nested quotation marks must be double, inside single.

6.3.1 Managing Aliased Commands

The J command, given with no arguments, lists all currently defined aliases in the command window. This is useful for managing command aliases as they become more numerous. Aliases are listed in the command window in the form

symbol = command

where symbol is the name you assigned as the alias and command is the actual command executed by the alias.

The JD command deletes an alias. The form of this command is

> JD symbol

where symbol is a currently defined alias name. The alias is deleted from the list.
You may also pipe the list of currently defined aliases to a file for reference and editing with the command:

```
> J >'filename'
```

The contents of the text file created by this operation are actual J commands, like those executed to create the alias, such as:

```
j setpc 'r pc $1'
j view 'y "myscreen"
```

This file can be directly read back into the command window, using the redirection operator, as in

```
> <'filename'
```

which takes the contents of the named file as keyboard input to the command window until the end of the file is reached. This file can be also incorporated in a startup file, as described in the next section.

### 6.4 THE STARTUP FILE

The Simulator is a highly flexible tool. By designing custom display configurations and aliasing both built-in Simulator commands and additional Simulator commands you can create the debugging environment that best serves your purposes.

Embedding this all in the STARTUP file allows you to combine initialization, housekeeping, customized displays, and commands into one reconfigured Simulator.

The sample startup file EXAMPLE contains a large set of aliased commands. Examine the contents of this file to determine if you want to use any or all of the commands. You may choose to import all of the file's contents into the Simulator; to do this, rename EXAMPLE to STARTUP to automatically invoke it or name it explicitly (with the –s switch) when you start the Simulator.
Here are some lines out of a possible STARTUP file with a comment about each function performed. (Comments are not permitted in the actual STARTUP file.)

<table>
<thead>
<tr>
<th>Line in STARTUP</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>j reg 'y &lt;&quot;wreg&quot;'</td>
<td>The new command string REG now calls up the predefined display stored in</td>
</tr>
<tr>
<td></td>
<td>the file WREG.WIN.</td>
</tr>
<tr>
<td>j help 'y &lt;&quot;whelp&quot;'</td>
<td>The new command string HELP now calls up the predefined display stored in</td>
</tr>
<tr>
<td></td>
<td>the file WHELP.WIN.</td>
</tr>
<tr>
<td>j setdm 'e dm[$2]/$3 $1'</td>
<td>The new command SETDM (similar to earlier releases of the ADSP-2100</td>
</tr>
<tr>
<td></td>
<td>Simulator) accepts arguments in a different order. Instead of</td>
</tr>
<tr>
<td></td>
<td>e dm[start]/length value</td>
</tr>
<tr>
<td></td>
<td>you now enter:</td>
</tr>
<tr>
<td></td>
<td>setdm value start length</td>
</tr>
<tr>
<td>l 'main'</td>
<td>This is an initialization command, loading your default program</td>
</tr>
<tr>
<td></td>
<td>(MAIN.EXE) and symbol table (MAIN.SYM) files.</td>
</tr>
<tr>
<td>p 0 &gt;'serout' &lt;'serin'</td>
<td>This is another initialization command, opening data files used to</td>
</tr>
<tr>
<td></td>
<td>simulate/capture the I/O of serial port zero.</td>
</tr>
</tbody>
</table>

There is almost no limit to what can be accomplished via a STARTUP batch file. You can create specialized keyboard scripts files that actually execute and test your programs. The ADSP-2101 Simulator strives to deliver a tool-rich environment which can be configured to support many different requirements.
6 Simulator Configurations
7.1 ADSP-210X C LANGUAGE SYSTEM

The ADSP-210X C language system allows programmers familiar with the C programming language to write and compile C programs to be run on the ADSP-2100 family of processors. C programs can be written, compiled and executed without extensive knowledge of the ADSP-2101 architecture. However, because of the unique architecture of the ADSP-2100 family, C programmers must understand various limitations detailed in this chapter in order to interface C to ADSP-2101 code and to optimize the output of the C Compiler. Nevertheless, the ability to program in C means that working ADSP-2101 systems can be created with fewer development resources. The C Compiler supports inline assembly code, conditional compilation, include files, and conforms to the draft ANSI standard except as noted in this chapter. Differences from the standard are summarized in Appendix D.

The ADSP-210X C language system consists of two primary modules, the preprocessor and the Compiler. The preprocessor reads directives beginning with the pound sign (#) and takes the actions necessary to resolve them. The simplest example is the #include directive. The preprocessor opens and inserts the contents of the requested include files, removing the #include directive from its output file.

The Compiler reads the output of the preprocessor and produces ADSP-2101 source code, as shown in Figure 7.1, on the next page. This source code is then assembled with the ADSP-2101 Assembler and is later linked with the ADSP-2101 Linker. (The Linker is not automatically invoked.) The ADSP-210X C language system must be used with Cross-Software Modules of Release 2.0 or after. Errors will occur if you try to assemble the output of the C Compiler with previous releases of the Assembler.
7 C Compiler

The Assembler List file (.LST) will contain C source in comment lines if an interlist merge file was requested.

Figure 7.1 C Compiler I/O
7.1.1  README File
The C Compiler is accompanied by a README file on the delivery media. You should consult this file for supplemental information about the files supplied, known bugs and other recent information for use and installation.

7.1.2  C & The ANSI Standard
At the time of this publication, there is an ANSI draft standard, X3J11, under consideration for the C programming language. The C language system conforms to the ANSI draft standard except as noted explicitly in this manual. Appendix D summarizes all exceptions. Any references to "standard C" are references to this draft standard. You may request a copy of the ANSI draft standard from ANSI. See Appendix D for the address.

This chapter is not a description of or reference document for the C programming language. For additional information about C you may want to consult the two books listed below. There are many other books available on the subject as well.


7.1.3  Upper and Lower Case Usage
The ADSP-2101 Assembler and its source code is traditionally case-insensitive: upper and lower case versions of names and reserved words are treated identically. The C language, however, as practiced and as defined in the draft standard, is a case-sensitive environment. A lowercase identifier is not the same as an uppercase identifier. The Assembler's -c switch toggles the Assembler's interpretation of upper and lower case symbols. The default is case-insensitive, like previous versions of the Assembler. The Assembler must be made case-sensitive (with the -c switch) when assembling C-generated programs.

This must be done in order to link together code modules originally written in C with modules written in assembly language.

7.2  COMPILING
The C Compiler processes standard ASCII text files only. Do not use editors that produce files with special characters or formatting commands.
7 C Compiler

7.2.1 Filename Usage
The C language system may create several files. In the default operation, the output name is based on the main name of your input file. This can be changed when the Compiler is invoked (see below). The usage of these files is shown in Figure 7.1 at the beginning of the chapter; the naming conventions are summarized here.

<table>
<thead>
<tr>
<th>Input C source filename:</th>
<th>Compiler looks for:</th>
</tr>
</thead>
<tbody>
<tr>
<td>filename</td>
<td>filename.c</td>
</tr>
<tr>
<td>filename.c</td>
<td>filename.c</td>
</tr>
<tr>
<td>filename.ext</td>
<td>filename.ext (exactly as given)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>File</th>
<th>Module producing it</th>
<th>Extension appended</th>
</tr>
</thead>
<tbody>
<tr>
<td>preprocessed C source*</td>
<td>C preprocessor</td>
<td>.p0</td>
</tr>
<tr>
<td>ADSP-2101 source**+</td>
<td>C Compiler</td>
<td>.dsp</td>
</tr>
<tr>
<td>List file†</td>
<td>ADSP-2101 Assembler</td>
<td>.lst</td>
</tr>
</tbody>
</table>

* Normally deleted by C Compiler, can be preserved with switch
† Contains C source in listing if requested, otherwise standard listing

7.2.2 Invoking The C Compiler
The Compiler is invoked by entering the name of the executable Compiler file with the name of your source file and any desired switches as arguments. The brackets below indicate that switches and outfile are optional.

cc2101 infile [-switch ...] [outfile]

Typically, all switches can be omitted:

cc2101 test.c

The output files are normally given the same file name as the input file. By giving a second file name when the Compiler is invoked (shown above as outfile) the output file(s) use this name, instead of the input file name. Switches may come anywhere after “cc2101.”

If you invoke the Compiler with no arguments at all, it displays a brief summary of the switches as explained below.

There be any number of switches from the group shown in Table 7.1. Switches that are not self-explanatory are detailed in the following sections. Note that the Compiler can generate a ROMable system.
**Table 7.1 Compiler Switches**

<table>
<thead>
<tr>
<th>Switch</th>
<th>Result</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>-a</td>
<td>Do not invoke Assembler</td>
<td>Assembler invoked</td>
</tr>
<tr>
<td>-abs=#</td>
<td>Specifies absolute memory location</td>
<td>Location determined by Linker</td>
</tr>
<tr>
<td>-b#[#...]</td>
<td>Specifies boot page(s) destination</td>
<td>No boot page information generated in assembly module</td>
</tr>
<tr>
<td>-crom</td>
<td>Code placed in ROM</td>
<td>Code in RAM</td>
</tr>
<tr>
<td>-Dvar[=value]</td>
<td>Define a variable name for macros</td>
<td>No such definition</td>
</tr>
<tr>
<td>-e</td>
<td>Call FP emulation routines</td>
<td>Inline code</td>
</tr>
<tr>
<td>-gpm</td>
<td>Force all globals into PM</td>
<td>Data memory (DM), or as specified in initial declaration statement</td>
</tr>
<tr>
<td>-I=path</td>
<td>Specifies search path for include</td>
<td>Current directory &amp; ADII path</td>
</tr>
<tr>
<td>-lpm</td>
<td>String literals &amp; switch tables in PM</td>
<td>Placed in DM</td>
</tr>
<tr>
<td>-lrom</td>
<td>String literals &amp; switch tables in ROM</td>
<td>String literals in RAM</td>
</tr>
<tr>
<td>-m</td>
<td>Produce a merged listing file and request Assembler .LST file</td>
<td>No merged listing file created</td>
</tr>
<tr>
<td>-p</td>
<td>Do not invoke preprocessor</td>
<td>Preprocessor invoked</td>
</tr>
<tr>
<td>-pp</td>
<td>Invoke preprocessor only</td>
<td>Compiler also invoked</td>
</tr>
<tr>
<td>-pmstack</td>
<td>Stack in program memory (PM)</td>
<td>Stack in DM</td>
</tr>
<tr>
<td>-w</td>
<td>Suppress warning messages</td>
<td>Display warning messages</td>
</tr>
<tr>
<td>-0</td>
<td>Save preprocessor output file</td>
<td>Delete this file</td>
</tr>
<tr>
<td>-1</td>
<td>Save Compiler output .DSP file</td>
<td>Delete this file</td>
</tr>
</tbody>
</table>
7 C Compiler

7.2.2.1 -a Switch
The C Compiler normally invokes the Assembler directly. This switch cancels that invocation. When the C Compiler does call the Assembler, it uses a specific set of Assembler switches (listed below). If you are going to run the Assembler manually, it is important to use the exact same switches. A complete list of Assembler switches is shown in Chapter 3 of this manual. Here are the Assembler switches used by the C Compiler:

<table>
<thead>
<tr>
<th>Assembler switch</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>-c</td>
<td>Forces the Assembler to be case sensitive; always set by Compiler.</td>
</tr>
<tr>
<td>-s</td>
<td>No semantics checking on parallel instructions as described below. This switch is always set by the C Compiler, and must be manually set if you later attempt to assemble code generated by the C Compiler.</td>
</tr>
<tr>
<td>-r</td>
<td>Assembler deletes the assembly source code .DSP file (unless the Compiler’s -1 switch is set).</td>
</tr>
</tbody>
</table>

The semantics checking of parallel instructions must always be relaxed. Certain of the emulation routines use parallel instruction forms that are flagged as semantically incorrect by earlier versions of the Assembler. See the discussion under “Multifunction Instructions” in the Instruction Set Reference chapter of this manual.

7.2.2.2 -abs = # Switch
This switch assigns a C-style constant to be used as an absolute memory location for module placement in program memory.

7.2.2.3 -b[#...] Switch
This switch results in assembly code declaring the code module’s boot page(s) destination. The information will be used by the Linker to create boot page images.

Multiple boot pages can be specified by adding on numbers. For example, to specify a destination of boot page zero, the switch would be

cc2101 infile -b0
and to specify destinations of boot pages zero, one, and two for the resulting module, the switch would look like this:

cc2101 infile -b012

7.2.2.4  -Dvariable [=value] Switch
The -Dvariable[=value] switch allows you to define a variable name for the preprocessor to use (such as in conditional compilation). You may optionally assign it a value.

7.2.2.5  -e Switch
A library of basic floating-point emulation routines is provided with the Compiler. The default is to compile these routines by inserting the ADSP-2101 source from the library directly into the output of the Compiler. This switch causes the Compiler to generate a CALL to these routines, which then terminate with a RTS (Return from Subroutine).

Inline code results in a larger program while calling subroutines requires some additional overhead and results in somewhat lower performance. Note, however, that some routines are so large (e.g. floating-point division) that they are never placed inline, regardless of this switch.

7.2.2.6  -gpm Switch
This switch forces all globals into program memory. It overrides any storage classes modifiers used in the declaration of globals.

7.2.2.7  -I= path Switch
This switch provides an additional way to specify a search path for include files (in addition to the ADII variable). The directories specified by -I are searched before those specified by ADII.

7.2.2.8  -lpm & -lrom Switches
These switches control the placement of string literals and the tables created for and used by the “switch” and “fastswitch” statements. Normally, these are placed in data memory, assumed to be RAM. You can switch either of these to store string literals and switch tables in program memory and/or in ROM.

7.2.2.9  -m Switch
For debugging and learning purposes, the Compiler produces a merged listing file (in the .DSP file) when this switch is used. In this file each C
source statement appears as a comment followed directly by the ADSP-2101 source it generates. An example fragment of a merged listing file is shown below. If the \texttt{-m} switch is used, the \texttt{.DSP} file (if not deleted) contains these comments and the Assembler passes them through, as it does any comments, into the Assembler output \texttt{.LST} file (which is generated by the Compiler's using the Assembler \texttt{-l} switch). For example:

\begin{verbatim}
! i=3; /* C source line*/
  si=3; /* ADSP-2101 source line*/
  dm(i_)=si; /* ADSP-2101 source line*/
! j=k+1; /* C source line*/
  ax0=dm(k_); /* ADSP-2101 source line*/
  ay0=1; /* ADSP-2101 source line*/
  ar=ax0+ay0; /* ADSP-2101 source line*/
  dm(j_)=ar; /* ADSP-2101 source line*/
\end{verbatim}

\textbf{7.2.2.10 \texttt{-pmstack Switch}}

This controls the placement of the stack created for and used by the C environment. If the stack is in program memory, you must invoke the Linker with its \texttt{-pmstack} switch. The Linker switch is discussed in the Linker Chapter, Chapter 4.

Please refer to the discussion later in this chapter about the stack implementation for a complete discussion of the tradeoffs involved in stack location.

\textbf{7.2.2.11 \texttt{-0} \& \texttt{-1 Switches}}

These switches, which use the numerals zero and one, prevent the deletion of intermediate files produced by the preprocessor and Compiler. This may be useful for debugging.

The \texttt{-0} switch results in the file \texttt{filename.p0} being left in place by the preprocessor.

The \texttt{-1} switch results in the file \texttt{filename.dsp} being left in place by the Compiler. Files with the \texttt{.DSP} extension are ADSP-2101 source code for input to the Assembler. You may wish to inspect this file before assembling it. If you intend to optimize the output of the C Compiler, you must have this file.

\textbf{7.2.3 Preprocessor Commands}

The C preprocessor supports the complete ANSI draft standard set of options. Two directives with implementation-specific aspects are described here.
7.2.3.1 #pragma Directive
The #pragma directive is used in the C system. This is an implementation-dependent directive which is used in our implementation for passing inline assembly code. Inline code may be necessary for sections of your program that require features not directly supported in C, such as interrupt handling, the use of circular buffers, or optimization of certain computations. This directive must be used as shown below:

#pragma ADSP2100 (Toggles on/off processing of inline code)

For a complete example, see the section “Assembly Language Interface” in this chapter. Here is a simple example:

```c
int someval = 8;
foo()
{
#pragma ADSP2100
SE = DM(someval_);
#pragma ADSP2100
}
```

(ADSP-2101 assembly code)

The preprocessor simply passes unchanged the text between the two directives on to the Compiler. The Compiler, in turn, removes the directive lines and passes the source code directly into its output file with no checking. The preprocessor need not be invoked to use the #pragma directive.

This example also shows the ADSP-2101 source code naming convention used by the C Compiler. An identifier used in C source appears in ADSP-2101 source with an underscore appended: someval becomes someval_.

7.2.3.2 #include Directive
Files may also be included by specifying a pathname when the Compiler is invoked, using the I=pathname switch.

The include function operates just as in other C environments. The search path for the files to include can be set using the ADII environment variable (which is a function of your computer’s operating system, not the C Compiler). The Compiler first searches in the current directory; if the files cannot be located there, the path specified by ADII is searched. (For include directives using the form filename, the current directory is not searched.)
To define the ADII environment variable, execute a statement similar to the following examples, substituting the actual pathnames for your system where the dummy names are shown in italics below. The semicolon separates individual search paths. The final slash must be present. Do not include extra spaces.

IBM-PC Example:
SET ADII=\root\subdir\subdir;\root\nextsubdir\nextsubdir;

Unix (Sun) Example:
setenv ADII "/root/subdir/INCLUDE;/root/nextsub/INCLUDE/;"

The maximum number of directories that can be specified with ADII is twenty. If ADII has not been defined in the system environment, the search terminates immediately after searching the current directory.

7.2.4 Linker Requirements

The Linker has a number of features controlled by command line switches given when the Linker is invoked. Complete information is given in Chapter 4 of this manual. Here we specify only the Linker switches that must be used with modules generated via the C Compiler.

The Linker -c switch must be used, and causes two things to happen. First, the Linker creates the artificial symbol

____ top_of_ram (four leading underscores)

which is assigned the value of the highest available address in data memory (or program memory, see the discussion of the -pmstack switch below). Second, the Linker searches for and links in the C run time header, which is an assembly language file (filename run_hdr) provided with the Cross-Software System. The ____ top_of_ram symbol is used by the run time header to locate and initialize the stack.

The environment variable ADIRTH must be equated to a pathname identifying the directory which contains the run time header. This path is searched by the Linker; the run time header must be located and linked because it is used when running compiled C code. The pathname is a function of your operating system, and is determined by where you store the run_hdr file.

The Linker -pmstack switch, used in conjunction with the -c switch, forces the ____ top_of_ram symbol into program memory. So, if you
use the -pmstack switch with the C Compiler, you must use the -pmstack switch with the Linker as well.

7.2.5 Run Time Header
The C system includes the source file, run_hdr.dsp, and the assembled module, run_hdr.obj. You must link this object file with your other modules to create a working system. (Refer to the previous section "Linker Requirements.")

The run time header sets up the registers used to control the stack and calls the main routine in your program. It is loaded at absolute address zero and includes interrupt service routine calls. You should examine the file for detailed information about what it does. This routine may be altered as needed.

7.3 Run Time Model
The C language run time model is a stack-oriented machine, using the stack for parameter passing and local and temporary storage. The ADSP-2101 is a dual memory processor, with two data address generators (DAGs). DAG2 is used for stack addressing because it can address both program and data memory. DAG2 includes the length (L), index (I) and modify (M) registers four through seven, e.g. I4-I7. Specific register usage is given below.

You need to understand how the C Compiler maps C onto the ADSP-2101 architecture in order to create assembly language routines that interface to C programs.

The stack may be located in either program or data memory space. Because of certain constraints in the ADSP-2100 family architecture, locating the stack in data memory is usually more efficient. See the section on "Programming Hints" below.

7.3.1 Stack Implementation
The stack is implemented as a 16-bit wide push down structure, growing from high memory. There is a special variable identifying the top of memory which is evaluated by the Linker. (Remember, you must use Linker release 2.0 or later with the C Compiler.)

The default is to locate the stack in data memory unless program memory is specified with a Compiler switch (-pmstack). The Linker extracts the top of memory address from the .ACH Architecture Description file created by the System Builder module of the Cross-Software.
The stack is managed by a frame pointer and a stack pointer. Figure 7.2 shows the configuration of the stack during a typical call. The discussion of reserved registers, below, describes the use of the stack and frame pointer registers. Because the registers in the DAGs are 14-bit registers, the largest object size that can be put on the stack is 8K words.

7.3.2 Register Use Limits

There are two types of register use limits. One group of registers is used by any code created by the C Compiler and must be restored exactly by any assembly language operations. These are reserved/system registers as listed below in Table 7.2. The second group consists of registers that might be used by C code to store data values. These restricted/data registers may be used by assembly language routines and may be restored selectively, based on a careful study of the register usage in the calling or context code module. They are listed in Table 7.3.
Reserved/system register

Use
frame pointer
must contain +1
must contain −1
must be zero
must be zero; circular buffers not supported in C.
stack pointer
used as scratchpad registers

Table 7.2 Reserved/System Registers

Restricted/data registers

Use
data storage
data storage
data storage
data storage
data storage

Table 7.3 Restricted/Data Registers

The C language does not support the concept of circular buffers. If your inline code or assembly language routine uses circular buffers you must set them up, use them, and reset the L registers to zero before returning to C.

In general, you must save and restore any registers from either group if you use that register. In practice, you must save and restore any register from the reserved/system group and you may determine (by examining a merged listing file) which registers from the restricted/data group are used by earlier routines.

DAG register usage in the code generated by C programs is quite different from the ADSP-2101 source code environment. This is because all I registers are automatically post-modified by the M register with which they are used. In C-generated code, M4 always contains the current frame pointer value and I4 contains the stack pointer value.

Because the I registers are post-modified, an I register is not used as the frame pointer. Instead, M4 is used. Available I registers (I5-I7) are set up with an offset value from the frame pointer to access parameters and local variables on the stack. Consequently, the frame pointer register usage is virtually the opposite of the standard ADSP-2101 use. The M4 register
contains an address value and the Ix register contains the offset or modify value. This allows the M4 value to remain unchanged by the built-in post-modify operation.

Stack pointer maintenance uses I and M registers in a more conventional style. I4 always points to the next available location on the stack, again due to the post-modify behavior of the ADSP-2101 DAGs. M5 is used exclusively to increment the stack pointer by one, which is equivalent to popping one value (the stack grows down from high memory). M7 is used to decrement the stack pointer address, equivalent to pushing.

M6 is used in a variety of situations, primarily in conjunction with popping multiple locations off the stack. If, for example, there were ten local variables on the stack to be popped upon return, the M6 register would be loaded with the value ten and paired with the I4 register to modify it by this amount in a single instruction.

7.3.3 Interrupts
Interrupts are not directly supported in the C environment. They must be handled via the #pragma ADSP2100 directive and hand coded. The runtime header contains a default definition (just a return from interrupt, RTI, instruction) which you may change to conform to your interrupt structure; for example, calling a C function.

7.3.4 Data Types
The ADSP-2101 is a 16-bit machine with provisions for certain 32-bit operations. The arithmetic types supported directly are listed below. Note that fract is not a standard C type. All other data types are mapped onto these types.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>int</td>
<td>16-bit twos complement value</td>
</tr>
<tr>
<td>long int</td>
<td>32-bit twos complement value</td>
</tr>
<tr>
<td>unsigned int</td>
<td>16-bit unsigned value</td>
</tr>
<tr>
<td>unsigned long int</td>
<td>32-bit unsigned value</td>
</tr>
<tr>
<td>fract</td>
<td>16-bit fractional value (1.15 format)</td>
</tr>
<tr>
<td>float</td>
<td>32-bit real</td>
</tr>
</tbody>
</table>

Table 7.4 ADSP-2101 C Compiler Arithmetic Types

The ADSP-2101 fractional type is described in the ADSP-2101 User's Manual. Briefly, it is a fixed point number with 15 bits of significance whose range is always between ±1. If you assign a fract value to a float you
get a true floating-point value in the same range. You cannot convert
values between fract and integer types. All operations that are valid for
float are valid for fract. Whenever float and fract are mixed in expressions,
all fract are converted to float before evaluation.

The floating-point type, which is not a “native” data type for the
processor, consists of a 16-bit mantissa and 16-bit exponent. The mantissa
must be a twos complement fractional value. The exponent must be a twos
complement integer value. The floating point value is equal to:
mantissa \times 2^{exp}. All floating point numbers must be fully normalized; there
must be no sign-bit extension.

<table>
<thead>
<tr>
<th>Decimal</th>
<th>Exponent (hex)</th>
<th>Mantissa (hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>0001</td>
<td>4000</td>
</tr>
<tr>
<td>3.0</td>
<td>0002</td>
<td>6000</td>
</tr>
<tr>
<td>3.25</td>
<td>0002</td>
<td>6800</td>
</tr>
<tr>
<td>0.0</td>
<td>0000*</td>
<td>0000</td>
</tr>
<tr>
<td>-2.0</td>
<td>0001</td>
<td>8000</td>
</tr>
</tbody>
</table>

* Exponent of zero should be zero; in some instances the Compiler may
  pass zero floats with non-zero exponents.

The next table lists all of the standard C language arithmetic and data
types, and shows which ADSP-2101 type is used to represent them.

<table>
<thead>
<tr>
<th>Name</th>
<th>Underlying Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>int</td>
<td>int</td>
</tr>
<tr>
<td>long int</td>
<td>long int</td>
</tr>
<tr>
<td>short int</td>
<td>int</td>
</tr>
<tr>
<td>unsigned int</td>
<td>unsigned int</td>
</tr>
<tr>
<td>unsigned long int</td>
<td>unsigned long int</td>
</tr>
<tr>
<td>char</td>
<td>int</td>
</tr>
<tr>
<td>unsigned char</td>
<td>unsigned int</td>
</tr>
<tr>
<td>float</td>
<td>float</td>
</tr>
<tr>
<td>double</td>
<td>float</td>
</tr>
<tr>
<td>long double</td>
<td>float</td>
</tr>
<tr>
<td>fract</td>
<td>fract</td>
</tr>
<tr>
<td>unsigned fract</td>
<td>fract</td>
</tr>
<tr>
<td>long fract</td>
<td>fract</td>
</tr>
<tr>
<td>unsigned long fract</td>
<td>fract</td>
</tr>
<tr>
<td>short fract</td>
<td>fract</td>
</tr>
</tbody>
</table>

Table 7.5 C Language Types on ADSP-2100 family
7 C Compiler

7.3.5 Memory Usage
Sixteen-bit values, obviously, require one word of ADSP-2101 storage whether on the stack or not. Thirty-two-bit values require two words and are stored with the LSW in lower memory and the MSW in higher memory.

For example, in a global scope, the C statement:

```c
long l = 52;
```

produces the ADSP-2101 source:

```assembly
.VAR/RAM/DM l_[2];
GLOBAL l_;
INIT l_: 52, 0;
```

Note the use of the underscore

When a 32-bit quantity is pushed onto the stack, its MSW is pushed first, followed by its LSW. Since the stack grows from high memory, the storage order on the stack is the same as for the global variable.

Floating-point numbers are stored with the mantissa in low memory and the exponent in high memory. When pushed onto the stack, the exponent is pushed first, followed by the mantissa, resulting in the same memory relationship as for a global variable.

7.3.6 Storage Classes & Modifiers
The Compiler supports all standard storage classes, types and modifiers:

```
Classes     Types          Modifiers
auto        all, including void const
extern      volatile
register    plus these extensions: pm
dm
static      ram
typedef     rom
```

Register variables are implemented as specified in the standard, namely as hints about processor register use. Specific register use is not guaranteed. The modifiers pm, dm, rom, and ram are provided to identify the storage location as either program or data memory and either ROM or RAM. In practice, only the pm and the rom modifiers are needed, since variables not
on the stack are located in data memory by default and data memory is RAM by default. For example

```c
int pm i;
```

defines an integer, \( i \), located in program memory and

```c
const int rom pm ii;
```

defines a constant, \( ii \), to be located in program memory ROM. Note that the `const` modifier makes it a constant, not the `rom` modifier.

The `-gpm` switch (if given when the Compiler is invoked) takes precedence over the modifiers above.

### 7.3.7 Function Calling & Exit

When a function is called, the following sequence of events takes place:

**Calling Function’s Responsibility:**

1. The arguments are pushed onto the stack in reverse order. The last argument is pushed first and the first argument in the list is the last one pushed onto the stack.
2. Call the function.
3. Modify the stack pointer to remove the arguments from the stack.
4. Pick up returned value (if any) from AX0 or AX0,AX1 registers. (see below)

At step 2, above, control is passed to the called function. Here is the sequence of events within the called function:

**Called Function’s Responsibility:**

1. Push old frame pointer onto the stack.
2. Create local variables on the stack for use during function execution
3. Save reserved/system registers and any restricted/data registers that will be used.
4. Execute the function’s computation, reading arguments from the stack as needed. Store the result in the appropriate (AX0, AX1) register.

5. Restore all saved registers.

6. Release stack space used by locals during execution and restore previous frame pointer.

7. Return control to calling function.

When a function returns, its values (as distinct from any changes in its calling arguments) should be in ALU registers as shown below.

<table>
<thead>
<tr>
<th>Type of Value Returned</th>
<th>Register Used</th>
</tr>
</thead>
<tbody>
<tr>
<td>All 16-bit values</td>
<td>AX0</td>
</tr>
<tr>
<td>32-bit integers</td>
<td>AX0 for LSW</td>
</tr>
<tr>
<td></td>
<td>AX1 for MSW</td>
</tr>
<tr>
<td>floating-point</td>
<td>AX0 for exponent</td>
</tr>
<tr>
<td></td>
<td>AX1 for mantissa</td>
</tr>
</tbody>
</table>

### 7.4 ASSEMBLY LANGUAGE INTERFACE SUMMARY

With an understanding of the restrictions discussed in this chapter and an understanding of the ADSP-2101 instruction set, writing assembly language routines that are called from C programs is not difficult.

#### 7.4.1 Checklist of Prerequisites

The material in this chapter details all of things you need to understand to successfully interface an assembly language routine to a C program. Here is a checklist of the things you should know:

<table>
<thead>
<tr>
<th>Topic</th>
<th>Where Is It Covered?</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register Restrictions</td>
<td>7.3.2</td>
</tr>
<tr>
<td>Stack Usage</td>
<td>7.3.1, 7.3.2 &amp; 7.3.5</td>
</tr>
<tr>
<td>Passing Parameters</td>
<td>7.3.7</td>
</tr>
<tr>
<td>Function Entry &amp; Exit</td>
<td>7.3.7</td>
</tr>
<tr>
<td>Returning Values</td>
<td>7.3.7</td>
</tr>
</tbody>
</table>
7.4.2 Assembly Language Interface Example

The example shows how a simple function in ADSP-2101 source code is defined to properly interface to the C environment.

```c
int i, j, k;
main()
{
    k=add(i, j);
}

add(x,y)
{
    #pragma ADSP2100
    { Function add (x, y) -
        int x, y;
        {  
            Returns: z=x+y;
        }
    }
    dm(i4, m7)=ay0;
    dm(i4, m7)=ar;
    i6=1;
    modify(i6, m4);
    ax0=dm(i6, m5);
    ay0=dm(i6, m5);
    ar=ax0+ay0;
    ax0=ar;
    i6=-1;
    modify(i6, m4);
    ay0=dm(i6, m7);
    ar=dm(i6, m7);
    #pragma ADSP2100
    }
    { save registers }
    { get first parameter }
    { m5=1, i6 points to 2nd parameter }
    { get second parameter }
    { perform addition }
    { return 16-bit values in ax0 }
    { restore registers }
}
```

7 - 19
7 C Compiler

7.5 LANGUAGE EXTENSIONS
In addition to the pm, dm, ram, and rom modifiers, ADSP-210X C provides one new keyword: fastswitch.

Fastswitch is syntactically identical to the switch statement. Semantically, however, fastswitch assumes that there is no default case. It is the programmer’s responsibility to ensure that all possible cases are explicitly provided for. Fastswitch exists because it makes use of the DO UNTIL looping capability of processor, while the normal switch statement cannot. In many instances, the use of fastswitch will result in significantly better performance.

Note that use of fastswitch may be dangerous; if you miss a possible case, your program may become stuck in a loop or create some other error. The tables created for both switch and fastswitch can be optionally stored in program memory or ROM; see the section on Compiler switches in this chapter.

7.6 PROGRAMMING HINTS
Because of the inherent conflicts between the nature of a high-level language like C and the specialized architecture of processors like the ADSP-2101, a number of hints for programming approaches are given in this section as an aid to using the C language system.

7.6.1 Location Of Variables
There are some restrictions on the location of pointers and the objects pointed to. Also, the way in which you declare variables in your C program has performance implications for the assembly code produced.

Pointers and the objects they point to must be in the same memory space (program or data). If they are not, you must explicitly cast the pointer every time it is used to point to something in the other memory space.
7.6.1.1  Globals in PM vs. Globals in DM

Static/global variables are located at fixed addresses in memory. However, accessing data memory is usually more efficient than accessing program memory because the ADSP-2101 cannot perform an immediate value write to program memory. Consequently, global variables declared with the *pm* modifier incur an overhead compared to variables located in data memory.

The example shows two versions of C source, one with default global placement in data memory and the other with explicit *pm* placement, followed by the assembly code produced by each.

**C Source, Global Variable in Data Memory**

```c
int i;
main()
{
    i=3;
}
```

**ADSP-2101 Source, Global Variable in Data Memory**

```assembly
SI=3;
DM(i_)=SI;
```

**C Source, Global Variable in Program Memory**

```c
int pm i;
main()
{
    i=3;
}
```

**ADSP-2101 Source, Global Variable in Program Memory**

```assembly
I5 = ^i_;  {point to label/address}
SI=3;      {load immediate to register}
PM(I5, M6)=SI;  {write to pm}
```

---

Figure 7.3 Global variable location: data memory vs. program memory
7.6.2 Location of Stack
ADSP-2101 processors cannot write an immediate value to program memory. Immediate values must be loaded into a register before they can be written to program memory. Consequently, locating the stack in program memory incurs an overhead penalty of at least one additional instruction cycle for each stack access.

The example shows the assembly source operations required to set up the function call in each memory.

### C Source, Function Call

```c
foo(1, 2, 3);
```

### ADSP-2101 Source, Stack in Data Memory

```assembly
DM(14, M7)=3;
DM(14, M7)=2;
DM(14, M7)=1;
CALL foo;
```

### ADSP-2101 Source, Stack in Program Memory

```assembly
AX0=3;
PM(14, M7)=AX0;
AX0=2;
PM(14, M7)=AX0;
AX0=1;
PM(14, M7)=AX0;
CALL foo;
```

Figure 7.4 Stack location: effect of data memory vs. program memory

7.7 ERROR MESSAGES

The Compiler produces error messages of three basic types: preprocessing errors, corrected syntax errors, and user errors. Assembler errors may occur as well if the Assembler is automatically invoked. The Compiler can also produce a message about Compiler errors, although you should never see such an error in practice.

Preprocessor errors have the format:

```
%PPERROR  pp error number  line number  filename
<---  error message  --->
```

*PP error number* is the preprocessor error number. *Line number* is the source code line number where the error occurred. *Filename* is the name of the file being compiled. The next line shows the actual error message. If
any preprocessor errors occur, the Compiler itself is not run. Here is an example of a preprocessor error report:

```plaintext
%PPERROR [1] line 23 filename.c
Argument count error
```

The rest of the error messages take the following form:

```plaintext
%CC - filename, line number: error type
```

*line of code where error was detected*

```
--------^------- error message
```

*Filename* is the name of the file in which the error occurred. *Line number* specifies the line where the error was detected by the Compiler. *Error type* is one of the following:

- Corrected Syntax Error
- User Error
- Compiler Error

The next line displayed is the actual line of C source code where the error is detected. The last line contains a pointer showing where the error is located in the line of code, and, following that, the specific *error message* itself.

For example, if you fail to type a semicolon at the end of line 7 of your source code, you would see an error such as:

```plaintext
%CC - dsp_sys.c, line 8: Corrected Syntax Error
    p = 9;
    ----^---- Inserted ;
```

(The missing semicolon is not actually detected until the beginning of the following line.)
If you attempt to use a variable which has not been declared, an error such as the following is reported:

%CC - dsp_sys.c, line 14: User Error

k = 2;
-------^---- k not defined in this scope

7.7.1 Corrected Syntax Errors

The Compiler has the capability to detect and correct most syntax errors, allowing the program to compile properly. It does not, however, make the corrections in your C source code file. You should take note of the errors and make the corrections in the source file yourself.

A syntax error is one in which the C source does not conform to ANSI draft standard C. However, the Compiler does not support, look for, or warn about any "old" style C syntax. For example the C statement

\[ x = \neg 8; \]

does not mean

\[ x = x - 8; \]

as it did in older versions of the language. It simply means that the variable \( x \) is assigned the value \(-8\).

Because of the free form nature of the C language, syntax errors may not be detected until after the line on which they occur. For example,

```c
1   while (i) {
2     j=i+j;
3     p=i+p*2;
4     foo(2,3,4)
5 }
```

gives rise to the error report:

%CC - filename.c, line 5: Corrected Syntax Error

```c
1   while (i) {
2     j=i+j;
3     p=i+p*2;
4     foo(2,3,4)
5 }
```

```c
------------^---- Inserted ;
```

7 - 24
In fact, the error is on line four, where the semicolon was left off.

If the syntax error or errors are too extensive to be corrected by the Compiler, a user error is reported and compiling is aborted.

7.7.2 User Errors
User errors flag improper usage of various kinds. Even with proper syntax it is possible to misuse a variable, use an undefined variable or violate the language in some other way. The error messages appearing in user errors are typically self-explanatory.

7.7.3 Compiler Errors
If you see this type of message, the Compiler has detected an internal error. Please make a note of the message displayed and contact Analog Devices Digital Signal Processing Division, Applications Engineering Group. See the copyright page of this manual for information on contacting Analog Devices.

7.7.4 Exit Codes
The Compiler returns an exit code to the operating system when it terminates. This code can be examined to determine whether or not to continue processing, such as when a batch file is used to automatically invoke the Assembler or Linker after compilation.

Three exit codes are defined for the C Compiler:

<table>
<thead>
<tr>
<th>Exit Code</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No errors encountered</td>
</tr>
<tr>
<td>1</td>
<td>Errors encountered</td>
</tr>
<tr>
<td>4</td>
<td>Corrected syntax errors occurred</td>
</tr>
</tbody>
</table>
7 C Compiler
8.1 INTRODUCTION
The ADSP-2101 PROM Splitter extracts the address information and the contents of the ROM portion of the Memory Image file (.EXE) and formats the extracted images for uploading to PROM burners.

The PROM Splitter creates output files for program, data, and boot memory. Three usable files are created for PM to organize the PROMs in word addresses corresponding to three-byte instructions. Two usable files are created for DM to organize any data PROMs in terms of two-byte data words. One usable file is created for BM, which is physically byte-wide (although organized internally in vertical groups of four bytes per word address).

Both program and data memory can also be optionally output as a single stream of bytes for vertical rather than horizontal grouping of words in the PROMs. The PROM Splitter can format the PROM image files in Motorola S Record and Intel Hex Record. For one-byte wide files the Motorola S2 format is supported.

8.2 RUNNING THE PROM SPLITTER
To invoke the PROM Splitter from the host system, the command form is:

SPL21  imagefile outfile  -format -mem_area

Imagefile is the main file name of the memory image file output of the Linker. The .EXE extension is always appended; therefore, the file must have this extension or the PROM Splitter cannot find it.

Outfile is the main file name of the PROM image files. Different names should be used for the program, data, and boot memory files to avoid accidentally overwriting the previous run.

There are two software switches: -format and -mem_area.
8 PROM Splitter

Memory Image File (.EXE)

PROM SPLITTER

Output may be any one of:

-PM switch, 3 usable files:
  - Program Memory Output (.BNU)
  - Program Memory Output (.BNM)
  - Program Memory Output (.BNL)

-DM switch, 2 usable files:
  - (Discard) (.BNU)
  - Data Memory Output (.BNM)

-BM switch, 1 usable file:
  - (Discard) (.BNU)
  - Boot Memory Output (.BNM)

"u" format switch, single stream file:
  - (Discard) (.BNL)
  - Program or Data Memory Output (.BNM)

Figure 8.1 PROM Splitter I/O
PROM Splitter

Format specifies the outfile PROM image record format and can be -s for Motorola S Record or -i for Intel Hex Record. For program and data memory only, the format may also be -us, -us2 or -ui for a single byte stream output file, as explained below. If no format is specified with this switch, the default is to Intel Hex.

-Mem_area is set to be either -pm for program memory, -dm for data memory, or -bm for boot memory, and specifies which memory space the PROM image files generated are for. To create the PROM image files for each, run the PROM Splitter three times, specifying -pm, -dm, and -bm once each, as in:

SPL21 fir_sys pmburn -i -pm
SPL21 fir_sys dmburn -i -dm
SPL21 fir_sys bootburn -i -bm

Again, remember that different outfile names must be specified for the -pm, -dm, and -bm runs. Otherwise the output files from one run may be overwritten by the output of successive runs.

As many ADSP-2101 systems do not use any PROM-based program or data memory, the PROM Splitter is usually run only to create image files for boot memory PROMs. Thus the only invocation command needed in most cases is of the form:

SPL21 fir_sys bootburn -bm

(Format defaults to -i, Intel Hex Record).

8.3 PROM SPLITTER OUTPUT

The PROM Splitter generates three PROM image files when the -pm is set. These PROM image files take outfile as their root name and use the .BNU extension for the upper byte file, .BNM for the middle byte file, and .BNL for the lower byte file. When the -dm switch is set, the PROM Splitter generates two usable PROM image files. These files take outfile as their root name and use the .BNM extension for the upper byte file and .BNL for the lower byte file. The .BNU file is created but should be discarded.

When the -bm switch is set, one usable PROM image file is created which contains all pages of boot memory, and which is named outfile.BNM. The
.BNU and .BNL files are created but can be deleted. Boot memory is always byte-wide and its contents are organized in vertical groups of four bytes (one word). The byte stream output from the PROM Splitter is arranged in such groups, with each group being filled from high-order byte to low-order byte of the word. The high-order byte is located at the lowest byte address of the four-byte group.

The 32-bit words of boot memory consist of a 24-bit instruction padded with an extraneous fourth byte (0xFF); these pad bytes are ignored except for the first one of each page. The pad byte of the first word of each page is the page length for that page of boot memory. This page length is calculated by the PROM Splitter and inserted into the boot memory image file at these locations. For page 0 this value is located at PROM byte address 0x0003.

\[
\text{Page length} = \frac{\text{Number of 24-bit instructions}}{8} - 1
\]

(The number of instructions must be rounded up to a multiple of eight.)

For example, a page length of zero indicates eight instruction words, residing in thirty-two sequential bytes. The maximum page length value of 255 indicates 2048 instruction words. (See the ADSP-2101 User's Manual for more information on memory interfacing.)

Each boot page must contain a number of words which is a multiple of eight; the PROM Splitter adds extraneous words (0xFFFFFFFF) to the end of the page to assure this. For example, if a page has only 4 instructions, 4 extraneous words are added by the PROM Splitter.

The PROM Splitter can also generate a single image file for the u formats. This is possible only for program and data memory (not boot memory). The byte stream output from the PROM Splitter is arranged with the most significant byte for each location preceding the less significant byte(s), from the lower address to the higher address. The 24-bit words in program memory require a sequence of three bytes (1, 2, 3, 1, 2, 3, etc.), while the 16-bit words of data memory require a sequence of two bytes (1, 2, 1, 2, etc.). Absolute address information is lost in this format.

To create the byte-wide u format image, prefix a “u” to the format specified. The format switch now becomes -us, -us2 or -ui for Motorola S, Motorola S2 and Intel formats, respectively. The PROM image file takes outfile as its root name and .BNM as the extension.
9.1 OVERVIEW

This chapter is a complete reference for the instruction set of the ADSP-2101 microcomputer. It is organized by instruction group and, within each group, by individual instruction. The groups and individual instructions are in this order:

ALU
Add / Add with Carry
Subtract X-Y / Subtract X-Y with Borrow
Subtract Y-X / Subtract Y-X with Borrow
AND, OR, Exclusive OR
Pass / Clear
Negate
NOT
Absolute Value
Increment
Decrement
Divide

MAC
Multiply
Multiply / Accumulate
Multiply / Subtract
Clear
Transfer MR
Conditional MR Saturation

SHIFTER
Arithmetic Shift
Logical Shift
Normalize
Derive Exponent
Block Exponent Adjust
Arithmetic Shift Immediate
Logical Shift Immediate

MOVE
Register Move
Load Register Immediate
Data Memory Read (Direct Address)
Data Memory Read (Indirect Address)
Program Memory Read (Indirect Address)
Data Memory Write (Direct Address)
Data Memory Write (Indirect Address)
Program Memory Write (Indirect Address)

PROGRAM FLOW
JUMP
CALL
JUMP or CALL on Flag In Pin
Modify Flag Out Pin
Return from Subroutine
Return from Interrupt
Do Until
IDLE

MISC
Stack Control
Mode Control
Modify Address Register
NOP

MULTIFUNCTION
ALU/MAC/SHIFT operation with Memory Read
ALU/MAC/SHIFT operation with Data Register Move
ALU/MAC/SHIFT operation with Memory Write
Data & Program Memory Read
ALU/MAC operation w/ Data & Program Memory Read

A page heading identifies the instruction group and individual instruction name.
9 Instruction Set Reference

9.2 CYCLE TIME NOTES
All ADSP-2101 instructions can execute in a single clock period. (The term cycle is used to denote both instruction and clock cycle for the ADSP-2101 for this reason.) Consequently, there is no cycle time information given in the description of any individual instruction. There are, however, some conditions under which an instruction cannot be completed in a single cycle, or an extra cycle is inserted between instructions.

9.2.1 ADSP-2101 Extra Cycle Conditions
There are two conditions that require one or more extra clock cycles to complete an instruction for the ADSP-2101: external memory wait states and multiple off-chip memory accesses.

Memory wait states are programmable, as described in the ADSP-2101 User's Manual. From one to seven extra clock cycles may be added to any external data or program memory access.

Because the address and data buses are multiplexed off-chip, the ADSP-2101 can execute one off-chip memory access per instruction with no penalty (other than any wait states inserted, as above). When multiple accesses of off-chip memory are required for one instruction, extra cycles are required. For example, to fetch both an instruction and a data memory value from off-chip requires one extra cycle.

While the two cases described above require extra clock cycles during the execution of an instruction, two other processor operations cause the insertion of extra cycles between instructions. The two operations are the autobuffering feature of serial communications and interrupt handling.

If the autobuffering feature of serial communications is being used to transfer individual data words to or from data memory, then one memory access (requiring 1-8 clock cycles) is "stolen" for each transfer. The timing of this transfer is a function of the rate of serial communication, and is not under direct program control. The stolen memory access occurs only between complete instructions, never between multiple cycles required to complete an instruction. For example, the serial communications controller waits until a data memory access with wait states is complete before "stealing" the cycle(s) it needs.

When an interrupt occurs during the execution of an instruction, the instruction is not completed. A NOP cycle is inserted instead, and the
address of the aborted instruction is stored as the return address for the main program. This NOP, which is followed by a jump to the interrupt-handling routine, is the extra cycle in this case.

9.3 INSTRUCTION SYNTAX NOTATION

The following notation is used in the syntax discussions:

Square Brackets [ ] Anything within square brackets is an optional part of the instruction statement.

Parallel Lines | Lists of parameters enclosed by parallel vertical lines require the choice of one parameter from among the operands listed. If the parallel lines are within brackets, then that operand is optional for that instruction.

CAPITAL LETTERS denote a literal in the program statement. These are instruction words, register names and operand selections to be coded as shown.

parameters are shown in small letters and denote an operand in the instruction for which there are numerous choices. For example, the parameter yap might have as its choices in the actual instruction: MY0, MY1 or MF. These choices are shown for each instruction.

<exp> in Shift Immediate instructions, stands for any constant, used as the exponent or shift value.

<data> stands for any constant or an identifier referenced by the '%' and '^' operators.

<addr> denotes an immediate value of an address to be coded in the instruction. "Addr" may be either an immediate value or a LABEL. Immediate values may be expressed in binary, octal, hexadecimal or decimal format. If no explicit format designator is used, the default is decimal.
immediate values may be any constant in any of the formats shown in Appendix E, examples below. Decimal is the default format.

<table>
<thead>
<tr>
<th>Format</th>
<th>Example</th>
<th>Prefix</th>
</tr>
</thead>
<tbody>
<tr>
<td>Binary</td>
<td>B#10110101010</td>
<td>(prefix B#)</td>
</tr>
<tr>
<td>Octal</td>
<td>017747</td>
<td>(prefix 0)</td>
</tr>
<tr>
<td>Hexadecimal</td>
<td>0x7F4B or H#7F4B</td>
<td>(prefix 0x or H#)</td>
</tr>
<tr>
<td>Decimal</td>
<td>1949</td>
<td>(no prefix)</td>
</tr>
</tbody>
</table>

### 9.3.1 Punctuation & Multifunction Instructions

All instructions terminate with a semicolon. A comma separates the clauses of a multifunction instruction but does not terminate it. For example, the statements below in Example A create one instruction (defined to execute in one instruction cycle). Example B creates two instructions, requiring two separate instruction cycles.

Example A, One multifunction instruction:

```plaintext
AX0 = DM(I0, M0),
AY0 = PM(I4, M4);
```

Example B, Two separate instructions:

```plaintext
AX0 = DM(I0, M0);
AY0 = PM(I4, M4);
```

### 9.3.2 Syntax Notation Example

Here is an example of one instruction, the ALU Add/Add with Carry instruction:

```
[ IF cond ]  AR = xop + yop + C
              AF
```

Below this is a list of the permissible `conds`, `xops` and `yops`. The conditional clause is enclosed in square brackets indicating that it is optional.

The destination register for the add operation must be either AR or AF. They are within vertical parallel lines, and one of them must be chosen since there are no brackets (which would signal an optional operand).
Similarly, the yop term may consist of a Y operand, the carry bit literal, or the sum of both. One of the three expressions must be used.

9.3.3 Status Notation
The following notation is used in the discussion of the effect each instruction has on the status word(s):

- An asterisk indicates a bit in the status word that is changed by the execution of this instruction.
- A dash indicates that this bit is not affected by the instruction.
- 0 or 1 Indicates that a bit is unconditionally cleared or set by the instruction.

For example, the status word ASTAT is shown below:

```
ASTAT: 7 6 5 4 3 2 1 0
SS MV AQ AS AC AV AN AZ
       * - - - - 0 - -
```

In this example, the MV bit is affected. It may be set or cleared. An explanation of the conditions leading to each outcome always follows this chart.

The AV bit is always cleared in this example.

All other bits are unaffected.

For a complete definition of the status register bits, refer to ADSP-2101 User's Manual.

9.3.4 Instruction Word Notation
At the end of each individual instruction definition, the 24-bit format of the assembled opcode is shown. In general, this section uses the same parameter identifiers, such as yop, as the instruction syntax itself.

0 and 1 denote specific bits in the instruction word

vertical bars are separators between fields or bits, and are added only for clarity.
Here is an example of the instruction word format for the ALU instruction Add / Add with Carry:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|----------------------|-----------------|-------|-------|
| 0 0 1 0 0 Z AMF Yop Xop 0 0 0 0 COND |

This is followed by an explanation of the meaning of each parameter. Z, for example, selects the destination register (AR or AF). AMF denotes the ALU or MAC function. A list of the two different opcodes for Add and Add with Carry follow this section. Finally, the terms Yop, Xop and COND have the same meaning as in the higher level syntax of the instruction.

Appendix A is a listing of opcodes for each instruction type. This appendix also defines the bit patterns of each parameter field.
Syntax: \[ \text{IF cond} \quad \text{AR} \quad= \text{xop} \quad+\text{yop} \quad+\text{C} \quad+\text{yop}+\text{C} \];

Permissible xops    Permissible yops    Permissible conds
AX0     MR2     AY0        EQ       LE       AC
AX1     MR1     AY1        NE       NEG      NOT AC
AR      MR0     AF         GT       POS      MV
SR1     SR0     AF         GE       AV       NOT MV
          AF         LT       NOT AV   NOT CE

Example: IF EQ AR = AX0 + AY0 + C;

Description: Test the optional condition and, if true, perform the specified addition. If false then perform a no-operation. Omitting the condition performs the addition unconditionally. The addition operation adds the first source operand to the second source operand along with the ALU carry bit, AC, (if designated by the "+C" notation), using binary addition. The result is stored in the destination location. The operands are contained in the data registers specified in the instruction.

Status Generated:
ASTAT: 7 6 5 4 3 2 1 0
          SS MV AQ AS AC AV AN AZ
          - - - - * * * *

AZ    Set if the result equals zero. Cleared otherwise.
AN    Set if the result is negative. Cleared otherwise.
AV    Set if an arithmetic overflow occurs. Cleared otherwise.
AC    Set if a carry is generated. Cleared otherwise.

Instruction Format:
Conditional ALU/MAC operation, Instruction Type 9:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------------|-----------------|-------|
| 0 0 1 0 0 0 Z AMF Yop Xop 0 0 0 0 COND |

AMF specifies the ALU or MAC operation, in this case:
AMF = 10010 for xop + yop + C operation
AMF = 10011 for xop + yop
Note that xop + C is a special case of xop + yop + C with yop = 0

Z: Destination register  Yop: Y operand
Xop: X operand  COND: condition
ALU

SUBTRACT X-Y / SUBTRACT X-Y with BORROW

Syntax:

```
[ IF cond ] | AR | = xop | - yop | - yop + C-1 |
             | AF |
```

Permissible xops | Permissible yops | Permissible conds

| AX0 | MR2 | AY0 | EQ | LE | AC |
| AX1 | MR1 | AY1 | NE | NEG | NOT AC |
| AR  | MR0 | AF  | GT | POS | MV |
| SR1 |      |     | GE | AV | NOT MV |
| SR0 |      |     | LT | NOT AV | NOT CE |

Example:

```
IF GE AR = AX0 - AY0;
```

Description:
Test the optional condition and, if true, then perform the specified subtraction. If the condition is not true then perform a no-operation. Omitting the condition performs the subtraction unconditionally. The subtraction operation subtracts the second source operand from the first source operand, and optionally adds the ALU Carry bit (AC) minus 1 (H#0001), and stores the result in the destination location. The (C-1) quantity effectively implements a borrow capability for multiprecision subtractions. The operands are contained in the data registers specified in the instruction.

Status Generated:
ASTAT: 7 6 5 4 3 2 1 0

**AZ**
Set if the result equals zero. Cleared otherwise.

**AN**
Set if the result is negative. Cleared otherwise.

**AV**
Set if an arithmetic overflow occurs. Cleared otherwise.

**AC**
Set if a carry is generated. Cleared otherwise.

Instruction Format:
Conditional ALU/MAC operation, Instruction type 9:

```
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 0 1 0 0 1 Z AMF Yop Xop 0 0 0 0 COND
```

AMF specifies the ALU or MAC operation. In this case,

AMF = 10110 for xop - yop + C-1 operation.
AMF = 10111 for xop - yop operation.

Z: Destination register
Xop: X operand
Yop: Y operand
COND: condition
ALU

SUBTRACT Y-X / SUBTRACT Y-X with BORROW

Syntax:

\[
\begin{align*}
\text{[ IF cond ]} & \quad \text{AR} = \text{yop} - \quad \text{xop} \\
\quad & \quad \text{AF} + \quad \text{xop} + C - 1
\end{align*}
\]

Permissible xops: AX0, MR2, AX1, MR1, AR, MR0, SR1, SR0
Permissible yops: AYO, AY1, AF
Permissible conds: EQ, LE, AC, NE, NEG, NOT AC, GT, POS, MV, GE, AV, NOT MV, LT, NOT AV, NOT CE

Example:

\[
\text{IF GT AR = AYO} - \text{AX0} + C - 1;
\]

Description: Test the optional condition and, if true, then perform the specified subtraction. If the condition is not true then perform a no-operation. Omitting the condition performs the subtraction unconditionally. The subtraction operation subtracts the second source operand from the first source operand, optionally adds the ALU Carry bit (AC) minus 1 (H#0001), and stores the result in the destination location. The (C-1) quantity effectively implements a borrow capability for multiprecision subtractions. The operands are contained in the data registers specified in the instruction.

Status Generated:

<table>
<thead>
<tr>
<th>ASTAT:</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS</td>
<td>MV</td>
<td>AQ</td>
<td>AS</td>
<td>AC</td>
<td>AV</td>
<td>AN</td>
<td>AZ</td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

AZ Set if the result equals zero. Cleared otherwise.
AN Set if the result is negative. Cleared otherwise.
AV Set if an arithmetic overflow occurs. Cleared otherwise.
AC Set if a carry is generated. Cleared otherwise.

Instruction Format:

Conditional ALU/MAC Operation, Instruction Type 9:

<table>
<thead>
<tr>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Z</td>
<td>AMF</td>
<td>Yop</td>
<td>Xop</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

AMF specifies the ALU or MAC operation. In this case,

AMF = 11010 for yop - xop + C - 1 operation.
AMF = 11001 for yop - xop operation.

Z: Destination register
Xop: X operand
Yop: Y operand
COND: condition
ALU
AND, OR, XOR

Syntax:  [ IF cond ]  AR = xop  AND OR XOR yop

Permissible xops  Permissible yops  Permissible conds
AX0 MR2  AY0  EQ  LE  AC
AX1 MR1  AY1  NE  NEG  NOT AC
AR MR0  AF  GT  POS  MV
SR1  GE  AV  NOT MV
SR0  LT  NOT AV  NOT CE

Example:  AR = AX0 XOR AY0;

Description:  Test the optional condition and if true, then perform the
specified bitwise logical operation (logical AND, Inclusive OR, or
EXCLUSIVE OR). If the condition is not true then perform a no-operation.
Omitting the condition performs the logical operation unconditionally.
The operands are contained in the data registers specified in the
instruction.

Status Generated:
ASTAT:  7 6 5 4 3 2 1 0
SS MV AQ AS AC AV AN AZ
----------
0 0 * *

AZ  Set if the result equals zero. Cleared otherwise.
AN  Set if the result is negative. Cleared otherwise.
AV  Always cleared.
AC  Always cleared.

Instruction Format:
Conditional ALU/MAC Operation, Instruction Type 9:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|----------------------|-------------------|----------------|
| 0 0 1 0 0 1 Z        | AMF               | Yop Xop        |
| 0 0 0 0 0 0 0 0 0 0 0 | COND              |                |

AMF specifies the ALU or MAC operation. In this case,
AMF = 11100 for AND operation.
AMF = 11101 for OR operation.
AMF = 11110 for XOR operation.

Z:  Destination register  Yop:  Y operand
Xop:  X operand  COND:  condition

9-10
Syntax:  [ IF cond ] | AR | AF | PASS | xop | yop |

Permissible xops  | Permissible yops  | Permissible conds  
-----------------|-------------------|-------------------
AX0  MR2 | AY0 | EQ | LE | AC  
AX1  MR1 | AY1 | NE | NEG | NOT AC 
AR  MR0  | AF | GT | POS | MV 
SR1 | 0, 1 | GE | AV | NOT MV 
SR0  | LT | NOT AV | NOT CE 

Example:  IF GE AR = PASS AY0;

Description:  Test the optional condition and if true, pass the source operand unmodified through the ALU block and store in the destination location. If the condition is not true perform a no-operation. Omitting the condition performs the PASS unconditionally. The source operand is contained in the data registers specified in the instruction.

The PASS instruction performs the transfer to the AR register and affects the status flag; this instruction is different from a register move operation which does not affect any status flags. PASS 0 is the best method of clearing AR; it can also be done in a multifunction instruction in conjunction with memory reads and writes. The 1 argument is H#0001.

Status Generated:

<table>
<thead>
<tr>
<th>ASTAT:</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS</td>
<td>MV</td>
<td>AQ</td>
<td>AS</td>
<td>AC</td>
<td>AV</td>
<td>AN</td>
<td>AZ</td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>*</td>
<td>*</td>
<td></td>
</tr>
</tbody>
</table>

AZ  Set if the result equals zero. Cleared otherwise.
AN  Set if the result is negative. Cleared otherwise.
AV  Always cleared.
AC  Always cleared.

Instruction Format:

Conditional ALU/MAC Operation, Instruction Type 9:

| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0  | 0  | 1  | 0  | 0  | Z  | AMF | Yop | Xop | 0  | 0  | 0  | 0  | 0  | 0  | Cond |

AMF specifies the ALU or MAC operation. In this case,
AMF = 10000 for PASS yop operation.
AMF = 10011 for PASS xop operation.

Note that PASS xop is a special case of xop + yop, with yop specified as 0.

Z:  Destination register  Yop:  Y operand
Xop:  X operand  COND:  condition
9

ALU NEGATE

Syntax: [ IF cond ] | AR = - | xop ;
            | AF | yop |

Permissible xops | Permissible yops | Permissible conds
AX0    MR2 | AY0 | EQ   | LE   | AC
AX1    MR1 | AY1 | NE   | NEG  | NOT AC
AR     MR0 | AF  | GT   | POS  | MV
SR1    |     | GE   | AV   | NOT MV
SR0    |     | LT   | NOT AV | NOT CE

Example: IF LT AR = - AYO;

Description: Test the optional condition and if true, then NEGATE the source operand and store in the destination location. If the condition is not true then perform a no-operation. Omitting the condition performs the NEGATE operation unconditionally. The source operand is contained in the data register specified in the instruction.

Status Generated:
ASTAT: 7 6 5 4 3 2 1 0
        SS MV AQ AS AC AV AN AZ
        - - - - 0 * * *

AZ    Set if the result equals zero. Cleared otherwise.
AN    Set if the result is negative. Cleared otherwise.
AV    Set if operand = H#8000. Cleared otherwise.
AC    Always cleared.

Instruction Format:
Conditional ALU/MAC Operation, Instruction Type 9:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------------|-----------------|-----------------|-----------------|-----------------|
| 0 0 1 0 0 0  | AMF | Yop | Xop | 0 0 0 0 | COND |

AMF specifies the ALU or MAC operation. In this case,
AMF = 10101 for - yop operation.
AMF = 11001 for - xop operation
Note that -xop is a special case of yop -xop, with yop specified to be 0.

Z: Destination register | Yop: Y operand
Xop: X operand | COND: condition
Syntax:  [ IF cond ]  \[ AR \]  = NOT \[ xop \]  \[ yop \] ;

Permissible xops  Permissible yops  Permissible conds
AX0  MR2  AY0  EQ  LE  AC
AX1  MR1  AY1  NE  NEG  NOT AC
AR  MR0  AF  GT  POS  MV
SR1  0  GE  AV  NOT MV
SR0  LT  NOT AV  NOT CE

Example:  IF NE AF = NOT AX0;

Description:  Test the optional condition and if true, then perform the logical complement (ones complement) of the source operand and store in the destination location. If the condition is not true then perform a no-operation. Omitting the condition performs the complement operation unconditionally. The source operand is contained in the data register specified in the instruction.

Status Generated:

ASTAT:  7 6 5 4 3 2 1 0
SS  MV  AQ  AS  AC  AV  AN  AZ
   - - - - 0 0 * *

AZ  Set if the result equals zero. Cleared otherwise.
AN  Set if the result is negative. Cleared otherwise.
AV  Always cleared.
AC  Always cleared.

Instruction Format:

Conditional ALU/MAC Operation, Instruction Type 9:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------------|-----------------|-----------------|
| 0 0 1 0 0 0 | AMF | Yop | Xop | 0 0 0 0 | COND |

AMF specifies the ALU or MAC operation. In this case, AMF = 10100 for NOT yop operation. AMF = 11011 for NOT xop operation.

Z:  Destination register  Yop:  Y operand
Xop:  X operand  COND:  condition
ALU
ABSOLUTE VALUE

Syntax:  [ IF cond ] | AR | = ABS xop ;

Permissible xops  Permissible conds
AX0  MR2  EQ  LE  AC
AX1  MR1  NE  NEG  NOT AC
AR  MR0  GT  POS  MV
SR1  GE  AV  NOT MV
SR0  LT  NOT AV  NOT CE

Example:  IF NEG AF = ABS AX0 ;

Description:  Test the optional condition and, if true, then take the absolute value of the source operand and store in the destination location. If the condition is not true then perform a no-operation. Omitting the condition performs the absolute value operation unconditionally. The source operand is contained in the data register specified in the instruction.

Status Generated:
ASTAT: 7 6 5 4 3 2 1 0
SS  MV  AQ  AS  AC  AV  AN  AZ
- - - * 0 * * *
AZ  Set if the result equals zero. Cleared otherwise.
AN  Set if \( xop \) is H#8000. Cleared otherwise.
AV  Set if \( xop \) is H#8000. Cleared otherwise.
AC  Always cleared.
AS  Set if the source operand is negative. Cleared otherwise.

Instruction Format:
Conditional ALU/MAC Operation, Instruction Type 9:

\[
\begin{array}{cccccccccccccccc}
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 0 & 1 & 0 & 0 & Z & AMF & 0 & 0 & Xop & 0 & 0 & 0 & 0 & COND \\
\end{array}
\]

AMF specifies the ALU or MAC operation. In this case, AMF = 11111 for ABS xop operation.

Z:  Destination register
Xop:  X operand  COND:  condition
Syntax: \[ \text{IF cond} \quad | \text{AR} | = \text{yop} + 1; \]

Permissible yops      | Permissible conds
AY0  | EQ  | LE  | AC
AY1  | NE  | NEG | NOT AC
AF   | GT  | POS | MV
GE   | AV  | NOT MV
LT   | NOT AV | NOT CE

Example: IF GT AF = AF + 1;

Description: Test the optional condition and if true, then increment the source operand by H#0001 and store in the destination location. If the condition is not true then perform a no-operation. Omitting the condition performs the increment operation unconditionally. The source operand is contained in the data register specified in the instruction. This operation enables setting AR or AF to +1 by selecting yop = 0.

Status Generated:
ASTAT: 7 6 5 4 3 2 1 0
SS MV AQ AS AC AV AN AZ

AZ Set if the result equals zero. Cleared otherwise.
AN Set if the result is negative. Cleared otherwise.
AV Set if an overflow is generated. Cleared otherwise.
AC Set if a carry is generated. Cleared otherwise.

Instruction Format:
Conditional ALU/MAC Operation, Instruction Type 9:

<table>
<thead>
<tr>
<th>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 0 0 Z AMF Yop Xop 0 0 0 0 COND</td>
</tr>
</tbody>
</table>

AMF specifies the ALU or MAC operation. In this case, AMF = 10001 for yop + 1 operation. Note that the xop field is ignored for the increment operation.

Z: Destination register  Yop: Y operand
Xop: X operand  COND: condition
ALU DECREMENT

Syntax:  [ IF cond ] AR AF = yop - 1 ;

Permissible yops  Permissible cond
AY0    EQ    LE   AC
AY1    NE    NEG  NOT AC
AF     GT    POS  MV
GE     AV    NOT MV
LT     NOT AV NOT CE

Example:  IF EQ AR = AY1 - 1 ;

Description:  Test the optional condition and if true, then decrement the source operand by H#0001 and store in the destination location. If the condition is not true then perform a no-operation. Omitting the condition performs the decrement operation unconditionally. The source operand is contained in the data register specified in the instruction. This operation enables setting AR or AF to -1 by selecting yop = 0.

Status Generated:
ASTAT:  7  6  5  4  3  2  1  0
         SS MV AQ AS AC AV AN AZ
          * * * * * * *

AZ Set if the result equals zero. Cleared otherwise.
AN Set if the result is negative. Cleared otherwise.
AV Set if an overflow is generated. Cleared otherwise.
AC Set if a carry is generated. Cleared otherwise.

Instruction Format:
Conditional ALU/MAC Operation, Instruction Type 9:

|   23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0 |
|-----------------------------------------------|-----------------|-----------------|-----------------|
| 0 0 1 0 0 0 2 | AMF  | Yop  | Xop  | 0 0 0 0 0 0 COND |

AMF specifies the ALU or MAC operation. In this case, AMF = 11000 for yop - 1 operation. Note that the xop field is ignored for the decrement operation.

Z:  Destination register  Yop:  Y operand
Xop:  X operand  COND:  condition
Syntax:  
DIVS yop, xop;
DIVQ xop;

Permissible xops  Permissible yops
AX0  MR2       AY1
AX1  MR1       AF
AR    MR0
     SR1
     SR0

Description: These instructions implement yop / xop. There are two divide primitives, DIVS and DIVQ. A single precision divide, with a 32-bit numerator and a 16-bit denominator, yielding a 16-bit quotient, executes in 16 cycles. Higher precision divides are also possible.

The division can be either signed or unsigned, but both the numerator and denominator must be the same; both signed or unsigned. The programmer sets up the divide by sorting the upper half of the numerator in any permissible yop (AY1 or AF), the lower half of the numerator in AY0, and the denominator in any permissible xop. The divide operation is then executed with the divide primitives, DIVS and DIVQ. Repeated execution of DIVQ implements a non-restoring conditional add-subtract division algorithm. At the conclusion of the divide operation the quotient will be in AY0.

To implement a signed divide, first execute the DIVS instruction once, which computes the sign of the quotient. Then execute the DIVQ instruction for as many times as there are bits remaining in the quotient (e.g., for a signed, single-precision divide, execute DIVS once and DIVQ 15 times).

To implement an unsigned divide, first place the upper half of the numerator in AF, then initialize the AQ bit to zero by manually clearing it in the Arithmetic Status Register, ASTAT. This indicates that the sign of the quotient is positive. Then execute the DIVQ instruction for as many times as there are bits in the quotient (e.g., for an unsigned single-precision divide, execute DIVQ 16 times).

The quotient bit generated on each execution of DIVS and DIVQ is the AQ bit which is written to the ASTAT register at the end of each cycle. The final remainder produced by this algorithm (and left over in the AF register) is not valid and must be corrected if it is needed. For more information, consult Appendix B, "Division Exceptions," in your User's Manual.
ALU

DIVIDE

Status Generated:
ASTAT: 7 6 5 4 3 2 1 0
SS MV AQ AS AC AV AN AZ

AQ  Loaded with the bit value equal to the AQ bit computed on each cycle from execution of the DIVS or DIVQ instruction.

AC  These bits may change during execution of DIVS or DIVQ instruction;

AV  however, the bit values are meaningless and should be ignored.

AN

AZ

Instruction Format:
DIVQ, Instruction Type 23:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 0 0 0 0 0 1 1 1 0 0 0 1 0                     | Xop             | 0 0 0 0 0 0 0 0 |

DIVS, Instruction Type 24:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 0 0 0 0 0 1 1 0 0 0 0 0 | Yop             | Xop             | 0 0 0 0 0 0 0 0 |

Xop:  X operand  Yop:  Y operand
Syntax:  

\[
\begin{array}{c|c|c|c|c|c}
\text{[ IF cond]} & \text{MR} & = \text{xop} \times \text{yop} & \text{(SS)} & \text{MF} & \text{;}
\end{array}
\]

Permissible xops  Permissible yops  Permissible conds
MX0    AR    MY0    EQ    LE    AC
MX1    SR1   MY1    NE    NEG   NOT AC
MR2    SR0   MF     GT    POS   MV
MR1
MR0

Example:  

\[
\text{IF EQ MR = MX0 * MF (UU);} 
\]

Description:  
Test the optional condition and, if true, then multiply the two source operands and store in the destination location. If the condition is not true perform a no-operation. Omitting the condition performs the multiplication unconditionally. The operands are contained in the data registers specified in the instruction. When MF is the destination operand, only bits 31-16 of the product are stored in MF.

The data format selection field following the two operands specifies whether each respective operand is in Signed (S) or Unsigned (U) format. The \text{xop} is specified first and \text{yop} is second. There is no default; one of the data formats must be specified.

If RND (Round) is specified, the MAC multiplies the two source operands, rounds the result to the most significant 24 bits (or rounds bits 31-16 to 16 bits if there is no overflow from the multiply), and stores the result in the destination location. The two multiplication operands \text{xop} and \text{yop} are considered to be in twos complement format. All rounding is unbiased. For a discussion of unbiased rounding, see “Rounding Mode” in the “Multiplier/Accumulator” section of the ADSP-2101 User’s Manual.

Status Generated:

\[
\begin{array}{llllllllllllll}
\text{ASTAT:} & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\text{SS} & \text{MV} & \text{AQ} & \text{AS} & \text{AC} & \text{AV} & \text{AN} & \text{AZ} \\
- & \times & - & - & - & - & - & - \\
\text{MV} & \text{Set on MAC overflow (if any of upper 9 bits of MR are not all one or zero). Cleared otherwise.}
\end{array}
\]
**Instruction Format:**
Conditional ALU/MAC Operation, Instruction Type 9:

<table>
<thead>
<tr>
<th>AMF</th>
<th>FUNCTION</th>
<th>Data Format</th>
<th>X-Operand</th>
<th>Y-Operand</th>
</tr>
</thead>
<tbody>
<tr>
<td>00100</td>
<td>xop * yop</td>
<td>(SS)</td>
<td>Signed</td>
<td>Signed</td>
</tr>
<tr>
<td>00101</td>
<td>xop * yop</td>
<td>(SU)</td>
<td>Signed</td>
<td>Unsigned</td>
</tr>
<tr>
<td>00110</td>
<td>xop * yop</td>
<td>(US)</td>
<td>Unsigned</td>
<td>Signed</td>
</tr>
<tr>
<td>00111</td>
<td>xop * yop</td>
<td>(UU)</td>
<td>Unsigned</td>
<td>Unsigned</td>
</tr>
<tr>
<td>00001</td>
<td>xop * yop</td>
<td>(RND)</td>
<td>Signed</td>
<td>Signed</td>
</tr>
</tbody>
</table>

Z: Destination register
Xop: X operand
Yop: Y operand
COND: condition
Syntax:

\[
[\text{IF cond}] \quad \text{MR} = \text{MR} + \text{xop} \times \text{yop} \quad \text{(SS)} \quad ;
\]

\[
\quad \text{MF} \quad \text{(SU)} \quad \text{(US)} \quad \text{(UU)} \quad \text{(RND)}
\]

<table>
<thead>
<tr>
<th>Permissible xops</th>
<th>Permissible yops</th>
<th>Permissible cons</th>
</tr>
</thead>
<tbody>
<tr>
<td>MX0 AR MY0</td>
<td>EQ LE AC</td>
<td></td>
</tr>
<tr>
<td>MX1 SR1 MY1</td>
<td>NE NEG NOT AC</td>
<td></td>
</tr>
<tr>
<td>MR2 SR0 MF</td>
<td>GT POS MV</td>
<td></td>
</tr>
<tr>
<td>MR1</td>
<td>GE AV NOT MV</td>
<td></td>
</tr>
<tr>
<td>MR0</td>
<td>LT NOT AV NOT CE</td>
<td></td>
</tr>
</tbody>
</table>

Example:

\[\text{IF GE MR = MR + MX0} \times \text{MY1} \quad \text{(SS)};\]

Description:
Test the optional condition and, if true, then multiply the two source operands, add the product to the present contents of the MR register, and store the result in the destination location. If the condition is not true then perform a no-operation. Omitting the condition performs the multiply / accumulate unconditionally. The operands are contained in the data registers specified in the instruction. When MF is the destination operand, only bits 31-16 of the 40-bit result are stored in MF.

The data format selection field to the right of the two operands specifies whether each respective operand is in signed (S) or unsigned (U) format. The X operand is specified first and Y operand is second. There is no default. A data format must be specified.

If RND (Round) is specified, the MAC multiplies the two source operands, adds the product to the current contents of the MR register, rounds the result to the most significant 24 bits (or rounds bits 31-16 to the nearest 16 bits if there is no overflow from the multiply/accumulate), and stores the result in the destination location. The two multiplication operands \text{xop} and \text{yop} are considered to be in signed two's complement format. All rounding is unbiased. For a discussion of unbiased rounding, see “Rounding Mode” in the “Multiplier/Accumulator” section of the \textit{ADSP-2101 User’s Manual}.
Status Generated:

ASTAT: 7 6 5 4 3 2 1 0
SS MV AQ AS AC AV AN AZ

MV Set on MAC overflow (if any of upper 9 bits of MR are not all one or zero). Cleared otherwise.

Instruction Format:
Conditional ALU/MAC Operation, Instruction Type 9:

<table>
<thead>
<tr>
<th>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>0 0 1 0 0</th>
<th>AMF</th>
<th>Yop</th>
<th>Xop</th>
<th>0 0 0 0</th>
<th>COND</th>
</tr>
</thead>
</table>

AMF: Specifies the ALU or MAC Operation. In this case,

<table>
<thead>
<tr>
<th>AMF</th>
<th>FUNCTION</th>
<th>Data Format</th>
<th>X-Operand</th>
<th>Y-Operand</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0</td>
<td>MR+xop * yop</td>
<td>(SS)</td>
<td>Signed</td>
<td>Signed</td>
</tr>
<tr>
<td>0 1 0 0 1</td>
<td>MR+xop * yop</td>
<td>(SU)</td>
<td>Signed</td>
<td>Unsigned</td>
</tr>
<tr>
<td>0 1 0 1 0</td>
<td>MR+xop * yop</td>
<td>(US)</td>
<td>Unsigned</td>
<td>Signed</td>
</tr>
<tr>
<td>0 1 0 1 1</td>
<td>MR+xop * yop</td>
<td>(UU)</td>
<td>Unsigned</td>
<td>Unsigned</td>
</tr>
<tr>
<td>0 0 0 1 0</td>
<td>MR+xop * yop</td>
<td>(RND)</td>
<td>Signed</td>
<td>Signed</td>
</tr>
</tbody>
</table>

Z: Destination register
Xop: X operand
Yop: Y operand
COND: condition
Syntax: \[ [ \text{IF cond} ] \quad \text{MR} = \text{MR} - \text{xop} * \text{yop} \quad \text{MF} \quad (SS) \quad ; \]
\[ (SU) \quad (US) \quad (UU) \quad (RND) \]

**Permissible xops**
- MX0: AR
- MX1: SR1
- MR2: SR0
- MR1
- MR0

**Permissible yops**
- MY0
- MY1
- MF

**Permissible conds**
- EQ
- LE
- AC
- NE
- NEG
- NOT AC
- GT
- POS
- MV
- GE
- AV
- NOT MV
- LT
- NOT AV
- NOT CE

**Example:**
\[ \text{IF LT MR = MR} - \text{MX1} \ast \text{MY0 (SU)} ; \]

**Description:**
Test the optional condition and, if true, then multiply the two source operands, subtract the product from the present contents of the MR register, and store the result in the destination location. If the condition is not true perform a no-operation. Omitting the condition performs the multiply/subtract unconditionally. The operands are contained in the data registers specified in the instruction. When MF is the destination operand, only bits 16-31 of the 40-bit result are stored in MF.

The data format selection field to the right of the two operands specifies whether each respective operand is in signed (S) or unsigned (U) format. The X operand is specified first and Y operand is second. There is no default; a data format must be specified.

If RND (Round) is specified, the MAC multiplies the two source operands, subtracts the product from the current contents of the MR register, rounds the result to the most significant 24 bits (or rounds bits 31-16 to 16 bits if there is no overflow from the multiply/accumulate), and stores the result in the destination location. The two multiplication operands \text{xop} and \text{yop} are considered to be in signed two's complement format. All rounding is unbiased. For a discussion of unbiased rounding, see “Rounding Mode” in the “Multiplier/Accumulator” section of the *ADSP-2101 User’s Manual.*
**MAC MULTIPLY / SUBTRACT**

**Status Generated:**

<table>
<thead>
<tr>
<th>ASTAT:</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS</td>
<td>MV</td>
<td>AQ</td>
<td>AS</td>
<td>AC</td>
<td>AV</td>
<td>AN</td>
<td>AZ</td>
<td>--</td>
</tr>
</tbody>
</table>

**MV** Set on MAC overflow (if any of the upper 9 bits of MR are not all one or zero). Cleared otherwise.

**Instruction Format:**

Conditional ALU/MAC Operation, Instruction Type 9:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
| 0 0 1 0 0 | Z | AMF | Yop | Xop | 0 0 0 0 | COND |

**AMF:** Specifies the ALU or MAC Operation. In this case,

<table>
<thead>
<tr>
<th>AMF</th>
<th>FUNCTION</th>
<th>Data Format</th>
<th>X-Operand</th>
<th>Y-Operand</th>
</tr>
</thead>
<tbody>
<tr>
<td>01100</td>
<td>MR-xop * yop</td>
<td>(SS)</td>
<td>Signed</td>
<td>Signed</td>
</tr>
<tr>
<td>01101</td>
<td>MR-xop * yop</td>
<td>(SU)</td>
<td>Signed</td>
<td>Unsigned</td>
</tr>
<tr>
<td>01110</td>
<td>MR-xop * yop</td>
<td>(US)</td>
<td>Unsigned</td>
<td>Signed</td>
</tr>
<tr>
<td>01111</td>
<td>MR-xop * yop</td>
<td>(UU)</td>
<td>Unsigned</td>
<td>Unsigned</td>
</tr>
<tr>
<td>00011</td>
<td>MR-xop * yop</td>
<td>(RND)</td>
<td>Signed</td>
<td>Signed</td>
</tr>
</tbody>
</table>

**Z:** Destination register

**Xop:** X operand

**Yop:** Y operand

**COND:** condition
Syntax: \[ \text{IF cond} \] \[ \text{MR} = 0 ; \] \text{MF} \\

Permissible conds

<table>
<thead>
<tr>
<th>EQ</th>
<th>NE</th>
<th>GT</th>
<th>GE</th>
<th>LT</th>
</tr>
</thead>
<tbody>
<tr>
<td>LE</td>
<td>NEG</td>
<td>POS</td>
<td>AV</td>
<td>NOT AV</td>
</tr>
<tr>
<td>AC</td>
<td>NOT AC</td>
<td>MV</td>
<td>NOT MV</td>
<td>NOT CE</td>
</tr>
</tbody>
</table>

Example: IF GT MR = 0;

Description: Test the optional condition and, if true, then set the specified register to zero. If the condition is not true perform a no-operation. Omitting the condition performs the clear unconditionally. The entire 40-bit MR or 16-bit MF register is cleared to zero.

Status Generated:

ASTAT: 7 6 5 4 3 2 1 0

<table>
<thead>
<tr>
<th>SS</th>
<th>MV</th>
<th>AQ</th>
<th>AS</th>
<th>AC</th>
<th>AV</th>
<th>AN</th>
<th>AZ</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

MV Always cleared.

Instruction Format:

Conditional ALU/MAC Operation, Instruction Type 9:

| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0  | 0  | 1  | 0  | 0  | Z  | AMF | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

AMF: Specifies the ALU or MAC Operation. In this case, AMF = 00100 for clear operation.

Z: Destination register

COND: condition
MAC
TRANSFER MR

Syntax:  

\[
[ \text{IF cond} ] \quad \text{MR} \quad = \quad \text{MR} \quad [\text{ (RND) } ] \\
\text{MF}
\]

Permissible conds

<table>
<thead>
<tr>
<th>EQ</th>
<th>NE</th>
<th>GT</th>
<th>GE</th>
<th>LT</th>
</tr>
</thead>
<tbody>
<tr>
<td>LE</td>
<td>NEG</td>
<td>POS</td>
<td>AV</td>
<td>NOT AV</td>
</tr>
<tr>
<td>AC</td>
<td>NOT AC</td>
<td>MV</td>
<td>NOT MV</td>
<td>NOT CE</td>
</tr>
</tbody>
</table>

Example:  

IF EQ MF = MR (RND);

Description:  
Test the optional condition and, if true, then perform the MR transfer according to the description below. If the condition is not true then perform a no-operation. Omitting the condition performs the transfer unconditionally.

This transfer operation actually performs a multiply/accumulate, specifying \( yop = 0 \) as a multiplicand and adding the zero product to the contents of MR. The MR register may be optionally rounded at the boundary between bits 15 and 16 of the result by specifying the RND option. If MF is specified as the destination, bits 31-16 of the result are stored in MF. If MR is the destination, the entire 40-bit result is stored in MR.

Status Generated:

ASTAT:  

\[
\begin{array}{cccccccccccc}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
SS & MV & AQ & AS & AC & AV & AN & AZ \\
- & * & - & - & - & - & - & - \\
\end{array}
\]

MV: Set on MAC overflow (if any of upper 9 bits of MR are not all one or zero). Cleared otherwise.

Instruction Format:

Conditional ALU/MAC Operation, Instruction Type 9:

<table>
<thead>
<tr>
<th>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 0 0 1 1 Xop 0 0 0 0</td>
</tr>
</tbody>
</table>

AMF: Specifies the ALU or MAC Operation. In this case, AMF = 01000 designates MR + xop*yop (SS). The \( yop \) is selected to be zero; \( xop \) is ignored.

Z: Destination register  
Xop: X operand  
COND: condition
Syntax: IF MV SAT MR;

Description: Test the MV (MAC Overflow) bit in the Arithmetic Status Register (ASTAT), and if set, then saturate the lower-order 32 bits of the 40-bit MR register; if the MV is not set then perform a no-operation.

Saturation of MR is executed with this instruction for one cycle only; MAC saturation is not a continuous mode that is enabled or disabled. The saturation instruction is intended to be used at the completion of a series of multiply/accumulate operations so that temporary overflows do not cause the accumulator to saturate.

The saturation result depends on the state of MV and on the sign of MR (the MSB of MR2). The possible results after execution of the saturation instruction are shown in the table below.

<table>
<thead>
<tr>
<th>MV</th>
<th>MSB of MR2</th>
<th>MR contents after saturation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>No change</td>
<td></td>
</tr>
<tr>
<td>0 1</td>
<td>No change</td>
<td></td>
</tr>
<tr>
<td>1 0</td>
<td>00000000 0111111111111111 1111111111111111</td>
<td></td>
</tr>
<tr>
<td>1 1</td>
<td>11111111 1000000000000000 0000000000000000</td>
<td></td>
</tr>
</tbody>
</table>

Status Generated: No status bits affected.

Instruction Format:
Saturate MR operation, Instruction Type 25:

```
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
```
SHIFTER
ARITHMETIC SHIFT

Syntax: 

\[
\text{[ IF cond ] SR = [SR OR] ASHIFT xop} \quad \text{|} \quad \text{(HI)} \quad \text{|} \quad \text{(LO)} \quad \text{;}
\]

<table>
<thead>
<tr>
<th>Permissible xops</th>
<th>Permissible conds</th>
</tr>
</thead>
<tbody>
<tr>
<td>SI - AR</td>
<td>EQ - LE - AC</td>
</tr>
<tr>
<td>SR1 - MR2</td>
<td>NE - NEG - NOT AC</td>
</tr>
<tr>
<td>SR0 - MR1</td>
<td>GT - POS - MV</td>
</tr>
<tr>
<td></td>
<td>GE - AV</td>
</tr>
<tr>
<td></td>
<td>LT - NOT AV - NOT CE</td>
</tr>
</tbody>
</table>

Example: IF LT SR = SR OR ASHIFT SI (LO);

Description: Test the optional condition and, if true, then perform the designated arithmetic shift. If the condition is not true then perform a no-operation. Omitting the condition performs the shift unconditionally. The operation arithmetically shifts the bits of the operand by the amount and direction specified in the Shift Code from the SE register. Positive Shift Codes cause a left shift (upshift) and negative Codes cause a right shift (downshift).

The shift may be referenced to the upper half of the output field (HI option) or to the lower half (LO option). The shift output may be logically ORed with the present contents of the SR register by selecting the SR OR option.

For ASHIFT with a positive Shift Code (i.e. positive value in SE), the operand is shifted left; with a negative Shift Code (i.e. negative value in SE), the operand is shifted right. The number of positions shifted is the count in the Shift Code. The 32-bit output field is sign-extended to the left (the MSB of the input is replicated to the left), and the output is zero-filled from the right. Bits shifted out of the high order bit in the 32-bit destination field (SR) are dropped. Bits shifted out of the low order bit in the destination field (SR) are dropped.

To shift a double precision number, the same Shift Code is used for both halves of the number. On the first cycle, the upper half of the number is shifted using the HI and PASS options; then on the second cycle, the lower half of the number is shifted using the LO and OR options.

Status Generated: None affected.
**Instruction Format:**
Conditional Shift Operation, Instruction Type 16:

<table>
<thead>
<tr>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td>SF</td>
<td>Xop</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>COND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**SF**  
Shifter Function  
0 1 0 0  ASHIFT (HI, PASS)  
0 1 0 1  ASHIFT (HI, OR)  
0 1 1 0  ASHIFT (LO, PASS)  
0 1 1 1  ASHIFT (LO, OR)  

Xop: shifter operand  
COND: condition
SHIFTER
LOGICAL SHIFT

Syntax: \([ \text{IF cond]} \ SR = [\text{SR OR}] \ LSHIFT \ xop \ | \ (\text{HI}) \ | \ (\text{LO}) | ;\)

<table>
<thead>
<tr>
<th>Permissible xops</th>
<th>Permissible conds</th>
</tr>
</thead>
<tbody>
<tr>
<td>SI</td>
<td>EQ, LE, AC</td>
</tr>
<tr>
<td>SR1</td>
<td>NE, NEG, NOT AC</td>
</tr>
<tr>
<td>SR0</td>
<td>GT, POS, MV</td>
</tr>
<tr>
<td>MR0</td>
<td>GE, AV, NOT MV</td>
</tr>
<tr>
<td>MR1</td>
<td>LT, NOT AV, NOT CE</td>
</tr>
</tbody>
</table>

Example: \(\text{IF GE SR = LSHIFT SI (HI)};\)

Description: Test the optional condition and, if true, then perform the designated logical shift. If the condition is not true then perform a no-operation. Omitting the condition performs the shift unconditionally. The operation logically shifts the bits of the operand by the amount and direction specified in the Shift Code from the SE register. Positive Shift Codes cause a left shift (upshift) and negative Codes cause a right shift (downshift).

The shift may be referenced to the upper half of the output field (HI option) or to the lower half (LO option). The shift output may be logically ORed with the present contents of the SR register by selecting the SR OR option.

For LSHIFT with a positive Shift Code, the operand is shifted left; the numbers of positions shifted is the count in the Shift Code. The 32-bit output field is zero-filled from the right. Bits shifted out of the high order bit in the 32-bit destination field (SR31) are dropped.

For LSHIFT with a negative Shift Code, the operand is shifted right; the number of positions shifted is the count in the Shift Code. The 32-bit output field is zero-filled from the left. Bits shifted out of the low order bit in the destination field (SR0) are dropped.

To shift a double precision number, the same Shift Code is used for both halves of the number. On the first cycle, the upper half of the number is shifted using the HI and PASS options; then on the second cycle, the lower half of the number is shifted using the LO and OR options.

Status Generated: None affected.
**Instruction Format:**
Conditional Shift Operation, Instruction Type 16:

<table>
<thead>
<tr>
<th>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>SF</th>
<th>Xop</th>
<th>0 0 0 0</th>
<th>COND</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 1 1 1 0 0</td>
<td>SF</td>
<td>Xop</td>
<td>0 0 0 0</td>
<td>COND</td>
</tr>
</tbody>
</table>

*SF*  
Shifter Function  
0 0 0 0  LSHIFT (HI, PASS)  
0 0 0 1  LSHIFT (HI, OR)  
0 0 1 0  LSHIFT (LO, PASS)  
0 0 1 1  LSHIFT (LO, OR)

Xop: shifter operand  
COND: condition
SHIFTER
NORMALIZE

Syntax: \[ \text{IF cond} \] SR = [SR OR] NORM \ xop \quad | \quad \text{(HI)} \quad | \quad \text{(LO)} \]

<table>
<thead>
<tr>
<th>Permissible xops</th>
<th>Permissible conds</th>
</tr>
</thead>
<tbody>
<tr>
<td>SI</td>
<td>AR</td>
</tr>
<tr>
<td>SR1</td>
<td>MR2</td>
</tr>
<tr>
<td>SR0</td>
<td>MR1</td>
</tr>
<tr>
<td></td>
<td>MR0</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Example: \( SR = \text{NORM SI (HI);} \)

Description: Test the optional condition and, if true, then perform the designated normalization. If the condition is not true then perform a no-operation. Omitting the condition performs the normalize unconditionally. The operation arithmetically shifts the input operand to eliminate all but one of the sign bits. The amount of the shift comes from the SE register. The SE register may be loaded with the proper Shift Code to eliminate the redundant sign bits by using the Derive Exponent instruction; the Shift Code loaded will be the negative of the quantity: (the number of sign bits minus one).

The shift may be referenced to the upper half of the output field (HI option) or to the lower half (LO option). The shift output may be logically ORed with the present contents of the SR register by selecting the SR OR option. When the LO reference is selected, the 32-bit output field is zero-filled to the left. Bits shifted out of the high order bit in the 32-bit destination field (SR_31) are dropped.

The 32-bit output field is zero-filled from the right. If the exponent of an overflowed ALU result was derived with the HIX modifier, the 32-bit output field is filled from left with the ALU Carry (AC) bit in the Arithmetic Status Register (ASTAT) during a NORM(HI) operation. In this case (SE = 1 from the exponent detection on the overflowed ALU value) a downshift occurs.

To normalize a double precision number, the same Shift Code is used for both halves of the number. On the first cycle, the upper half of the number is shifted using the HI and PASS options; then on the second cycle, the lower half of the number is shifted using the LO and OR options.

Status Generated: None affected.

9 – 32
Instruction Format:
Conditional Shift Operation, Instruction Type 16:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------------|-----------------|------------------|
| 0 0 0 0 1 1 1 0 0 | SF              | Xop             | COND     |

`SF`  
1 0 0 0  NORM (HI, PASS)  
1 0 0 1  NORM (HI, OR)  
1 0 1 0  NORM (LO, PASS)  
1 0 1 1  NORM (LO, OR)

Xop: shifter operand  
COND: condition
Syntax: \[ \text{IF cond} \] SE = EXP xop | (HI) | (LO) | (HIX) |

Permissible xops | Permissible conds
----- | ----- | ----- | ----- | ----- | ----- |
SI | AR | EQ | LE | AC |
SR1 | MR2 | NE | NEG | NOT AC |
SR0 | MR1 | GT | POS | MV |
MR0 | GE | AV | NOT MV |
LT | NOT AV | NOT CE |

Example: IF GT SE = EXP MR1 (HI) ;

Description: Test the optional condition and, if true, perform the designated exponent operation. If the condition is not true then perform a no-operation. Omitting the condition performs the exponent operation unconditionally.

The EXP operation derives the effective exponent of the input operand to prepare for the normalization operation (NORM). EXP supplies the source operand to the exponent detector, which generates a Shift Code from the number of leading sign bits in the input operand. The Shift Code, stored in SE at the completion of the EXP operation, is the effective exponent of the input value. The Shift Code depends on which exponent detector mode is used (HI, HIX, LO).

In the HI mode, the input is interpreted as a single precision signed number, or as the upper half of a double precision signed number. The exponent detector counts the number of leading sign bits in the source operand and stores the resulting Shift Code in SE. The Shift Code will equal the negative of the number of redundant sign bits in the input.

In the HIX mode, the input is interpreted as the result of an add or subtract which may have overflowed. HIX is intended to handle shifting and normalization of results from ALU operations. The HIX mode examines the ALU Overflow bit (AV) in the Arithmetic Status Register: if AV is set, then the effective exponent of the input is +1 (indicating that an ALU overflow occurred before the EXP operation), and +1 is stored in SE. If AV is not set, then HIX performs exactly the same operations as the HI mode.
In the LO mode, the input is interpreted as the lower half of a double precision number. In performing the EXP operation on a double precision number, the higher half of the number must first be processed with EXP in the HI or HIX mode, and then the lower half can be processed with EXP in the LO mode. If the upper half contained a non-sign bit, then the correct Shift Code was generated in the HI or HIX operation and that is the code that is stored in SE. If, however, the upper half was all sign bits, then EXP in the LO mode totals the number of leading sign bits in the double precision word and stores the resulting Shift Code in SE.

**Status Generated:**

<table>
<thead>
<tr>
<th>ASTAT:</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS</td>
<td>MV</td>
<td>AQ</td>
<td>AS</td>
<td>AC</td>
<td>AV</td>
<td>AN</td>
<td>AZ</td>
<td></td>
</tr>
<tr>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SS
Set by the MSB of the input for an EXP operation in the HI or HIX mode with AV = 0. Set by the MSB inverted in the HIX mode with AV = 1. Not affected by operations in the LO mode.

**Instruction Format:**
Conditional Shift Operation, Instruction Type 16:

<table>
<thead>
<tr>
<th>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 1 1 0 0 SF Xop 0 0 0 0 COND</td>
</tr>
</tbody>
</table>

**SF**  
Shifter Function

<p>| |</p>
<table>
<thead>
<tr>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 0 0  EXP (HI)</td>
</tr>
<tr>
<td>1 1 0 1  EXP (HIX)</td>
</tr>
<tr>
<td>1 1 1 0  EXP (LO)</td>
</tr>
</tbody>
</table>

Xop: shifter operand  
COND: condition
Syntax: \[ \text{[IF cond]} \text{ SB = EXPADJ xop ;} \]

<table>
<thead>
<tr>
<th>Permissible xops</th>
<th>Permissible conds</th>
</tr>
</thead>
<tbody>
<tr>
<td>SI</td>
<td>AR</td>
</tr>
<tr>
<td>SR1</td>
<td>MR2</td>
</tr>
<tr>
<td>SR0</td>
<td>MR1</td>
</tr>
<tr>
<td>MR0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EQ</td>
</tr>
<tr>
<td></td>
<td>LE</td>
</tr>
<tr>
<td></td>
<td>AC</td>
</tr>
<tr>
<td></td>
<td>NE</td>
</tr>
<tr>
<td></td>
<td>NEG</td>
</tr>
<tr>
<td></td>
<td>NOT AC</td>
</tr>
<tr>
<td></td>
<td>GT</td>
</tr>
<tr>
<td></td>
<td>POS</td>
</tr>
<tr>
<td></td>
<td>MV</td>
</tr>
<tr>
<td></td>
<td>GE</td>
</tr>
<tr>
<td></td>
<td>AV</td>
</tr>
<tr>
<td></td>
<td>NOT MV</td>
</tr>
<tr>
<td></td>
<td>LT</td>
</tr>
<tr>
<td></td>
<td>NOT AV</td>
</tr>
<tr>
<td></td>
<td>NOT CE</td>
</tr>
</tbody>
</table>

Example: \[ \text{IF GT SB = EXPADJ SI ;} \]

Description: Test the optional condition and, if true, perform the designated exponent operation. If the condition is not true then perform a no-operation. Omitting the condition performs the exponent operation unconditionally. The Block Exponent Adjust operation, when performed on a series of numbers, derives the effective exponent of the number largest in magnitude. This exponent can then be associated with all of the numbers in a block floating point representation.

The Block Exponent Adjust circuitry applies the input operand to the exponent detector to derive its effective exponent. The input must be a signed twos complement number. The exponent detector operates in HI mode (see the EXP instruction, above).

At the start of a block, the SB register should be initialized to -16 to set SB to its minimum value. On each execution of the EXPADJ instruction, the effective exponent of each operand is compared to the current contents of the SB register. If the new exponent is greater than the current SB value, it is written to the SB register, updating it. Therefore, at the end of the block, the SB register will contain the largest exponent found. EXPADJ is only an inspection operation; no actual shifting takes place since the true exponent is not known until all the numbers in the block have been checked. However, the numbers can be shifted at a later time after the true exponent has been derived.

Extended (overflowed) numbers and the lower halves of double precision numbers can not be processed with the Block Exponent Adjust instruction.

Status Generated: Not affected.
**Instruction Format:**
Conditional Shift Operation, Instruction Type 16:

| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0  | 0  | 0  | 1  | 1  | 1  | 0  | 0  | SF | Xop| 0  | 0  | 0  | 0  | COND|

SF = 1111.

Xop: shifter operand  
COND: condition
SHIFTER
ARITHMETIC SHIFT IMMEDIATE

Syntax: \( SR = [SR \ OR] \ ASHIFT \ xop \ BY <exp> \quad (HI) \quad (LO) \); 

Permissible xops <exp>
SI \quad MR0 \quad Any constant
SR1 \quad MR1
SR0 \quad MR2
AR

Example: \( SR = SR \ OR \ ASHIFT \ SR0 \ BY \ 3 \ (LO); \)

Description: Arithmetically shift the bits of the operand by the amount and direction specified by the constant in the exponent field. Positive Shift Codes cause a left shift (upshift) and negative Codes cause a right shift (downshift).

The shift may be referenced to the upper half of the output field (HI option) or to the lower half (LO option). The shift output may be logically ORed with the present contents of the SR register by selecting the SR OR option.

For ASHIFT with a positive Shift Code (i.e. positive value in SE), the operand is shifted left; with a negative Shift Code (i.e. negative value in SE), the operand is shifted right. The 32-bit output field is sign-extended to the left (the MSB of the input is replicated to the left), and the output is zero-filled from the right. Bits shifted out of the high order bit in the 32-bit destination field \( SR_1 \) are dropped. Bits shifted out of the low order bit in the destination field \( SR_0 \) are dropped.

To shift a double precision number, the same Shift Code is used for both parts of the number. On the first cycle, the upper half is shifted using the HI and PASS options. Next the lower half is shifted using the LO and OR options.

Status Generated: None affected.
Instruction Format:
Shift Immediate Operation, Instruction Type 15:

<table>
<thead>
<tr>
<th>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 1 1 1 1 0 SF Xop &lt;data&gt;</td>
</tr>
</tbody>
</table>

SF  Shifter Function
0 1 0 0 ASHIFT (HI, PASS)
0 1 0 1 ASHIFT (HI, OR)
0 1 1 0 ASHIFT (LO, PASS)
0 1 1 1 ASHIFT (LO, OR)

Xop: Shifter Operand  <data>: 8-bit signed shift value
SHIFTER LOGICAL SHIFT IMMEDIATE

Syntax: \[ SR = [SR \ OR] \ LSHIFT \ xop \ BY \ <exp> \] ;

Permissible xops \(<exp>\)
- SI MR0 Any constant
- SR1 MR1
- SR0 MR2
- AR

Example: \[ SR = LSHIFT \ SR1 \ BY \ -6 \ (HI) ; \]

Description: Logically shifts the bits of the operand by the amount and direction specified by the constant in the exponent field. Positive Shift Codes cause a left shift (upshift) and negative Codes cause a right shift (downshift).

The shift may be referenced to the upper half of the output field (HI option) or to the lower half (LO option). The shift output may be logically ORed with the present contents of the SR register by selecting the SR OR option.

For LSHIFT with a positive value, the operand is shifted left; the numbers of positions shifted is the count in the shift value. The 32-bit output field is zero-filled to the left and from the right. Bits shifted out of the high order bit in the 32-bit destination field (SR,) are dropped.

For LSHIFT with a negative value, the operand is shifted right; the number of positions shifted is the count in the shift value. The 32-bit output field is zero-filled from the left and to the right. Bits shifted out of the low order bit are dropped.

Status Generated: None affected.

Instruction Format:
Shift Immediate Operation, Instruction Type 15:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|----------------|----------------|
| 0 0 0 0 1 1 1 1 0 | SF | Xop | <data> |

- \( SF \) Shifter Function
- 0 0 0 0 LSHIFT (HI, PASS)
- 0 0 0 1 LSHIFT (HI, OR)
- 0 0 1 0 LSHIFT (LO, PASS)
- 0 0 1 1 LSHIFT (LO, OR)

Xop: Shifter Operand \(<data>\): 8-bit signed shift value
Syntax: \[ \text{reg} = \text{reg} ; \]

Permissible registers

| AX0 | MX0 | SI | SB | CNTR |
| AX1 | MX1 | SE | PX | OWRCNTR (write only) |
| Y0  | MY0 | SR1| ASTAT | RX0 |
| Y1  | MY1 | SR0| MSTAT | RX1 |
| AR  | MR2 | I0-I7 | SSTAT (read only) | TX0 |
| MR1 | M0-M7 | IMASK | TX1 |
| MR0 | L0-L7 | ICNTL | IFC (write only) |

Example: \( I7 = AR; \)

Description: Move the contents of the source to the destination location. The contents of the source are always right-justified in the destination location after the move.

When transferring a smaller register to a larger register (e.g., an 8-bit register to a 16-bit register), the value stored in the destination is either sign-extended to the left if the source is a signed value, or zero-filled to the left if the source is an unsigned value. The unsigned registers which (when used as the source) cause the value stored in the destination to be zero-filled to the left are: I0 through I7, L0 through L7, CNTR, PX, ASTAT, MSTAT, SSTAT, IMASK, and ICNTL. All other registers cause sign-extension to the left.

When transferring a larger register to a smaller register (e.g., a 16-bit register to a 14-bit register), the value stored in the destination is right-justified (bit 0 maps to bit 0) and the higher-order bits are dropped.

Note that whenever MR1 is loaded with data, it is sign-extended into MR2.

Status Generated: None affected.
Movement Register MOVE

**Instruction Format:**
Internal Data Move, Instruction Type 17:

| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0  | 0  | 0  | 1  | 1  | 0  | 1  | 0  | 0  | 0  | 0  | DST | SRC | RGP | RGP | DEST | REG | SOURCE | REG |

SRC RGP (Source Register Group) and SOURCE REG (Source Register) select the source register according to the Register Selection Table (see Appendix A).

DST RGP (Destination Register Group) and DEST REG (Destination Register) select the destination register according to the Register Selection Table (see Appendix A).
Syntax: \[ \text{reg} = \text{<data> ;} \]

\textit{data:} \hspace{1cm} \textit{<constant>}
= \text{constant} \\
\text{\hspace{1cm} \textquote{`} \text{<identifier>}}
= \text{identifier} \\
\text{\hspace{1cm} \textquote{\^} \text{<identifier>}}
= \text{identifier}

\textit{Permissible registers}
\text{dregs (16-bit data load)} \hspace{1cm} \text{regs (maximum 14-bit data load)}

| AX0 | MX0 | SI | SB | CNTR |
| AX1 | MX1 | SE | PX | OWRCNTR (write only) |
| AY0 | MY0 | SR1 | ASTAT | RX0 |
| AY1 | MY1 | SR0 | MSTAT | RX1 |
| AR  | MR2 | IMASK | TX0 |
| MR1 | ICNTL | TX1 |
| MR0 | I0-I7 | IFC (write only) |
| M0-M7 | |
| L0-L7 | |

\textit{Example:}
\text{I0 = \^data_buffer;}
\text{L0=\%data_buffer;}

\textit{Description:} Move the data value specified to the destination location. The data may be a constant, or any identifier referenced with the "length of" (\textquote{\%}) or "pointer to" (\textquote{\^}) operators. The data value is contained in the instruction word, with 16 bits for data register loads and up to 14 bits for other register loads. The value is always right-justified in the destination location after the load (bit 0 maps to bit 0). When a value of length less than the length of the destination is moved, it is sign-extended to the left to fill the destination width.

Note that whenever MR1 is loaded with data, it is sign-extended into MR2.

The RX and TX registers may be loaded with a maximum of 14 bits of data, although the registers themselves are 16 bits wide.

\textit{Status Generated:} None affected.
9 MOVE
LOAD REGISTER IMMEDIATE

Instruction Format:
Load Data Register Immediate, Instruction Type 6:

```
 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
 0 1 0 0 DATA
```

DATA contains the immediate value to be loaded into the Data Register destination location. The data is right-justified in the field, so the value loaded into an N-bit destination register is contained in the lower-order N bits of the DATA field.

DREG selects the destination Data Register for the immediate data value. One of the 16 Data Registers is selected according to the Register Selection Table (see Appendix A).

Load Non-Data Register Immediate Instruction Type 7:

```
 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
 0 0 1 1 RGP DATA
```

DATA contains the immediate value to be loaded into the Non-Data Register destination location. The data is right-justified in the field, so the value loaded into an N-bit destination register is contained in the lower-order N bits of the DATA field.

RGP (Register Group) and REG (Register) select the destination register according to the Register Selection Table (see Appendix A).
Syntax: \[ \text{reg} = \text{DM}( \text{<addr>} ) ; \]

Permissible registers:
- AX0, MX0, SI, SB, CNTR
- AX1, MX1, SE, PX, OWRCNTR (write only)
- AY0, MY0, SR1, ASTAT, RX0
- AY1, MY1, SR0, MSTAT, RX1
- AR, MR2, I0-I7, TX0
- MR1, M0-M7, IMASK, TX1
- MR0, L0-L7, ICNTL, IFC (write only)

Example: \[ \text{SI} = \text{DM}(\text{ad_port0}) ; \]

Description: The Read instruction moves the contents of the data memory location to the destination register. The addressing mode is direct addressing (designated by an immediate address value or by a label). The data memory address is stored directly in the instruction word as a full 14-bit field. The contents of the source are always right-justified in the destination register after the read (bit 0 maps to bit 0).

Status Generated: None affected.

Instruction Format:
Data Memory Read (Direct Address), Instruction Type 3:

| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1  | 0  | 0  | RGP | ADDR | REG  |

ADDR contains the direct address to the source location in Data Memory.

RGP (Register Group) and REG (Register) select the destination register according to the Register Selection Table (see Appendix A).
MOVE
DATA MEMORY READ (Indirect Address)

Syntax: \[\text{dreg} = \text{DM}(I0, M0); \]

Permissible dregs
- AX0, MX0, SI
- AX1, MX1, SE
- AY0, MY0, SR1
- AY1, MY1, SR0
- AR, MR2
- MR1
- MR0

Example: \[\text{AY0} = \text{DM}(I3, M1);\]

Description: The Data Memory Read Indirect instruction moves the contents of the data memory location to the destination register. The addressing mode is register indirect with post-modify. The contents of the source are always right-justified in the destination register after the read (bit 0 maps to bit 0).

Status Generated: None affected.

Instruction Format:
ALU / MAC Operation with Data Memory Read, Instruction Type 4:

<table>
<thead>
<tr>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>G</td>
<td>0</td>
<td>0</td>
<td>AMF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>DREG</td>
<td>I</td>
<td>M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

AMF specifies the ALU or MAC operation to be performed in parallel with the Data Memory Read. In this case, AMF = 00000, indicating a No-Op for the ALU / MAC function.

DREG selects the destination Data Register. One of the 16 Data Registers is selected according to the Register Selection Table (see Appendix A).

G specifies which Data Address Generator the I and M registers are selected from. These registers must be from the same DAG as separated by the gray bar above. I specifies the indirect address pointer (I register). M specifies the modify register (M register).
MOVE
PROGRAM MEMORY READ (Indirect Address)

Syntax: \( dreg = PM (I_4, I_5, I_6, I_7, M_4, M_5, M_6, M_7) \);

Permissible dregs
AX0 MX0 SI
AX1 MX1 SE
AY0 MY0 SR1
AY1 MY1 SR0
AR MR2
MR1
MR0

Example: MX1 = PM (I_6, M_5);

Description: The Program Memory Read Indirect instruction moves the contents of the program memory location to the destination register. The addressing mode is register indirect with post-modify. The 16 most significant bits of the Program Memory Data bus (PMD23-8) are loaded into the destination register, with bit PMD8 lining up with bit 0 of the destination register (right-justification). If the destination register is less than 16 bits wide, the most significant bits are dropped. Bits PMD7-0 are always loaded into the PX register. You may ignore these bits or read them out on a subsequent cycle.

Status Generated: None affected

Instruction Format:
ALU / MAC Operation with Program Memory Read, Instruction Type S:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-------------------------|-------------------------|-------------------------|
| 0 1 0 1 0 0 | AMF | 0 0 0 0 0 | DREG | I | M |

AMF specifies the ALU or MAC operation to be performed in parallel with the Data Memory Read. In this case, AMF = 00000, indicating a No-Op for the ALU / MAC function.

DREG selects the destination Data Register. One of the 16 Data Registers is selected according to the Register Selection Table (see Appendix A).

I specifies the indirect address pointer (I register). M specifies the modify register (M register).
MOVE
DATA MEMORY WRITE (Direct Address)

Syntax:
\[
\text{DM ( <addr> ) = reg ;}
\]

Permissible registers
- AX0, MX0, SI, SB, CNTR
- AX1, MX1, SE, PX, RX0
- AYO, MY0, SR1, ASTAT, RX1
- AY1, MY1, SR0, MSTAT, TX0
- AR, MR2, IO-I7, SSTAT (read only), TX1
- MR1, M0-M7, IMASK
- MR0, L0-L7, ICNTL

Example:
\[
\text{DM (cntl_port0 ) = AR;}
\]

Description: Moves the contents of the source register to the data memory location specified in the instruction word. The addressing mode is direct addressing (designated by an immediate address value or by a label). The data memory address is stored directly in the instruction word as a full 14-bit field. Whenever a register less than 16 bits in length is written to memory, the value written is either sign-extended to the left if the source is a signed value, or zero-filled to the left if the source is an unsigned value. The unsigned registers which are zero-filled to the left are: IO through I7, LO through L7, CNTR, PX, ASTAT, MSTAT, SSTAT, !MASK, and ICNTL. All other registers are sign-extended to the left.

The contents of the source are always right-justified in the destination location after the write (bit 0 maps to bit 0).

Status Generated: None affected.

Instruction Format:
Data Memory Read (Direct Address), Instruction Type 3:

```
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1  | 0  | 0  | 1  | RGP|    | ADDR|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
```

ADDR contains the direct address of the destination location in Data Memory.

RGP (Register Group) and REG (Register) select the destination register according to the Register Selection Table (see Appendix A).
### MOVE DATA MEMORY WRITE (Indirect Address)

**Syntax:**

\[
\text{DM (IO, M0) } = \text{ dreg } <\text{data}> ;
\]

- \( \text{dreg} \): AX0, AX1, AY0, AY1, AR, MR2, MR1, MR0
- \( \text{data} \): <constant>, \('\%' <identifier>, \('^' <identifier>

#### Permissible dregs

- AX0: MX0: SI
- AX1: MX1: SE
- AY0: MY0: SR1
- AY1: MY1: SR0
- AR: MR2
- MR1
- MR0

#### Example:

\[
\text{DM (I2, M0) = MR1;}
\]

#### Description:

The Data Memory Write Indirect instruction moves the contents of the source to the data memory location specified in the instruction word. The immediate data may be a constant, or any identifier referenced with the "length of" (\(\%\)) or "pointer to" (^) operators.

The addressing mode is register indirect with post-modify. When a register of less than 16 bits is written to memory, the value written is sign-extended to form a 16-bit value. The contents of the source are always right-justified in the destination location after the write (bit 0 maps to bit 0).

#### Status Generated:

None affected.
MOVE
DATA MEMORY WRITE (Indirect Address)

Instruction Format:
ALU / MAC Operation with Data Memory Write, Instruction Type 4:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------|------------------|------------------|
| 0 1 1 G 1 0 AMF  | 0 0 0 0 0 DREG I M |

Data Memory Write, Immediate Data, Instruction Type 2:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------|------------------|------------------|
| 1 0 1 G Data I M |

AMF specifies the ALU or MAC operation to be performed in parallel with the Data Memory Write. In this case, AMF = 00000, indicating a No-Op for the ALU / MAC function.

Data represents the actual 16-bit value.

DREG selects the source Data Register. One of the 16 Data Registers is selected according to the Register Selection Table (see Appendix A).

G specifies which Data Address Generator the I and M registers are selected from. These registers must be from the same DAG as separated by the gray bar in the Syntax description above. I specifies the indirect address pointer (I register). M specifies the modify register (M register).
MOVE

PROGRAM MEMORY WRITE (Indirect Address)

Syntax: \[ PM(\text{I4}, \text{M4}, \text{I5}, \text{M5}, \text{I6}, \text{M6}, \text{I7}, \text{M7}) = \text{dreg}; \]

Permissible dregs
- AX0, MX0, SI
- AX1, MX1, SE
- AY0, MY0, SR1
- AY1, MY1, SR0
- AR, MR2
- MR1
- MR0

Example: \[ PM(\text{I6}, \text{M5}) = \text{AR}; \]

Description: The Program Memory Write Indirect instruction moves the contents of the source to the program memory location specified in the instruction word. The addressing mode is register indirect with post-modify. The 16 most significant bits of the Program Memory Data bus (PMD23-8) are loaded from the source register, with bit PMD8 aligned with bit 0 of the source register (right justification). The 8 least significant bits of the Program Memory Data bus (PMD7-0) are loaded from the PX register. Whenever a source register of length less than 16 bits is written to memory, the value written is sign-extended to form a 16-bit value.

Status Generated: None affected.

Instruction Format:
ALU / MAC Operation with Program Memory Write, Instruction Type 5 (see Appendix A), as shown below:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------------|-----------------|-----------------|-----------------|
| 0 1 0 1 1 0            | AMF             | 0 0 0 0 0       | DREG I         |

AMF specifies the ALU or MAC operation to be performed in parallel with the Program Memory Write. In this case, AMF = 00000, indicating a No-Op for the ALU / MAC function.

DREG selects the source Data Register. One of the 16 Data Registers is selected according to the Register Selection Table (see Appendix A).

I specifies the indirect address pointer (I register). M specifies the modify register (M register).
PROGRAM FLOW
JUMP

Syntax: \[
\text{[ IF cond ] JUMP} \quad \text{| (I4) (I5) (I6) (I7) | } \quad \text{<addr>}
\]

Permissible conds
- EQ
- NE
- GT
- GE
- LT
- LE
- NEG
- POS
- AV
- NOT AV
- AC
- NOT AC
- MV
- NOT MV
- NOT CE

Example: IF NOT CE JUMP top_loop;

Description: Test the optional condition and, if true, then perform the specified jump. If the condition is not true then perform a no-operation. Omitting the condition performs the jump unconditionally. The JUMP instruction causes program execution to continue at the effective address specified by the instruction. The addressing modes available for the JUMP instruction are direct or register indirect.

If JUMP is the last instruction inside a DO UNTIL loop, you must ensure that the loop stacks are properly handled. Consult your User's Manual.

For direct addressing (using an immediate address value or a label), the program address is stored directly in the instruction word as a full 14-bit field. For register indirect jumps, the selected I register provides the address; it is not post-modified in this case.

Status Generated: None affected.

Instruction Field:
Conditional JUMP Direct Instruction Type 10:

| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0 | 0 | 0 | 1 | 1 | 0 | ADDR | | | | | | | | | | | | | | | | | | | | |

Conditional JUMP Indirect Instruction Type 19:

| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | I | 0 | 0 | COND |

I specifies the I register (Indirect Address Pointer).

ADDR: immediate jump address  COND: condition
Syntax:  \[ \text{IF cond } \text{CALL} \mid (I4) \mid (I5) \mid (I6) \mid (I7) \mid \langle \text{addr} \rangle \]

Permissible conds

<table>
<thead>
<tr>
<th>EQ</th>
<th>NE</th>
<th>GT</th>
<th>GE</th>
<th>LT</th>
</tr>
</thead>
<tbody>
<tr>
<td>LE</td>
<td>NEG</td>
<td>POS</td>
<td>AV</td>
<td>NOT AV</td>
</tr>
<tr>
<td>AC</td>
<td>NOT AC</td>
<td>MV</td>
<td>NOT MV</td>
<td>NOT CE</td>
</tr>
</tbody>
</table>

Example:  IF AV CALL scale_down;

Description:  Test the optional condition and, if true, then perform the specified call. If the condition is not true then perform a no-operation. Omitting the condition performs the call unconditionally. The CALL instruction is intended for calling subroutines. CALL pushes the PC stack with the return address and causes program execution to continue at the effective address specified by the instruction. The addressing modes available for the CALL instruction are direct or register indirect.

If CALL is the last instruction inside a DO UNTIL loop, you must ensure that the loop stacks are properly handled. Consult your User's Manual.

For direct addressing (using an immediate address value or a label), the program address is stored directly in the instruction word as a full 14-bit field. For register indirect jumps, the selected I register provides the address; it is not post-modified in this case.

Status Generated:  None affected.

Instruction Field:

Conditional JUMP Direct Instruction Type 10:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|-----------------|
| 0 0 0 1 1 1 | ADDR | COND |

Conditional JUMP Indirect Instruction Type 19:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|-----------------|
| 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 1 0 1 | ADDR | COND |

I specifies the I register (Indirect Address Pointer).

ADDR:  immediate jump address  COND:  condition
PROGRAM FLOW
JUMP or CALL ON FLAG IN PIN

Syntax: IF FLAG_IN | JUMP | NOT FLAG_IN | CALL | <addr> ;

Example: IF FLAG_IN JUMP service_proc_three;

Description: Test the condition of the FI pin of the ADSP-2101 and, if set to one, perform the specified jump or call. If FI is zero then perform a no-operation. Omitting the flag in condition reduces the instruction to a standard ADSP-2101 JUMP or CALL instruction.

The JUMP instruction causes program execution to continue at the address specified by the instruction. The addressing mode for the JUMP on FI must be direct.

The CALL instruction is intended for calling subroutines. CALL pushes the PC stack with the return address and causes program execution to continue at the address specified by the instruction. The addressing mode for the CALL on FI must be direct.

If JUMP or CALL is the last instruction inside a DO UNTIL loop, you must ensure that the loop stacks are properly handled. Consult your User's Manual.

For direct addressing (using an immediate address value or a label), the program address is stored directly in the instruction word as a full 14-bit field.

Status Generated: None affected.

Instruction Field:
Conditional JUMP or CALL on Flag In Direct Instruction Type 27:

<table>
<thead>
<tr>
<th>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>Address</th>
<th>Addr</th>
<th>FIC</th>
<th>S</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 0 0 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

S specifies JUMP (0) or CALL (1)  FIC: Latched state of FI pin
Syntax: \[
\begin{array}{c|c|c}
[ \text{IF cond} ] & \text{SET} & \text{FLAG\_OUT;} \\
\text{RESET} & \text{TOGGLE} \\
\end{array}
\]

Example: IF MV RESET FLAG\_OUT;

Description: Evaluate the optional condition and if true, set to one, reset to zero, or toggle the state of the FO pin of the ADSP-2101. Otherwise perform a no-operation and continue with the next instruction. Omitting the condition performs the operation unconditionally. Although this instruction does not directly alter the flow of your program, it is provided to signal external devices.

Status Generated: None affected.

Instruction Field:
Flag Out Mode Control Instruction Type 28:

\[
\begin{array}{cccccccccccccccccccc}
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\end{array}
\]

FO: Operation to perform on FO pin
COND: Condition code
Syntax: \[
\begin{array}{c}
\text{[ IF cond ]} \quad \text{RTS ;}
\end{array}
\]

Permissible conds

<table>
<thead>
<tr>
<th>EQ</th>
<th>NE</th>
<th>GT</th>
<th>GE</th>
<th>LT</th>
</tr>
</thead>
<tbody>
<tr>
<td>LE</td>
<td>NEG</td>
<td>POS</td>
<td>AV</td>
<td>NOT AV</td>
</tr>
<tr>
<td>AC</td>
<td>NOT AC</td>
<td>MV</td>
<td>NOT MV</td>
<td>NOT CE</td>
</tr>
</tbody>
</table>

Example: \[
\text{IF LE RTS ;}
\]

Description: Test the optional condition and, if true, then perform the specified return. If the condition is not true then perform a no-operation. Omitting the condition performs the return unconditionally. RTS executes a program return from a subroutine. The address on top of the PC stack is popped and is used as the return address. The PC stack is the only stack popped.

If RTS is the last instruction inside a DO UNTIL loop, you must ensure that the loop stacks are properly handled. Consult the User's Manual.

Status Generated: None affected.

Instruction Field:
Conditional Return, Instruction Type 20:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------------------|-----------------------------|-----------------------------|
| 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | COND |

COND: condition
Syntax:  [ IF cond ] RTI ;

Permissible conds
EQ  NE  GT  GE  LT
LE  NEG POS  AV  NOT AV
AC  NOT AC MV  NOT MV  NOT CE

Example:  IF MV RTI ;

Description:  Test the optional condition and, if true, then perform the specified return. If the condition is not true then perform a no-operation. Omitting the condition performs the return unconditionally. RTI executes a program return from an interrupt service routine. The address on top of the PC stack is popped and is used as the return address. The value on top of the status stack is also popped, and is loaded into the arithmetic status (ASTAT), mode status (MSTAT) and the interrupt mask (IMASK) registers.

If RTI is the last instruction inside a DO UNTIL loop, you must ensure that the loop stacks are properly handled. Consult the User's Manual.

Status Generated:  None affected.

Instruction Field:
Conditional Return, Instruction Type 20:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------------|-----------------|-----------------|-----------------|-----------------|
| 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 |

COND:  condition
PROGRAM FLOW
DO UNTIL

Syntax:  DO <addr> [UNTIL term] ;

Permissible terms
EQ NE  GT  GE  LT  FOREVER
LE  NEG  POS  AV  NOT AV
AC  NOT AC  MV  NOT MV  CE

Example:  DO loop_label UNTIL CE ;

Description:  DO UNTIL sets up looping circuitry for zero-overhead
looping. The program loop begins at the program instruction immediately
following the DO instruction, ends at the address designated in the
instruction and repeats execution until the specified condition is met (if a
condition is specified) or repeats in an infinite loop (if no condition is
specified). The condition is tested during execution of the last instruction
in the loop, the status having been generated upon completion of the
previous instruction. The address (<addr>) of the last instruction in the
loop is stored directly in the instruction word.

When the DO instruction is executed, the address of the last instruction is
pushed onto the loop stack along with the termination condition and the
current program counter value plus 1 is pushed onto the PC stack.

Any nesting of DO loops continues the process of pushing the loop and
PC stacks, up to the limit of the loop stack size (4 levels of loop nesting) or
of the PC stack size (16 levels for subroutines plus interrupts plus loops).
With either or both the loop or PC stacks full, a further attempt to perform
the DO instruction will set the appropriate stack overflow bit and will
perform a no-operation.

Status Generated:
ASTAT:  Not affected.

SSTAT:  7  6  5  4  3  2  1  0
LSO  LSE  SSO  SSE  CSO  CSE  PSO  PSE
*   0    -    -    -     *   0

LSO  Loop Stack Overflow: set if the loop stack overflows;
otherwise not affected.

LSE  Loop Stack Empty: always cleared (indicating loop stack not
empty).
PROGRAM FLOW

DO UNTIL

PSO  PC Stack Overflow: set if the PC stack overflows; otherwise not affected.

PSE  PC Stack Empty: always cleared (indicating PC stack not empty).

Instruction Format:
Do Until, Instruction Type 11:

<table>
<thead>
<tr>
<th>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDR</td>
</tr>
<tr>
<td>TERM</td>
</tr>
</tbody>
</table>

ADDR specifies the address of the last instruction in the loop. In the Instruction Syntax, this field may be a program label or an immediate address value.

TERM specifies the termination condition, as shown below.

<table>
<thead>
<tr>
<th>COND</th>
<th>Syntax</th>
<th>Condition Tested</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>NE</td>
<td>Not Equal to Zero</td>
</tr>
<tr>
<td>0001</td>
<td>EQ</td>
<td>Equal Zero</td>
</tr>
<tr>
<td>0010</td>
<td>LE</td>
<td>Less Than or Equal to Zero</td>
</tr>
<tr>
<td>0011</td>
<td>GT</td>
<td>Greater Than Zero</td>
</tr>
<tr>
<td>0100</td>
<td>GE</td>
<td>Greater Than or Equal to Zero</td>
</tr>
<tr>
<td>0101</td>
<td>LT</td>
<td>Less Than Zero</td>
</tr>
<tr>
<td>0110</td>
<td>NOT AV</td>
<td>Not ALU Overflow</td>
</tr>
<tr>
<td>0111</td>
<td>AV</td>
<td>ALU Overflow</td>
</tr>
<tr>
<td>1000</td>
<td>NOT AC</td>
<td>Not ALU Carry</td>
</tr>
<tr>
<td>1001</td>
<td>AC</td>
<td>ALU Carry</td>
</tr>
<tr>
<td>1010</td>
<td>POS</td>
<td>X Input Sign Positive</td>
</tr>
<tr>
<td>1011</td>
<td>NEG</td>
<td>X Input Sign Negative</td>
</tr>
<tr>
<td>1100</td>
<td>NOT MV</td>
<td>Not MAC Overflow</td>
</tr>
<tr>
<td>1101</td>
<td>MV</td>
<td>MAC Overflow</td>
</tr>
<tr>
<td>1110</td>
<td>CE</td>
<td>Counter Expired</td>
</tr>
<tr>
<td>1111</td>
<td>FOREVER</td>
<td>Always</td>
</tr>
</tbody>
</table>
Syntax: \[ \text{IDLE ;} \]

**Description:** On an ADSP-2101 processor, IDLE loops indefinitely in a low-power state, waiting for interrupts. When an interrupt occurs it is serviced and execution continues with the instruction following IDLE. Typically this next instruction will be a JUMP back to IDLE, implementing a low-power standby loop. (Note the restrictions on JUMP as the last instruction in a DO UNTIL loop, detailed under the JUMP instruction earlier in this section.)

The serial port autobuffering operation continues during IDLE.

**Status Generated:** None affected.

**Instruction Field:**

Idle Instruction Type 31:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------------|-----------------|
| 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
Syntax: \[\text{PUSH} \ STS \ [, \ POP \ CNTR] \ [, \ POP \ PC] \ [, \ POP \ LOOP];\]

Example: \(\text{POP CNTR, POP PC, POP LOOP;}\)

Description: Stack Control pushes or pops the designated stack(s). The entire instruction executes in one cycle regardless of how many stacks are specified.

The \text{PUSH} \ STS (Push Status Stack) instruction increments the status stack pointer by one to point to the next available status stack location; and pushes the arithmetic status (\text{ASTAT}), mode status (\text{MSTAT}), and interrupt mask register (\text{IMASK}) onto the processor's status stack. Note that the \text{PUSH} \ STS operation is executed automatically whenever an interrupt service routine is entered.

Any \text{POP} pops the value on the top of the designated stack and decrements the same stack pointer to point to the next lowest location in the stack. \text{POP} \ STS causes the arithmetic status (\text{ASTAT}), mode status (\text{MSTAT}), and interrupt mask (\text{IMASK}) to be popped into these same registers. This also happens automatically whenever a return from interrupt (\text{RTI}) is executed.

\text{POP CNTR} causes the counter stack to be popped into the down counter. When the loop stack or PC stack is popped (with \text{POP LOOP} or \text{POP PC}, respectively), the information is lost. Returning from an interrupt (\text{RTI}) also pops the PC counter automatically.
9

MISC

STACK CONTROL

Status Generated:
SSTAT: 7 6 5 4 3 2 1 0
LSO LSE SSO SSE CSO CSE PSO PSE

PSE PC Stack Empty: cleared if a pop results in an empty program counter stack; set otherwise.

CSE Counter Stack Empty: cleared if a pop results in an empty counter stack; set otherwise.

SSE Status Stack Empty: for PUSH STS, this bit is always cleared (indicating status stack not empty). For POP STS, SSE is cleared if the pop results in an empty status stack; set otherwise.

SSO Status Stack Overflow: for PUSH STS set if the status stack overflows; otherwise not affected.

LSE Loop Stack Empty: cleared if a pop results in an empty loop stack; set otherwise.

Note that once any Stack Overflow occurs, the corresponding stack overflow bit is set in SSTAT, and this bit stays set indicating there has been loss of information. Once set, the stack overflow bit can only be cleared by resetting the processor.

Instruction Format:
Stack Control, Instruction Type 26:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | Pp | Lp | Cp | Spp |

Pp: PC Stack Control
Cp: Counter Stack Control
Lp: Loop Stack Control
Spp: Status Stack Control
Syntax: ENA | BIT_REV | AV_LATCH | AR_SAT | SEC_REG | G_MODE | M_MODE | TIMER |

Example: ENA AR_SAT, ENA M_MODE;

Description: Enables (ENA) or disables (DIS) the designated processor mode. The corresponding mode status bit in the mode status register (MSTAT) is set for ENAble mode and cleared for DISable mode. At RESET, MSTAT is set to zero, meaning that all modes are disabled. Any number of modes can be changed in one cycle with this instruction. Each ENA or DIS clause must be separated by a comma from the next.

MSTAT Bits:

0 SEC_REG Alternate Register Data Bank
1 BIT_REV Bit-Reverse Mode on Address Generator #1
2 AV_LATCH ALU Overflow Status Latch Mode
3 AR_SAT ALU AR Register Saturation Mode
4 M_MODE MAC Result Placement Mode
5 TIMER Timer Enable
6 G_MODE Enables GO Mode

The data register bank select bit (SEC_REG) determines which set of data registers is currently active (0 = primary, 1 = secondary).

The bit-reverse mode bit (BIT_REV), when set to 1, causes addresses generated by Data Address Generator #1 to be output in bit reversed order.

The ALU overflow latch mode bit (AV_LATCH), when set to 1, causes the AV bit in the arithmetic status register to stay set once an ALU overflow occurs. In this mode, if an ALU overflow occurs, the AV bit will be set and will remain set even if subsequent ALU operations do not generate overflows. The AV bit can only be cleared by writing a zero into it directly over the DMD bus.
The AR saturation mode bit, (AR_SAT), when set to 1, causes the AR register to saturate if an ALU operation causes an overflow, as described in the ALU section of this document.

The ADSP-2101 MAC result placement mode (M_MODE) determines whether or not the left shift is made between the multiplier product and the MR register.

Setting the timer enable bit on the ADSP-2101 starts the timer decrementing logic. Clearing it halts the timer.

The "Go" mode allows the ADSP-2101 to continue executing instructions during a bus grant. In the microprocessor ADSP-2100 access to external memory was essential for fetching instructions and/or data. In the microcomputer ADSP-2101 this is often not true. The Go mode allows the processor to run; only if an external memory access is required does the processor halt, waiting for the bus to be released.

**Instruction Format:**
Mode Control, Instruction Type 18:

<table>
<thead>
<tr>
<th>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 1 1 0 0</td>
</tr>
</tbody>
</table>

- **TI:** Timer Enable
- **AS:** AR Saturation Mode Control
- **BR:** Bit Reverse Mode Control
- **GM:** Go Mode
- **MM:** Multiplier Placement
- **OL:** ALU Overflow Latch Mode Control
- **SR:** Secondary Register Bank Mode
Syntax: \texttt{MODIFY (I0, M0);}

\begin{verbatim}
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | G | I | M |
\end{verbatim}

Example: \texttt{MODIFY (I1, M1);}

Description: Add the selected M register (Mn) to the selected I register (Im), then process the modified address through the modulus logic with buffer length as determined by the L register corresponding to the selected I register (Lm), and store the resulting address pointer calculation in the selected I register. The I register is modified as if an indexed memory address were taking place, but no actual memory data transfer occurs.

The selection of the I and M registers is constrained to registers within the same Data Address Generator: selection of I0-I3 in Data Address Generator #1 constrains selection of the M registers to M0-M3. Similarly, selection of I4-I7 constrains the M registers to M4-M7.

Status Generated: None affected.

Instruction Format:
Modify Address Register, Instruction Type 21:

G specifies which Data Address Generator is selected. The I and M registers specified must be from the same DAG, separated by the gray bar above. I specifies the I register (depends on which DAG is selected by the G bit). M specifies the M register (depends on which DAG is selected by the G bit).
Syntax: NOP;

Description: No operation occurs for one cycle. Execution continues with the instruction following the NOP instruction.

Status Generated: None affected.

Instruction Format:
No operation, Instruction Type 30 (see Appendix A), as shown below:

```
+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+
| 23| 22| 21| 20| 19| 18| 17| 16| 15| 14| 13| 12| 11| 10|  9|  8|  7|  6|  5|  4|  3|  2|  1|  0|
+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+
|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|  0|
+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+
```
MULTIFUNCTION COMPUTATION with MEMORY READ

Syntax:

\[
\begin{array}{c|c|c}
\text{<ALU>} & \text{dreg} = \text{DM} & \text{I0} \text{, M0} \\
\text{<MAC>} & & \text{I1, M1} \\
\text{<SHIFT>} & & \text{I2, M2} \\
& & \text{I3, M3} \\
\text{PM} & \text{I4, M4} \\
& \text{I5, M5} \\
& \text{I6, M6} \\
& \text{I7, M7}
\end{array}
\]

Permissible dregs

AX0 MX0 SI
AX1 MX1 SE
AY0 MY0 SR0
AY1 MY1 SR1
AR MR0
MR1
MR2

Description: Perform the designated arithmetic operation and data transfer. The read operation moves the contents of the source to the destination register. The addressing mode when combining an arithmetic operation with a memory read is register indirect with post-modify. The contents of the source are always right-justified in the destination register.

The computation must be unconditional. All ALU, MAC and Shifter operations are permitted except Shift Immediate and ALU DIVS and DIVQ instructions.

The fundamental principle governing multifunction instructions is that registers (and memory) are read at the beginning of the processor cycle and written at the end of the cycle. The normal left-to-right order of clauses (computation first, memory read second) is intended to imply this. In fact, you may code this instruction with the order of clauses reversed. The Assembler produces a warning, but the results are identical at the opcode level. If you turn off semantics checking in the Assembler (-s switch) the warning is not issued.
Because of the read-first, write-second characteristic of the processor, using the same register as source in one clause and a destination in the other is legal. The register supplies the value present at the beginning of the cycle and is written with the new value at the end of the cycle. Using the same register as a destination in both clauses, however, produces an indeterminate result and should not be done. The Assembler issues a warning unless semantics checking is turned off. Regardless of whether or not the warning is produced, however, this practice is not supported.

For example,

(1) \( AR = AX0 + AY0, AX0 = DM (I0, M0); \)

is a legal version of this multifunction instruction and is not flagged by the Assembler. Reversing the order of clauses, as in

(2) \( AX0 = DM (I0, M0), AR = AX0 + AY0; \)

results in an Assembler warning, but assembles and executes exactly as the first form of the instruction. Note that reading example (2) from left to right may suggest that the data memory value is loaded into AX0 and then used in the computation, all in the same cycle. In fact, this is not possible. The left-to-right logic of example (1) suggests the operation of the instruction more closely. Regardless of the apparent logic of reading the instruction from left to right, the read-first, write-second operation of the processor determines what actually happens.

The following, therefore, is illegal and not supported, even though Assembler semantics checking produces only a warning:

(3) \( AR = AX0 + AY0, AR = DM (I0, M0); \)  

Illegal!
Status Generated: All status bits are affected in the same way as for the single function versions of the selected arithmetic operation.

<ALU> operation

ASTAT: 7 6 5 4 3 2 1 0
SS MV AQ AS AC AV AN AZ
- - * * * * *

AZ Set if result equals zero. Cleared otherwise.
AN Set if result is negative. Cleared otherwise.
AV Set if an overflow is generated. Cleared otherwise.
AC Set if a carry is generated. Cleared otherwise.
AS Affected only when executing the Absolute Value operation (ABS). Set if the source operand is negative.

<MAC> operation

ASTAT: 7 6 5 4 3 2 1 0
SS MV AQ AS AC AV AN AZ
- * - - - - - -

MV Set if the accumulated product overflows the lower-order 32 bits of the MR register. Cleared otherwise.

<SHIFT> operation

ASTAT: 7 6 5 4 3 2 1 0
SS MV AQ AS AC AV AN AZ
* - - - - - - - -

SS Affected only when executing the EXP operation; set if the source operand is negative. Cleared if the number is positive.
MULTIFUNCTION COMPUTATION with MEMORY READ

Instruction Format:
ALU/MAC operation with Data Memory Read, Instruction Type 4:

<table>
<thead>
<tr>
<th>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 G O Z AMF</td>
</tr>
</tbody>
</table>

ALU/MAC operation with Program Memory Read, Instruction Type 5:

<table>
<thead>
<tr>
<th>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 0</td>
</tr>
</tbody>
</table>

Shift operation with Data Memory Read, Instruction Type 12:

<table>
<thead>
<tr>
<th>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 0 0 1 G O</td>
</tr>
</tbody>
</table>

Shift operation with Program Memory Read, Instruction Type 13:

<table>
<thead>
<tr>
<th>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 0 0 0 1 0</td>
</tr>
</tbody>
</table>

Z: Result register  
SF: Shifter operation  
Yop: Y operand  
G: Data Address Generator  
M: Modify register  
Dreg: Destination register  
AMF: ALU/MAC operation  
Xop: X operand  
I: Indirect address  
Register
MULTIFUNCTION
COMPUTATION with REGISTER to REGISTER MOVE

Syntax:  
<ALU>  
<MAC>  
<SHIFT>,  dreg = dreg ;

Permissible dregs
AX0  MX0  SI
AX1  MX1  SE
AY0  MY0  SR0
AY1  MY1  SR1
AR  MR0
    MR1
    MR2

Description: Perform the designated arithmetic operation and data transfer. The contents of the source are always right-justified in the destination register after the read.

The computation must be unconditional. All ALU, MAC and Shifter operations are permitted except Shift Immediate and ALU DIVS and DIVQ instructions.

The fundamental principle governing multifunction instructions is that registers (and memory) are read at the beginning of the processor cycle and written at the end of the cycle. The normal left-to-right order of clauses (computation first, register transfer second) is intended to imply this. In fact, you may code this instruction with the order of clauses reversed. The Assembler produces a warning, but the results are identical at the opcode level. If you turn off semantics checking in the Assembler (-s switch) the warning is not issued.

Because of the read-first, write-second characteristic of the processor, using the same register as source in one clause and a destination in the other is legal. The register supplies the value present at the beginning of the cycle and is written with the new value at the end of the cycle. Using the same register as a destination in both clauses, however, produces an indeterminate result and should not be done. The Assembler issues a warning unless semantics checking is turned off. Regardless of whether or not the warning is produced, however, this practice is not supported.
For example,

(1) \( AR = AX0 + AY0, AX0 = MR1; \)

is a legal version of this multifunction instruction and is not flagged by the Assembler. Reversing the order of clauses, as in

(2) \( AX0 = MR1, AR = AX0 + AY0; \)

results in an Assembler warning, but assembles and executes exactly as the first form of the instruction. Note that reading example (2) from left to right may suggest that the MR1 register value is loaded into AX0 and then AX0 is used in the computation, all in the same cycle. In fact, this is not possible. The left-to-right logic of example (1) suggests the operation of the instruction more closely. Regardless of the apparent logic of reading the instruction from left to right, the read-first, write-second operation of the processor determines what actually happens.

The following, therefore, is illegal and not supported, even though Assembler semantics checking produces only a warning:

(3) \( AR = AX0 + AY0, AR = MR1; \)

**Illegal!**

**Status Generated:** All status bits are affected in the same way as for the single function versions of the selected arithmetic operation.

**<ALU> operation**

<table>
<thead>
<tr>
<th>ASTAT:</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AQ</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AZ</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**AZ** Set if result equals zero. Cleared otherwise.

**AN** Set if result is negative. Cleared otherwise.

**AV** Set if an overflow is generated. Cleared otherwise.

**AC** Set if a carry is generated. Cleared otherwise.

**AS** Affected only when executing the Absolute Value operation (ABS). Set if the source operand is negative.
<MAC> operation

ASTAT: 7 6 5 4 3 2 1 0
SS MV AQ AS AC AV AN AZ
- * - - - - - -

MV Set if the accumulated product overflows the lower-order 32 bits of the MR register. Cleared otherwise.

<SHIFT> operation

ASTAT: 7 6 5 4 3 2 1 0
SS MV AQ AS AC AV AN AZ
* - - - - - - -

SS Affected only when executing the EXP operation; set if the source operand is negative. Cleared if the number is positive.

Instruction Format:

ALU/MAC operation with Data Register Move, Instruction Type 8:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------------|--------|--------|------------------|
| 0 0 1 0 1 Z            | AMF    | Yop    | Xop Dreg Dreg    |
|                         |        |        | source           |

Shift operation with Data Register Move, Instruction Type 14:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------------|--------|--------|------------------|
| 0 0 0 1 0 0 0 0 0      | SF     | Xop    | Dreg Dreg        |
|                         |        |        | source           |

Z: Result register
SF: Shifter operation
Yop: Y operand
Dreg: Destination register
AMF: ALU/MAC operation
Xop: X operand
# MULTIFUNCTION COMputation with MEMORY WRITE

## Syntax:

```
DM ( I0, M0 ) = dreg, <ALU> | <MAC> | <SHIFT>
I1 M1
I2 M2
I3 M3
I4 M4
I5 M5
I6 M6
I7 M7

PM ( I4, M4 )
I5 M5
I6 M6
I7 M7
```

### Permissible dregs

- AX0, MX0, SI
- AX1, MX1, SE
- AY0, MY0, SR0
- AY1, MY1, SR1
- AR, MR0
- MR1
- MR2

## Description:

Perform the designated arithmetic operation and data transfer. The write operation moves the contents of the source to the specified memory location. The addressing mode when combining an arithmetic operation with a memory write is register indirect with post-modify. The contents of the source are always right-justified in the destination register.

The computation must be unconditional. All ALU, MAC and Shifter operations are permitted except Shift Immediate and ALU DIVS and DIVQ instructions.

The fundamental principle governing multifunction instructions is that registers (and memory) are read at the beginning of the processor cycle and written at the end of the cycle. The normal left-to-right order of clauses (memory write first, computation second) is intended to imply this. In fact, you may code this instruction with the order of clauses reversed. The Assembler produces a warning, but the results are identical at the opcode level. If you turn off semantics checking in the Assembler (–s switch) the warning is not issued.
Because of the read-first, write-second characteristic of the processor, using the same register as destination in one clause and a source in the other is legal. The register supplies the value present at the beginning of the cycle and is written with the new value at the end of the cycle.

For example,

(1) DM (I0, M0) = AR, AR = AX0 + AY0;

is a legal version of this multifunction instruction and is not flagged by the Assembler. Reversing the order of clauses, as in

(2) AR = AX0 + AY0, DM (I0, M0) = AR;

results in an Assembler warning, but assembles and executes exactly as the first form of the instruction. Note that reading example (2) from left to right may suggest that the result of the computation in AR is then written to memory, all in the same cycle. In fact, this is not possible. The left-to-right logic of example (1) suggests the operation of the instruction more closely. Regardless of the apparent logic of reading the instruction from left to right, the read-first, write-second operation of the processor determines what actually happens.

Status Generated: All status bits are affected in the same way as for the single function versions of the selected arithmetic operation.

<ALU> operation

<table>
<thead>
<tr>
<th>ASTAT:</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS MV AQ AS AC AV AN AZ</td>
<td>-</td>
<td>-</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

AZ Set if result equals zero. Cleared otherwise.
AN Set if result is negative. Cleared otherwise.
AV Set if an overflow is generated. Cleared otherwise.
AC Set if a carry is generated. Cleared otherwise.
AS Affected only when executing the Absolute Value operation (ABS). Set if the source operand is negative.
MULTIFUNCTION COMputation with MEMORY WRITE

<MAC> operation

ASTAT: 7 6 5 4 3 2 1 0
SS MV AQ AS AC AV AN AZ
- * - - - - - -

MV Set if the accumulated product overflows the lower-order 32 bits of the MR register. Cleared otherwise.

<SHIFT> operation

ASTAT: 7 6 5 4 3 2 1 0
SS MV AQ AS AC AV AN AZ
* - - - - - - -

SS Affected only when executing the EXP operation; set if the source operand is negative. Cleared if the number is positive.

Instruction Format:
ALU/MAC operation with Data Memory Write, Instruction Type 4:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-------------------------|----------------|----------------|----------------|
| 0 1 1 G 1 Z AMF         | Yop            | Xop            | Dreg | I | M |

ALU/MAC operation with Program Memory Write, Instruction Type 5:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-------------------------|----------------|----------------|----------------|
| 0 1 0 1 1 Z AMF         | Yop            | Xop            | Dreg | I | M |
MULTIFUNCTION COMPUTATION with MEMORY WRITE

Shift operation with Data Memory Write, Instruction Type 12:

```
23 22 21 20 19 18 17 16 15 14 12 11 10 9 8 7 6 5 4 3 2 1 0
0 0 0 1 0 0 1 G | SF | Xop | Dreg | I | M
```

Shift operation with Program Memory Write, Instruction Type 13:

```
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 0 0 1 0 0 0 1 1 | SF | Xop | Dreg | I | M
```

Z: Result register
SF: Shifter operation
Yop: Y operand
I: Indirect address register
G: Data Address Generator; I & M registers must be from the same DAG, as separated by the gray bar in the Syntax description.

Dreg: Destination register
AMF: ALU/MAC operation
Xop: X operand
M: Modify register
MULTIFUNCTION
DATA & PROGRAM MEMORY READ

Syntax:

\[
\begin{align*}
AXO &= DM( I0, M0 ) , \\
AY0 &= PM( I4, M4 ) ; \\
AX1 &= I1 , M1 \\
AY1 &= I5 , M5 \\
MX0 &= I2 , M2 \\
MY0 &= I6 , M6 \\
MX1 &= I3 , M3 \\
MY1 &= I7 , M7 \\
\end{align*}
\]

Description: Perform the designated memory reads, one from data memory and one from program memory. Each read operation moves the contents of the memory location to the destination register. For this double data fetch, the destinations for data memory reads are the X registers in the ALU and the MAC, and the destinations for program memory reads are the Y registers. The addressing mode for this memory read is indirect with post-modify. The contents of the source are always right-justified in the destination register.

For information on extra cycle conditions, refer to the Instruction Set Overview at the beginning of this chapter.

Status Generated: No status bits are affected.

Instruction Format:
ALU/MAC with Data & Program Memory Read, Instruction Type 1:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|--------------------------|--------------------------|--------------------------|
| 1 1 PD DD AMF 0 0 0 0 PM PM DM DM |

AMF specifies the ALU or MAC function. In this case, AMF = 00000, designating a no-operation for the ALU or MAC function.

PD: Program Destination register  DD: Data Destination register
AMF: ALU/MAC operation  I: Indirect address register
M: Modify register
## Syntax:

| ALU       | AX0 = DM (I0, M0) | AX1 | I1 | M1 | AY1 |
| Mac       | AY0 = PM (I4, M4) | MX0 | I2 | M2 | MY0 |
|           |                  | MX1 | I3 | M3 | MY1 |

## Description:

This instruction combines an ALU or a MAC operation with a data memory read and a program memory read. The read operations move the contents of the memory location to the destination register. For this double data fetch, the destinations for data memory reads are the X registers in the ALU and the MAC, and the destinations for program memory reads are the Y registers. The addressing mode is register indirect with post-modify. The contents of the source are always right-justified in the destination register after the read.

The computation must be unconditional. All ALU and MAC operations are permitted except the DIVS and DIVQ instructions. The results of the computation must be written into the R register of the computational unit; ALU results to AR, MAC results to MR.

The fundamental principle governing multifunction instructions is that registers (and memory) are read at the beginning of the processor cycle and written at the end of the cycle. The normal left-to-right order of clauses (computation first, memory reads second) is intended to imply this. In fact, you may code this instruction with the order of clauses altered. The Assembler produces a warning, but the results are identical at the opcode level. If you turn off semantics checking in the Assembler (-s switch) the warning is not issued.

The same data register may be used as a source for the arithmetic operation and as a destination for the memory read. The register supplies the value present at the beginning of the cycle and is written with the value from memory at the end of the cycle.
For example,

(1) \( MR = MR + MX0 \times MY0(UU) \), \( MX0 = DM(I0, M0) \), \( MY0 = PM(I4, M4) \);

is a legal version of this multifunction instruction and is not flagged by the Assembler. Changing the order of clauses, as in

(2) \( MX0 = DM(I0, M0) \), \( MY0 = PM(I4, M4) \), \( MR = MR + MX0 \times MY0(UU) \);

results in an Assembler warning, but assembles and executes exactly as the first form of the instruction. Note that reading example (2) from left to right may suggest that the data memory value is loaded into \( MX0 \) and \( MY0 \) and subsequently used in the computation, all in the same cycle. In fact, this is not possible. The left-to-right logic of example (1) suggests the operation of the instruction more closely. Regardless of the apparent logic of reading the instruction from left to right, the read-first, write-second operation of the processor determines what actually happens.

**Status Generated:** All status bits are affected in the same way as for the single operation version of the selected arithmetic operation.

**<ALU> operation**

<table>
<thead>
<tr>
<th>ASTAT:</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AQ</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AZ</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

AZ Set if result equals zero. Cleared otherwise.

AN Set if result is negative. Cleared otherwise.

AV Set if an overflow is generated. Cleared otherwise.

AC Set if a carry is generated. Cleared otherwise.

AS Affected only when executing the Absolute Value operation (ABS). Set if the source operand is negative.

**<MAC> operation**

<table>
<thead>
<tr>
<th>ASTAT:</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AQ</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AZ</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

MV Set if the accumulated product overflows the lower-order 32-bits of the MR register. Cleared otherwise.
Instruction Format:
ALU/MAC with Data and Program Memory Read, Instruction Type 1:

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 1 1 PD DD AMF   | Yop Xop PM PM   | DM DM           |

PD: Program Destination register
AMF: ALU/MAC operation
Yop: Y operand
I: Indirect address register

DD: Data Destination register
M: Modify register
Xop: X operand

9 - 81
9 Instruction Set Reference
A.1  OPCODES

Here is a summary of the complete instruction set of the ADSP-2101. Following the list of types and codes shown immediately below is a key to the abbreviations used. Any instruction codes not shown are reserved for future use.

Type 1: ALU / MAC with Data & Program Memory Read

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|-----------------|-----------------|
| 1 1 PD DD AMF   | Yop Xop PM PM | DM DM I M I M |

Type 2: Data Memory Write (Immediate Data)

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|-----------------|-----------------|
| 1 0 1 G         | DATA I M        |

Type 3: Read /Write Data Memory (Immediate Address)

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|-----------------|-----------------|
| 1 0 0 D RGP     | ADDR REG        |

Type 4: ALU / MAC with Data Memory Read / Write

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|-----------------|-----------------|
| 0 1 1 G D Z AMF | Yop Xop DREG I M |

Type 5: ALU / MAC with Program Memory Read / Write

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|-----------------|-----------------|
| 0 1 0 1 D Z AMF | Yop Xop DREG I M |

A – 1
# A Instruction Coding

**Type 6: Load Data Register Immediate**

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------------|-----------------------|
| 0 1 0 0              | DATA                  |

**Type 7: Load Non-Data Register Immediate**

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------------|-----------------------|
| 0 0 1 1 REG           | DATA                  |

**Type 8: ALU / MAC with Internal Data Register Move**

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------------|-----------------------|
| 0 0 1 0 1 Z AMF       | Yop Xop Dest Source   |
|                       | DREG DREG             |

**Type 9: Conditional ALU / MAC**

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------------|-----------------------|
| 0 0 1 0 0 2 AMF       | Yop Xop 0 0 0 0       |
|                       | COND                  |

**Type 10: Conditional Jump (Immediate Address)**

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------------|-----------------------|
| 0 0 0 1 1 S ADDR      | COND                  |

**Type 11: Do Until**

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------------|-----------------------|
| 0 0 0 1 0 1 ADDR      | COND                  |

**Type 12: Shift with Data Memory Read / Write**

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------------|-----------------------|
| 0 0 0 1 0 0 1 G D SF  | Xop DREG I M          |
## Instruction Coding A

### Type 13: Shift with Program Memory Read / Write

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 0 0 0 1 0 0 0 1 | D | SF | Xop | DREG | I | M |

### Type 14: Shift with Internal Data Register Move

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 0 0 0 1 0 0 0 0 | SF | Xop | Dest | REG | Source | REG |

### Type 15: Shift Immediate

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 0 0 0 0 1 1 1 1 | SF | Xop | exponent |

### Type 16: Conditional Shift

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 0 0 0 0 1 1 1 0 | SF | Xop | 0 0 0 0 | COND |

### Type 17: Internal Data Move

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 0 0 0 0 1 1 0 1 | DSTRGP | SRCRGP | DestREG | SourceREG |

### Type 18: Mode Control

| 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 0 0 0 0 1 1 0 0 | TI | MM | AS | OL | BR | SR | GM | 0 0 |

Explanation of these codes can be found together alphabetically under “Mode Control” in the next section.
## A  Instruction Coding

<table>
<thead>
<tr>
<th>Type</th>
<th>Description</th>
<th>Encoding</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>19</td>
<td>Conditional Jump (Indirect Address)</td>
<td><img src="#" alt="Type 19" /></td>
<td><img src="#" alt="Type 19 Example" /></td>
</tr>
<tr>
<td>20</td>
<td>Conditional Return</td>
<td><img src="#" alt="Type 20" /></td>
<td><img src="#" alt="Type 20 Example" /></td>
</tr>
<tr>
<td>21</td>
<td>Modify Address Register</td>
<td><img src="#" alt="Type 21" /></td>
<td><img src="#" alt="Type 21 Example" /></td>
</tr>
<tr>
<td>22</td>
<td>Reserved</td>
<td><img src="#" alt="Type 22" /></td>
<td><img src="#" alt="Type 22 Example" /></td>
</tr>
<tr>
<td>23</td>
<td>DIVQ</td>
<td><img src="#" alt="Type 23" /></td>
<td><img src="#" alt="Type 23 Example" /></td>
</tr>
<tr>
<td>24</td>
<td>DIVS</td>
<td><img src="#" alt="Type 24" /></td>
<td><img src="#" alt="Type 24 Example" /></td>
</tr>
<tr>
<td>25</td>
<td>Saturate MR</td>
<td><img src="#" alt="Type 25" /></td>
<td><img src="#" alt="Type 25 Example" /></td>
</tr>
</tbody>
</table>

![Type 19 Example](#)

```plaintext
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|    |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 1  | 0  | 0  | 0  | 0  |   |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | COND |
```

![Type 20 Example](#)

```plaintext
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|    |
| 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |   |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | COND |
```

![Type 21 Example](#)

```plaintext
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|    |
| 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |   |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | I   |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | M   |
```

![Type 22 Example](#)

```plaintext
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|    |
| 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |   |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | x   |
```

![Type 23 Example](#)

```plaintext
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|    |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 1  | 0  | 0  | 0  | 1  | 0  | Xop | 0  | 0  | 0  | 0  | 0  | 0  |   |
```

![Type 24 Example](#)

```plaintext
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|    |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |   |
```

![Type 25 Example](#)

```plaintext
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|    |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |   |
```

A – 4
### Instruction Coding A

<table>
<thead>
<tr>
<th>Type 26: Stack Control</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Bits</strong></td>
</tr>
<tr>
<td><strong>Format</strong></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Type 27: Call or Jump on Flag In</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Bits</strong></td>
</tr>
<tr>
<td><strong>Address</strong></td>
</tr>
<tr>
<td><strong>Notes</strong></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Type 28: Flag Out Mode Control</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Bits</strong></td>
</tr>
<tr>
<td><strong>Format</strong></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Type 29: Reserved</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Bits</strong></td>
</tr>
<tr>
<td><strong>Format</strong></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Type 30: No Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Bits</strong></td>
</tr>
<tr>
<td><strong>Format</strong></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Type 31: Idle</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Bits</strong></td>
</tr>
<tr>
<td><strong>Format</strong></td>
</tr>
</tbody>
</table>
## A Instruction Coding

### A.2 ABBREVIATION CODING

#### AMF

**ALU / MAC Function codes**

<table>
<thead>
<tr>
<th>Code</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0</td>
<td>No operation</td>
</tr>
</tbody>
</table>

**MAC Function codes**

<table>
<thead>
<tr>
<th>Code</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 1</td>
<td>X * Y (RND)</td>
</tr>
<tr>
<td>0 0 0 1 0</td>
<td>MR + X * Y (RND)</td>
</tr>
<tr>
<td>0 0 0 1 1</td>
<td>MR - X * Y (RND)</td>
</tr>
<tr>
<td>0 0 1 0 0</td>
<td>X * Y (SS) Clear when y = 0</td>
</tr>
<tr>
<td>0 0 1 0 1</td>
<td>X * Y (SU)</td>
</tr>
<tr>
<td>0 0 1 1 0</td>
<td>X * Y (US)</td>
</tr>
<tr>
<td>0 0 1 1 1</td>
<td>X * Y (UU)</td>
</tr>
<tr>
<td>0 1 0 0 0</td>
<td>MR + X * Y (SS)</td>
</tr>
<tr>
<td>0 1 0 0 1</td>
<td>MR + X * Y (SU)</td>
</tr>
<tr>
<td>0 1 0 1 0</td>
<td>MR + X * Y (US)</td>
</tr>
<tr>
<td>0 1 0 1 1</td>
<td>MR + X * Y (UU)</td>
</tr>
<tr>
<td>0 1 1 0 0</td>
<td>MR - X * Y (SS)</td>
</tr>
<tr>
<td>0 1 1 0 1</td>
<td>MR - X * Y (SU)</td>
</tr>
<tr>
<td>0 1 1 1 0</td>
<td>MR - X * Y (US)</td>
</tr>
<tr>
<td>0 1 1 1 1</td>
<td>MR - X * Y (UU)</td>
</tr>
</tbody>
</table>

#### ALU Function codes

<table>
<thead>
<tr>
<th>Code</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0 0 0</td>
<td>Y Clear when y = 0</td>
</tr>
<tr>
<td>1 0 0 0 1</td>
<td>Y + 1</td>
</tr>
<tr>
<td>1 0 0 1 0</td>
<td>X + Y + C</td>
</tr>
<tr>
<td>1 0 0 1 1</td>
<td>X + Y X when y = 0</td>
</tr>
<tr>
<td>1 0 1 0 0</td>
<td>NOT Y</td>
</tr>
<tr>
<td>1 0 1 0 1</td>
<td>-Y</td>
</tr>
<tr>
<td>1 0 1 1 0</td>
<td>X - Y + C - 1</td>
</tr>
<tr>
<td>1 0 1 1 1</td>
<td>X - Y</td>
</tr>
<tr>
<td>1 1 0 0 0</td>
<td>Y - 1</td>
</tr>
<tr>
<td>1 1 0 0 1</td>
<td>Y - X X when y = 0</td>
</tr>
<tr>
<td>1 1 0 1 0</td>
<td>Y - X + C - 1</td>
</tr>
</tbody>
</table>
Instruction Coding  A

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>11011</td>
<td>NOT X</td>
</tr>
<tr>
<td>11100</td>
<td>X AND Y</td>
</tr>
<tr>
<td>11101</td>
<td>X OR Y</td>
</tr>
<tr>
<td>11110</td>
<td>X XOR Y</td>
</tr>
<tr>
<td>11111</td>
<td>ABS X</td>
</tr>
</tbody>
</table>

**COND**  Status Condition codes

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Equal</td>
</tr>
<tr>
<td>0001</td>
<td>Not equal</td>
</tr>
<tr>
<td>0010</td>
<td>Greater than</td>
</tr>
<tr>
<td>0011</td>
<td>Less than or equal</td>
</tr>
<tr>
<td>0100</td>
<td>Less than</td>
</tr>
<tr>
<td>0101</td>
<td>Greater than or equal</td>
</tr>
<tr>
<td>0110</td>
<td>ALU Overflow</td>
</tr>
<tr>
<td>0111</td>
<td>NOT ALU Overflow</td>
</tr>
<tr>
<td>1000</td>
<td>ALU Carry</td>
</tr>
<tr>
<td>1001</td>
<td>Not ALU Carry</td>
</tr>
<tr>
<td>1010</td>
<td>X input sign negative</td>
</tr>
<tr>
<td>1011</td>
<td>X input sign positive</td>
</tr>
<tr>
<td>1100</td>
<td>MAC Overflow</td>
</tr>
<tr>
<td>1101</td>
<td>Not MAC Overflow</td>
</tr>
<tr>
<td>1110</td>
<td>Not counter expired</td>
</tr>
<tr>
<td>1111</td>
<td>Always</td>
</tr>
</tbody>
</table>

**CP**  Counter Stack Pop codes

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No change</td>
</tr>
<tr>
<td>1</td>
<td>Pop</td>
</tr>
</tbody>
</table>

**D**  Memory Access Direction codes

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Read</td>
</tr>
<tr>
<td>1</td>
<td>Write</td>
</tr>
</tbody>
</table>
## A Instruction Coding

<table>
<thead>
<tr>
<th>DD</th>
<th>Double Data Fetch Data Memory Destination codes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>AX0</td>
</tr>
<tr>
<td>0 1</td>
<td>AX1</td>
</tr>
<tr>
<td>1 0</td>
<td>MX0</td>
</tr>
<tr>
<td>1 1</td>
<td>MX1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DREG</th>
<th>Data Register codes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0</td>
<td>AX0</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>AX1</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>MX0</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>MX1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>AY0</td>
</tr>
<tr>
<td>0 1 0 1</td>
<td>AY1</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>MY0</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td>MY1</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>SI</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>SE</td>
</tr>
<tr>
<td>1 0 1 0</td>
<td>AR</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>MR0</td>
</tr>
<tr>
<td>1 1 0 0</td>
<td>MR1</td>
</tr>
<tr>
<td>1 1 0 1</td>
<td>MR2</td>
</tr>
<tr>
<td>1 1 1 0</td>
<td>SR0</td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>SR1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FIC</th>
<th>Fl condition code</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>latched Fl is 1                            FLAG_IN</td>
</tr>
<tr>
<td>0</td>
<td>latched Fl is 0                            NOT FLAG_IN</td>
</tr>
</tbody>
</table>
## Instruction Coding A

### FO
Mode Control codes for Flag Out pin

- **FO:** Set, reset, or toggle the output Flag.
- **0 0:** No change
- **0 1:** Toggle
- **1 0:** Reset
- **1 1:** Set

### G
Data Address Generator codes

- **0:** DAG1
- **1:** DAG2

### I
Index Register codes

- **G = 0:** I0, I4
- **G = 1:** I1, I5
- **G = 0:** I2, I6
- **G = 1:** I3, I7

### LP
Loop Stack Pop codes

- **0:** No Change
- **1:** Pop

### M
Modify Register codes

- **G = 0:** M0, M4
- **G = 1:** M1, M5
- **G = 0:** M2, M6
- **G = 1:** M3, M7
A Instruction Coding

Mode Control codes

SR: Secondary register bank
BR: Bit-reverse mode
OL: ALU overflow latch mode
AS: AR register saturate mode
MM: Alternate Multiplier placement mode
GM: GOMode; enable means go if possible
TI: Timer enable

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>No change</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>No change</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Deactivate</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Activate</td>
</tr>
</tbody>
</table>

PD Double Data Fetch Program Memory Destination codes

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>AY0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>AY1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>MY0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>MY1</td>
</tr>
</tbody>
</table>

PP PC Stack Pop codes

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No Change</td>
</tr>
<tr>
<td>1</td>
<td>Pop</td>
</tr>
</tbody>
</table>
# Instruction Coding A

### Register codes

<table>
<thead>
<tr>
<th>RGP</th>
<th>AX0</th>
<th>I0</th>
<th>I4</th>
<th>ASTAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MX0</th>
<th>I2</th>
<th>I6</th>
<th>SSTAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0010</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0101</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>AY0</th>
<th>M0</th>
<th>M4</th>
<th>ICNTL</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>AY1</th>
<th>M1</th>
<th>M5</th>
<th>CNTR</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MY0</th>
<th>M2</th>
<th>M6</th>
<th>SB</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MY1</th>
<th>M3</th>
<th>M7</th>
<th>PX</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SI</th>
<th>L0</th>
<th>L4</th>
<th>RX0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SE</th>
<th>L1</th>
<th>L5</th>
<th>TX0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>AR</th>
<th>L2</th>
<th>L6</th>
<th>RX1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MR0</th>
<th>L3</th>
<th>L7</th>
<th>TX1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MR1</th>
<th>–</th>
<th>–</th>
<th>IFC (write only)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1100</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1101</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MR2</th>
<th>–</th>
<th>–</th>
<th>OWRCNTR (write only)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SR0</th>
<th>–</th>
<th>–</th>
<th>–</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SR1</th>
<th>–</th>
<th>–</th>
<th>–</th>
</tr>
</thead>
<tbody>
<tr>
<td>1110</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Jump Type codes

- 0: Jump
- 1: Call

### Shifter Function codes

<table>
<thead>
<tr>
<th>SF</th>
<th>LSHIFT</th>
<th>(HI, PASS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0101</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0110</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0111</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1001</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1010</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1011</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1100</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1101</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1110</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A – 11
A Instruction Coding

1 0 0 1  NORM   (HI, OR)
1 0 1 0  NORM   (LO, PASS)
1 0 1 1  NORM   (LO, OR)
1 1 0 0  EXP    (HI)
1 1 0 1  EXP    (HIX)
1 1 1 0  EXP    (LO)
1 1 1 1  Derive Block Exponent

SPP Status Stack Push/Pop codes

0 0  No change
0 1  No change
1 0  Push
1 1  Pop

T Return Type codes

0 Return from Subroutine
1 Return from Interrupt

X X Operand codes

0 0 0  X0 (SI for shifter)
0 0 1  X1 (invalid for shifter)
0 1 0  AR
0 1 1  MR0
1 0 0  MR1
1 0 1  MR2
1 1 0  SR0
1 1 1  SR1

Y Y Operand codes

0 0  Y0
0 1  Y1
1 0  F (feedback register)
1 1  zero

Z ALU/MAC Result Register codes

0 Result register
1 Feedback register

A – 12
B.1 DATA FILES (.DAT)
The .DAT file format is used for data buffer initialization in source code, simulated parallel and serial port data flow, and saving or loading simulated memory. The format is generally the same for all uses, with some restrictions as detailed in this section. The .DAT extension is a DOS convention only and is not required by the Linker or Simulator.

These files contain text only: the characters for hexadecimal, decimal, and binary data. Any standard text editor can be used to create the files.

B.1.1 Assembler Buffer Initialization Files
The .INIT Assembler directive names an external file from which to initialize a data buffer. This file is created by the user and specified in source code with the .INIT directive. The data file should be located in the directory from which the Linker is invoked, or the path specifying the directory which does contain the file must be given in the .INIT directive. The Linker reads this file and loads the buffers via the .EXE memory image file. The file can be of any length.

B.1.1.1 Integer Data
The standard format of this file is a single four- or six-character hexadecimal number per line of input (carriage returns are ignored). If a file for DM contains six characters per line, however, the four most significant digits of each number are used and the other two are ignored.

Files for PM are typically six characters per line. If a line in the file contains only four characters, the number is left-justified and zero-filled to the right.

For example, if your data file contained these lines:

002222
2222
220001
2211
B File Formats

The contents if loaded in DM would be:

0022
2222
2200
2211

The contents if loaded in PM would be:

002222
222200 (zero-filled)
220001
221100 (zero-filled)

B.1.1.2 Non-Integer Data
Buffer initialization files can contain decimal numbers with fractional components. These non-integer (or floating point) values are treated by the Linker as integers; the fractional component is ignored (not rounded). For example, the data value

5.862

is loaded in memory as

5

B.1.1.3 Comments
Comments can be entered on each line in a buffer initialization file, anywhere to the right of the data. The comments do not need to be enclosed in brackets; anything other than data is ignored by the Linker.

B.1.2 Simulator Data Files
The Simulator requires external files to simulate input and output data for memory-mapped I/O ports, to simulate receive and transmit data for serial ports, and to store or load simulated processor memory with the D and E commands.

B.1.2.1 I/O Port Data
You must create this file to provide input data to parallel ports in DM or PM. The file format is one four-character hexadecimal number per line for DM-mapped ports, and one six-character hexadecimal number for PM-mapped ports. Carriage returns are ignored by the Simulator.
If data is written out to the port, the Simulator opens a file to store the output data.

**B.1.2.2 SPORT Data**
A file must also be created to provide simulated (receive) serial data to the serial ports. The input file must consist entirely of ones, zeros, and carriage returns. A single line in the file may have any number of ones and zeros; carriage returns may be used to terminate each line and make the file more readable. The Simulator reads the ASCII characters and ignores carriage returns.

The Simulator opens a file to store output (transmit) data.

**B.1.2.3 Simulated Memory Data**
Portions of PM or DM can be saved to or loaded from an external file by the Simulator with the use of the D (dump memory) and E (enter memory) commands. The file format for data to be loaded with the E command is the same as that for I/O port data, described above; four-character hex numbers for DM and six-character numbers for PM. The files saved to with the D command are useful for intermediate storage of simulated PM or DM contents to be reloaded by the Simulator later or input to other software applications.

**B.2 MEMORY IMAGE FILE (.EXE)**
The PM/DM/BM Memory Image File is created by the Linker. This file contains the memory images of the system that the user has created using the development system. Memory images include assembled and resolved opcodes and initialized data buffers. The Memory Image File is used to upload executable code to the ADSP-2101 Simulator, Emulator and PROM Splitter.

The first three characters of this file are “<ESC> <ESC> i”. These characters tell the Emulator that the following code is upload information for PM, DM, and BM.

Each “kernel” of information that can be uploaded into a particular area of memory is headed by one of the following: @PA, @PO, @DA, @DO, @BO. The P indicates program memory; D indicates data memory; B indicates boot memory; O indicates ROM; A indicates RAM.
Following this header is a four-character hexadecimal address where upload starts. Only areas of memory that need to be loaded will have kernels associated with them. Following this is the series of words to be uploaded sequentially from the start address. These words are six characters for PM and BM, and four characters for DM, all hexadecimal.

Each kernel is terminated by #nnnnnn..., which is a dummy value separating kernels. Kernels can occur in any order.

This file is closed by “<ESC> <ESC> o” to tell the Emulator that the upload is complete. <ESC> sequences are ignored by the Simulator and the PROM Splitter.

An example .EXE Image File is shown below:

```
<ESC> <ESC>i
@PO
0004
1C007F
1C05BF
0A000F
#123123123123
@DA
0000
2D40
0000
#123123123123
@BO
0000
03242A
025B26
01921C
#123123123123
@PO
6000
7FFFFFF
7FFD88
80009E
#123123123123
@BO
0800
0A000F
FD887F
```
025B26
#123123123123
@DA
0182
0040
#123123123123
@DA
0183
0000
#123123123123
<ESC> <ESC>0

Notice that the boot memory words in this file are only 24 bits wide, instead of 32 bits wide as in the boot memory PROMS. The Linker does not generate 32-bit boot memory words; this is done by the PROM Splitter (which reads the .EXE file).

Accordingly, the boot memory addresses in the .EXE file are word addresses, not PROM byte addresses. These word addresses are similar to program memory addresses; each address locates a 24-bit word of code or data.

The Linker views boot memory as an array of words, of length 16K, and divided into 8 pages of 2K each. The page number is embedded in the @BO address: 0000 is the start of page 0, 0800 is the start of page 1, 1000 is the start of page 2, etc. To obtain the page number, divide the hex address by 2K and drop the remainder.

**B.3 DEBUG SYMBOL TABLE FILE (.SYM)**
The Debug Symbol Table File (.SYM) is created by the Linker. It lists all of the symbols and associated addresses encountered by the Linker. A separate list is generated for each module which includes all symbols that can be referenced by that module.

The first three characters of this file are "<ESC> <ESC> d". These characters tell the Emulator that the following code is the Debug Symbol information.

The "m directive" is used to specify the source code module which is the scope of a set of symbols. The "m directive" takes the form

```
_mmodulename addr
```
where modulename is the name of the module and addr is the module base address, in hexadecimal. A p, d, or b# is appended to indicate placement in PM, DM, or BM. The boot page number is listed following the b, as in "b0".

On lines following this directive are the symbols which can be referenced within the context of the named module. With each symbol is the associated hex address and an indication of the memory to which it belongs (d, p, or b#). A ZZZZ in the address field indicates that the address for that symbol was never resolved (not all symbols have memory addresses associated with them).

The file is closed by "<ESC> <ESC> o" to tell the Emulator that the Debug Symbol File transmission is complete. <ESC> sequences are ignored by the Simulator.

The following is an example of a Debug Symbol Table File for a single module in program memory which is not booted:

```
<ESC> <ESC>d
   _mFFT 0004p
   REAL_OUTPUT 1000d
   IMAGINARY_OUTPUT 2000d
   MAGN 0100d
   SIN_COEF 6000p
   COS_COEF 6080p
   FFT_START 0020p
   BUTTERFLY_LOOP 0033p
   GROUP_LOOP 0037p
   STAGE_LOOP 0040p
<ESC> <ESC>o
```

The following example shows the .SYM file for this manual's example program (see Chapter 3, Assembler), consisting of two modules on boot page 0:

```
<ESC> <ESC>d
   _mFIR_ROUTINE 000Fb0
   FIR_START 000Fb0
   CONVOLUTION 0014b0
   COEFFICIENT 0000b0
   DATA_BUFFER 3800d
   _mMAIN_ROUTINE 0019b0
```
File Formats  B

DATA_BUFFER  3800d
COEFFICIENT 0000b0
RESTARTER 0035b0
CLEAR BUFFER 003Db0
WAIT 0052b0
FIR_START 000Fb0
<ESC> <ESC>0

B.4 PROM IMAGE FILES (.BNU, .BNM, .BNL)
PROM Image files are generated by the ADSP-2101 PROM Splitter. They are uploaded to a PROM burner to program the appropriate PROMs. One file is needed for each PROM chip to be programmed. The format of the files depends on the options specified in the PROM Splitter invocation command line. See Chapter 8.

There are three types of image files generated by the PROM Splitter: .BNU for the upper bytes of the 24-bit words, .BNM for the middle bytes, and .BNL for the lower bytes.

The files created can be in either Intel Hex I format or Motorola S format. An overview of these formats is given in the following sections.

B.4.1 Intel Format
The example files below show the Intel format for a program memory file (middle byte), a program memory single stream file, and a boot page memory file. Each line of the file is a data record with the exception of the last line, which is the end of file record. Larger files contain additional data records.

Program Memory .BNM sample file:
:0A0004003C40343434261422260850 data record
:00000401FB end of file record
B  File Formats

This file format is obtained by using the -pm and -i switches; the file contains the middle byte of program memory words. The records are organized into the following fields:

:0A0004003C40343434261422260850

:OA
0004
00
3C
08
50

start character
byte count in this record
address of the first data byte in this record
record type (00)
first data byte
last data byte
checksum: Twos complement negation of binary summation (least significant 8 bits) of preceding bytes, including byte count, address and data bytes.

:00000401FB

:00000401FB

start character
byte count (zero in this record)
address of the first byte in this record
record type (01 in this record)
checksum

Program Memory .BNM Single Stream file:

:1E0000003C005540008034000034001434000826180F1400C222E00F26300208000F36
:00001F01E0

data record
end of file record

This file format is obtained by using the -pm and -ui switches; the file contains all three bytes of program memory words. The fields are the same. Note that every third data byte (shown in bold) corresponds to the middle byte example above.
This file format is obtained by using the -bm and -i switches; the file contains the four bytes of boot memory words. The records have the same fields as specified above with the following additions:

- Every fourth data byte is a pad byte (FF) inserted to produce the 32-bit word width.

- The pad byte of the first data word (0A), at PROM byte address 0x0003, is the page length for this boot page. This byte is shown in bold above.

- Pad bytes are added to the last data record to make the number of words on the page a multiple of 8.
B  File Formats

B.4.2  Motorola Format

The Motorola standard is quite similar. The following example shows an S-style .BNM file consisting of the middle byte of program memory. Each line of the file is a data record with the exception of the last line, which is the end of file record. Larger files contain additional data records.

Program Memory .BNM sample file:

S10D00043C4034343426142226084C  data record
S903000DEF  end of file record

This file format is obtained by using the -pm and -s switches. The records are organized into the following fields:

S10D00043C4034343426142226084C

S1  start character
0D  byte count in this record
0004  address of the first byte in this record
3C  first data byte
08  last data byte
4C  checksum: One's complement of binary summation (least significant 8 bits) of preceding bytes, including byte count, address and data bytes.

S903000DEF

S9  start character
03  byte count in this record
000D  address of the first byte in this record
EF  checksum

The Motorola format may also be used to create a single-stream file containing all three bytes of program memory; this is the S2 format. See the Chapter “PROM Splitter,” for the complete set of options.
C.1 SYSTEM REQUIREMENTS
This appendix details the requirements (hardware and software) and restrictions for each of the environments in which you can operate the ADSP-2101 Cross-Software.

C.2 IBM PC AND COMPATIBLES
The Cross-Software for IBM PCs executes on all PC models. You must have a hard disk and it is recommended that you use at least an AT-class model. Installation of the Cross-Software on a PC requires the following:

- PC-DOS 3.0 or later
- 640KB memory
- The directive "FILES=25" in your CONFIG.SYS (configuration boot) file. This file must be in the root directory of the startup disk.

In addition, for graphics output when using the PL (plot memory) command in the Simulator, you must have:

- A color display system: IBM CGA, EGA, or VGA-type. Monochrome and Hercules-type displays will not work.

There are several operating restrictions that result from memory limitations on the PC:

- The size of the source file processed by the Assembler may be limited by memory.
- The number and size of modules and number of symbols that can be handled by the Linker is limited by memory.
- Do not run any memory-resident programs like Sidekick or ProKey while you are using the Cross-Software.


C Host-Specific Requirements

C.3 SUN-3 WORKSTATION
The Sun-3 Cross-Software must be run under a version of Unix supporting virtual memory.
D.1 ANSI DRAFT STANDARD EXCEPTIONS

You can obtain a copy of the draft standard by writing to the Computer
and Business Equipment Manufacturers Association at:

CBEMA
Suite 500
311 First Street N.W.
Washington, DC 20001-2178

The ADSP-21XX C Compiler and Preprocessor adhere to the current ANSI
draft standard (X3J11) except as noted below.

D.1.1 Features Not Supported & Restrictions

1. Static and global variables are not automatically initialized to zero. The
   initial value of such variables is undefined.

2. Passing structures in a function call

3. Returning structures from a function call

4. Objects cannot exceed 8K bytes in size

5. Floating-point does not meet the precision specified

D.1.2 New Features and Extensions

1. The fastswitch keyword.

2. The fract numeric type.

3. The storage class modifiers pm, dm, ram and rom.
D ANSI Standard C

D.2 DIFFERENCES BETWEEN HOST VERSIONS

There are no specific differences in the ADSP-21XX C Compiler, although there may be differences in other Cross-Software modules' performance that affects the assembly or linking of code generated by the C Compiler. See also Appendix C.
E.1 INTRODUCTION
The ADSP-2101 boot memory space may contain up to eight individual boot pages. Software selection of the next page to be booted and software-forced booting, described in the Memory Interface chapter of the ADSP-2101 User’s Manual, allow the processor to be rebooted under program control. This allows an application to be implemented in multiple boot pages, with execution branching from one page to another. This branching, of course, takes the form of software reboots.

This appendix will only be of interest to you if your application requires multiple boot pages of ADSP-2101 code.

E.2 RE-_BOOTING UNDER PROGRAM CONTROL
Programs requiring multiple boot pages have the following characteristics and operation:

1. They boot first from page zero.
2. At some point in their execution they set the boot page select field (of the System Control Register) to select the next page needed.
3. With the next boot page selected, a software boot is forced by setting the boot force bit, loading that page into on-chip program memory. On-chip data memory is unchanged.

The memory-mapped control register System Control Register, located at internal data memory address 3FFF Hex, contains the BPAGE select field and BFORCE bit. This register must be written to under program control when re-booting is necessary.

E.3 SHARED DATA STRUCTURES
In order for data buffers to be shared by different boot pages, precautions must be taken to prevent the overwriting of the data when a new page is
E Linker Operation

booted. The STATIC qualifier, when used in a .VAR buffer declaration, instructs the Linker to prevent the buffer from being overwritten during a software re-boot. The Linker accomplishes this by different means for PM data buffers and for DM data buffers.

E.3.1 Data Buffers in Program Memory

Data buffers located in program memory are either relocatable or non-relocatable, depending on whether or not they are declared at a specific base address (with the ABS qualifier). If you wish to share a buffer between multiple boot pages, you may take one of two approaches. The first is to make the buffer relocatable by omitting the ABS specification and declaring the buffer as STATIC, allowing the Linker to perform the task for you. Alternatively, you may place the buffer yourself with the ABS qualifier; however, you must ensure that the buffer is never overwritten in on-chip PM during a re-boot.

To use the STATIC qualifier to create a data buffer to be shared, declare the buffer in the following manner in source code on boot page 0:

```
.VAR /PM/STATIC/ etc. buffer_name[length];
.GLOBAL  buffer_name
```

If you were to declare a buffer called `dat1`, for example, boot page 0 would be as shown in Figure E.1. Notice that the Linker places `dat1` at the top of the 2K-long page. If the buffer contents are not initialized, the page length to be loaded extends only as far as the source code on the page.

Suppose that `dat1` is to be shared by boot pages 0, 1, and 2. It must be declared as above on page 0, and given the GLOBAL attribute so that it may referenced in other code modules on all three pages. These modules which require access to the buffer must use the .EXTERNAL directive in order to be able to reference it:

```
.EXTERNAL  dat1;
```

If `dat1` is initialized on page 0, the memory images of pages 0, 1, and 2 would be as shown in Figure E.2, on page E-4. Because initialization data is contained in the buffer on page 0, the page length to be loaded is the full 2K. The Linker places filler bytes (FF Hex) in the region between the end of code and the start of the buffer.

Now suppose that execution of the source code on page 0 modifies the data in the buffer `dat1`; the new data must be passed to page 1 unaltered.
Linker Operation E

Figure E.1 STATIC Data Buffers in Boot Memory

Buffer dat1 declared, but not initialized, in code on Boot Page 0

The Linker always places STATIC buffers at the top of memory on a boot page. If the code on the page is too long and overlaps the buffer space, a Linker error message is generated.

The alternative to using the STATIC qualifier to create a shared data buffer is to place the buffer in boot memory yourself with the ABS buffer address specification. The address must be chosen such that it is higher in memory than the largest boot page (page length). In this case you are doing the job of the Linker—placing the data buffer in memory and assuring that it is never overwritten during a boot page load.

When page 1 is booted, the buffer is not overwritten in on-chip PM because loading occurs only up to the page length. Booting of page 2 also leaves the buffer's contents undisturbed, as can be seen from its page length.
E Linker Operation

Figure E.2 Sharing STATIC Data Between Multiple Boot Pages

E.3.2 Data Buffers in Data Memory

In order to share a data buffer in data memory between multiple boot pages, the buffer must be relocatable, GLOBAL, and STATIC. To assure that the buffer data is preserved during software re-boots, the Linker follows the same procedure for the boot pages as it does when linking multiple code modules. See the Memory Allocation section in Chapter 4. In this case the Linker must scan over all boot pages and place any non-relocatable buffers before placing the STATIC buffer at a location where it will not be overwritten by any other page's data structure.

Again you may do the job of the Linker by omitting the STATIC qualifier and placing the data buffers of all boot pages in data memory. This task requires an exact determination of the complete layout of data memory which may prove difficult; allowing the Linker to do the work for you is usually easier.
E.4 SHARE SUBROUTINES

Any source code to be shared between multiple boot pages must actually be located on each of the pages. There are two ways to accomplish this: by repeating the BOOT=n qualifier in the module declaration, or by creating libraries and using the Linker's -p switch.

E.4.1 Repeating The BOOT Qualifier

If you write subroutine code modules, a copy of the module must be placed on each boot page which calls it. One way to accomplish this is by repeating the BOOT=n qualifier for each page necessary in the subroutine module declaration, as in:

```
.MODULE/RAM/BOOT=0/BOOT=1/BOOT=2 calc_routine;
.ENTRY start_calc;
```

In this case, the Linker now places a copy of the module `calc_routine` on boot pages 0, 1, and 2. Remember that the address label for the start of the subroutine code (`start_calc` in this example) must be declared as an ENTRY point in order to be visible to other code modules on the same page. These modules which call the subroutine must declare the entry point as EXTERNAL.

E.4.2 Libraries & -p Switch

If you have a large number of subroutines written for your ADSP-2101 system, it may be desirable to place the files in a directory of library routines. See the discussion of the Linker -lib `directory` switch & ADIL variable in Chapter 4. Library routines are also used by the C Compiler when assembling C-generated source code.

When linking your complete system program, use the -p switch. The Linker inserts a copy of any subroutine called on a boot page into the memory image file for that page. Figure E.3, on the next page, illustrates the results of this process. To find the library of subroutines, the Linker searches directories specified by the -lib switch and ADIL variable.
When the Linker –p switch is used, library subroutines are placed on the boot pages which have a CALL instruction naming them.

Figure E.3 Library Routines & Multiple Boot Pages
F.1 INTRODUCTION
This appendix lists and provides a definition of all error messages generated by the ADSP-2101 Cross-Software modules other than the C Compiler. A listing is included for the System Builder, Assembler, Linker, and Simulator. The PROM Splitter displays no error messages. See Chapter 7 for a description of C Compiler error messages.

F.2 SYSTEM BUILDER ERRORS
The System Builder generates messages for syntax errors and system architecture definition errors. Syntax errors are errors in usage of the System Builder directives in the input file. Architecture definition errors are primarily errors in memory configuration, and may be either fatal or non-fatal. Error sources should be corrected in the input file.

<table>
<thead>
<tr>
<th>Error message</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Boot memory segment crosses 16K boundary</td>
<td>Memory boundary limit exceeded</td>
</tr>
<tr>
<td>BOOT page must be on a 2K word boundary</td>
<td>Boot page segments do not accept the ABS modifier; the first address of a boot page is always equal to the boot page number * 2048</td>
</tr>
<tr>
<td>BOOT page cannot exceed 2K word page size</td>
<td>Boot page segment declared with length greater than 2048</td>
</tr>
<tr>
<td>Code/data 24 required bits in memory width</td>
<td>Info only: 24-bit word width in PM</td>
</tr>
<tr>
<td>Data memory segment exceeds 16K boundary</td>
<td>Memory boundary limit exceeded</td>
</tr>
</tbody>
</table>
## F  Error Messages

<table>
<thead>
<tr>
<th>Error Message</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data memory segment overlaps reserved space</td>
<td>No segment may be declared in upper 1K of data memory</td>
</tr>
<tr>
<td>Divide by zero in expression</td>
<td>Arithmetic error</td>
</tr>
<tr>
<td>DM segment can have DATA attribute only</td>
<td>Segment declared in data memory may not have the CODE qualifier</td>
</tr>
<tr>
<td>DM segment cannot exceed physical address h#3fff</td>
<td>Segment declared in data memory address beyond 0x3FFF</td>
</tr>
<tr>
<td>Expecting a constant at symbol</td>
<td>Numeric constant required in place of the named symbol</td>
</tr>
<tr>
<td>Expecting ‘ABS’ at symbol</td>
<td>System-reserved keyword ‘ABS’ required in place of the named symbol</td>
</tr>
<tr>
<td>Expecting an identifier at symbol</td>
<td>User-defined identifier required in place of the named symbol</td>
</tr>
<tr>
<td>Expecting segment modifier at symbol</td>
<td>Segment qualifier required in place of the named symbol</td>
</tr>
<tr>
<td>Expecting ‘SYSTEM’ at symbol</td>
<td>‘SYSTEM’ must be the first text read by the System Builder</td>
</tr>
<tr>
<td>Expecting ‘.’ at symbol</td>
<td>‘.’ required in place of the named symbol</td>
</tr>
<tr>
<td>Expecting ‘!’ at symbol</td>
<td>‘!’ required in place of the named symbol</td>
</tr>
<tr>
<td>Expecting ‘=’ at symbol</td>
<td>‘=’ required in place of the named symbol</td>
</tr>
<tr>
<td>Expecting ‘/’ at symbol</td>
<td>‘/’ required in place of the named symbol</td>
</tr>
</tbody>
</table>
Expecting ';' at symbol symbol

FATAL ERROR: Boundary error occurred

FATAL ERROR: Impossible PM configuration

FATAL ERROR: Overlap occurred

FATAL ERROR: Unable to open filename for reading

NOTICE: ? no PM found

Ports are not allowed in boot memory

Program memory segment crosses 16K boundary

Trying to redeclare symbol symbol

Warning: Absolute address specified for boot page will be ignored. Segment address will be boot page * 2K

Warning: Missing semicolon after ENDSYS directive

' ; ' required in place of the named symbol

Memory boundary limit exceeded

Program memory configuration not allowed

Two or more declared segments overlap

System Builder cannot find .SYS file or cannot create .ACH; 1) the path/ filename specified is incorrect or not allowed, 2) file does not exist, or 3) operating system condition

No program memory segment was declared

I/O ports may only be placed in data or program memory

Not enough memory is available on host computer for System Builder to continue running

Program memory may not exceed 16K

The named symbol is declared twice in the input file

Boot page segments do not accept the ABS modifier; the first address of a boot page is always equal to the boot page number * 2048

Semicolon must always terminate an instruction or directive
F  Error Messages

You must specify memory segment address
You must specify memory segment area
You must specify memory segment type

ABS qualifier was omitted in a segment declaration
PM, DM, or BOOT qualifier was omitted in a segment declaration
ROM or RAM qualifier was omitted in a segment declaration

F.3  ASSEMBLER ERRORS

Error message
Boot page out of range
Divide by zero in expression
Do labels cannot be external
Do loop terminates do loop at symbol symbol
Dreg of data memory access must be one of: AX0, AX1, MX0, MX1
Dreg of program memory access must be one of: AY0, AY1, MY0, MY1
Expecting a condition at symbol symbol
Expecting a constant at symbol symbol
Expecting a data format at symbol symbol

Explanation
Page number specified is invalid
Arithmetic error
DO loop cannot reference an external label
A DO instruction may not be the last instruction of a DO loop
Incorrect data register used in instruction
Incorrect data register used in instruction
Instruction condition code required in place of the named symbol
Numeric constant required in place of the named symbol
‘UU’, ‘SU’, ‘US’, or ‘SS’ required in place of the named symbol (in an instruction)
## Error Messages

<table>
<thead>
<tr>
<th>Error Message</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Expecting an identifier at symbol symbol</td>
<td>User-defined identifier required in place of the named symbol</td>
</tr>
<tr>
<td>Expecting an index register at symbol symbol</td>
<td>Index register required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting an integer at symbol symbol</td>
<td>Immediate integer operand required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting AR as the destination of the alu operation</td>
<td>AR required in instruction</td>
</tr>
<tr>
<td>Expecting 'AV', 'AC', 'MV' or 'CE' at symbol symbol</td>
<td>Instruction condition code required in place of the named symbol</td>
</tr>
<tr>
<td>Expecting 'AX0', 'AX1', 'MX0', or 'MX1' for DM read</td>
<td>'AX0', 'AX1', 'MX0', or 'MX1' required in instruction</td>
</tr>
<tr>
<td>Expecting 'AY0', 'AY1', 'MY0', or 'MY1' for PM read</td>
<td>'AY0', 'AY1', 'MY0', or 'MY1' required in instruction</td>
</tr>
<tr>
<td>Expecting binary operator at symbol symbol</td>
<td>Logical (not bitwise) expression operator required in place of the named symbol</td>
</tr>
<tr>
<td>Expecting 'C' at symbol symbol</td>
<td>'C' (carry bit) required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting 'DM' at symbol symbol</td>
<td>'DM' required in place of the named symbol (in an instruction); immediate addresses must be in data memory</td>
</tr>
<tr>
<td>Expecting 'ENA' or 'DIS' at symbol symbol</td>
<td>'ENA' or 'DIS' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting 'EXP' at symbol symbol</td>
<td>'EXP' required in place of the named symbol (in an instruction)</td>
</tr>
</tbody>
</table>
## F Error Messages

<table>
<thead>
<tr>
<th>Error Message</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Expecting 'EXPADJ' at symbol symbol</td>
<td>'EXPADJ' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting 'HI', 'LO', or 'HIX' at symbol symbol</td>
<td>'HI', 'LO', or 'HIX' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting 'HI' or 'LO' at symbol symbol</td>
<td>'HI' or 'LO' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting '10', '11', '12', or '13' for DM index register</td>
<td>'10', '11', '12', or '13' required in an instruction</td>
</tr>
<tr>
<td>Expecting '10', '11', '12', or '13' at symbol symbol</td>
<td>'10', '11', '12', or '13' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting '14', '15', '16', or '17' at symbol symbol</td>
<td>'14', '15', '16', or '17' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting 'M0', 'M1', 'M2', or 'M3' at symbol symbol</td>
<td>M0–M3 must be used if I0–I3 are used (in an instruction)</td>
</tr>
<tr>
<td>Expecting 'M4', 'M5', 'M6', or 'M7' at symbol symbol</td>
<td>'M4', 'M5', 'M6', or 'M7' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting MODULE directive at symbol symbol</td>
<td>The MODULE directive must be the first statement in any file which the Assembler reads</td>
</tr>
<tr>
<td>Expecting MODULE qualifier at symbol symbol</td>
<td>MODULE qualifier required in place of the named symbol</td>
</tr>
<tr>
<td>Expecting MR as the destination of the mac operation</td>
<td>MR required in instruction</td>
</tr>
<tr>
<td>Expecting 'MR' at symbol symbol</td>
<td>'MR' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting 'OR' at symbol symbol</td>
<td>'OR' required in place of the named symbol (in an instruction)</td>
</tr>
</tbody>
</table>
Error Messages

<table>
<thead>
<tr>
<th>Expecting 'PM' at symbol <code>symbol</code></th>
<th>'PM' required in place of the named symbol (in an instruction)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Expecting 'PUSH' or 'POP' at symbol <code>symbol</code></td>
<td>'PUSH' or 'POP' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting 'RND' at symbol <code>symbol</code></td>
<td>'RND' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting segment name at <code>symbol</code></td>
<td>Segment name required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting shift operand at symbol <code>symbol</code></td>
<td>Shift operand required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting 'STS' at symbol <code>symbol</code></td>
<td>'STS' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting VAR qualifier at symbol <code>symbol</code></td>
<td>VAR qualifier required in place of the named symbol</td>
</tr>
<tr>
<td>Expecting '1' at symbol <code>symbol</code></td>
<td>'1' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting '0' at symbol <code>symbol</code></td>
<td>'0' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting '0' or '1' at symbol <code>symbol</code></td>
<td>'0' or '1' required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting ']' at symbol <code>symbol</code></td>
<td>']' required in place of the named symbol</td>
</tr>
<tr>
<td>Expecting '-' at symbol <code>symbol</code></td>
<td>'-' (subtract) required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Expecting '*' at symbol <code>symbol</code></td>
<td>'*' (multiply) required in place of the named symbol (in an instruction)</td>
</tr>
</tbody>
</table>
F Error Messages

Expecting '(' at symbol symbol

‘(’ required in place of the named symbol (in an instruction)

Expecting ',' at symbol symbol

‘,’ required in place of the named symbol (in an instruction)

Expecting '=' at symbol symbol

‘=’ required in place of the named symbol (in an instruction)

Expecting ')' at symbol symbol

‘)’ required in place of the named symbol (in an instruction)

Expecting ':' at symbol symbol

‘:’ required in place of the named symbol (in an instruction)

Expecting ';' at symbol symbol

‘;’ required in place of the named symbol (in an instruction)

FATAL ERROR: unable to open filename for reading

Assembler cannot find the named input file; 1) the path/filename specified is incorrect, or 2) file does not exist

FATAL ERROR: unable to open filename for writing

Assembler cannot create the named file due to an operating system condition, such as a bad filename or full disk

Illegal address operand symbol

Immediate operand required in place of the named symbol (in an instruction)

Illegal address specified

Address is in un-declared memory or is invalid

Illegal data specified

Data is invalid

Illegal do until term at symbol symbol

DO UNTIL instruction has an illegal termination condition

Illegal do until not term at symbol symbol

DO UNTIL NOT instruction has an illegal termination condition
<table>
<thead>
<tr>
<th>Error Message</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Illegal exponent <em>symbol</em></td>
<td>Exponent is out of range (in an immediate shift instruction)</td>
</tr>
<tr>
<td>Illegal INIT value <em>symbol</em></td>
<td>Buffer initialization value is invalid</td>
</tr>
<tr>
<td>Illegal length specified</td>
<td>Buffer length is invalid</td>
</tr>
<tr>
<td>Illegal length operator usage</td>
<td>‘%’ (length of) operator incorrectly used</td>
</tr>
<tr>
<td>Illegal lhs ‘item’</td>
<td>Item named is invalid when located to the left of equal sign (in an instruction)</td>
</tr>
<tr>
<td>Illegal mode operand <em>symbol</em></td>
<td>Mode operand required in place of the named symbol (in an instruction)</td>
</tr>
<tr>
<td>Illegal multi-function</td>
<td>Incorrect instruction syntax used (illegal operands included)</td>
</tr>
<tr>
<td>Illegal offset specified</td>
<td>Buffer address offset is invalid</td>
</tr>
<tr>
<td>Illegal operand <em>symbol</em></td>
<td>Instruction operand required in place of the named symbol</td>
</tr>
<tr>
<td>Illegal rhs ‘item’</td>
<td>Item named is invalid when located to the right of equal sign (in an instruction)</td>
</tr>
<tr>
<td>Illegal stack operand <em>symbol</em></td>
<td>Stack operand required in place of the named symbol</td>
</tr>
<tr>
<td>Illegal yop <em>symbol</em></td>
<td>Instruction yop required in place of the named symbol</td>
</tr>
<tr>
<td>Illegal xop <em>symbol</em></td>
<td>Instruction xop required in place of the named symbol</td>
</tr>
<tr>
<td>Multiple do’s to the same address <em>symbol</em></td>
<td>Illegal do loop</td>
</tr>
</tbody>
</table>
## Error Messages

<table>
<thead>
<tr>
<th>Error Message</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Must use DAG0 for data memory access</td>
<td>Incorrect data address generator used in instruction</td>
</tr>
<tr>
<td>Problem mallocing enough memory</td>
<td>Memory allocation limit or restriction reached</td>
</tr>
<tr>
<td>Result register contention</td>
<td>Two or more operations executed in the same cycle use the same result register</td>
</tr>
<tr>
<td>Trying to redeclare <em>symbol</em> as a buffer</td>
<td>Named symbol is declared twice</td>
</tr>
<tr>
<td>Trying to redeclare <em>symbol</em> as an external</td>
<td>Named symbol is declared twice</td>
</tr>
<tr>
<td>Trying to redeclare <em>symbol</em> as a label</td>
<td>Named symbol is declared twice</td>
</tr>
<tr>
<td>Trying to redeclare <em>symbol</em> as a port</td>
<td>Named symbol is declared twice</td>
</tr>
<tr>
<td>Undefined do addr: <em>address</em></td>
<td>Address specified in non-existent memory</td>
</tr>
<tr>
<td>Undefined symbol: <em>symbol</em></td>
<td>Named symbol is not declared properly</td>
</tr>
<tr>
<td>Warning: Illegal register access inferred</td>
<td>Incorrect register usage</td>
</tr>
</tbody>
</table>

## F.4 LINKER ERRORS

The Linker generates error messages, warning messages, and informational messages. Some errors allow the Linker to continue running in order to detect additional problems, but fatal errors halt the linking process. Both error types are reported to the display, as well as a limited number of warning and informational messages. Error sources must be corrected.

Several categories of Linker errors are detected. The most common messages point out memory allocation and symbol reference problems. These errors can result from insufficient memory declarations, improper...
absolute address specifications, undefined symbol references, etc. Other messages result from operating system conditions or software failures during execution of either the Assembler or Linker.

Words shown below in italics are error message arguments, and specify the particular item involved with an error condition.

### F.4.1 Operating System Errors

<table>
<thead>
<tr>
<th>Error Message</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Assembler detected errors in module <em>modulename</em></td>
<td>Assembly errors are flagged in the specified module; source code must be corrected and re-assembled</td>
</tr>
<tr>
<td>Can't create executable file <em>filename</em></td>
<td>Linker cannot create .EXE file due to an operating system condition, such as a bad filename or full disk</td>
</tr>
<tr>
<td>Can't create list file <em>filename</em></td>
<td>Linker cannot create .MAP file due to an operating system condition, such as a bad filename or full disk</td>
</tr>
<tr>
<td>Can't create symbol file <em>filename</em></td>
<td>Linker cannot create .SYM file due to an operating system condition, such as a bad filename or full disk</td>
</tr>
<tr>
<td>Can't create temporary name</td>
<td>Linker is unable to complete the directory search: when searching a directory for files to link, the Linker must create a temporary file containing a list of the directory’s contents; this error is seen when insufficient memory is available for the file on the host computer or if the list is not found</td>
</tr>
</tbody>
</table>
F Error Messages

Can't open architecture file *filename*  
Linker can't find .ACH file; 1) default filename 210x not found, and no alternative specified with the -a switch, 2) the path/filename specified with -a switch is incorrect, or 3) file does not exist

Can't open buffer init file *filename*  
Linker cannot find buffer initialization file; 1) the path/filename specified (in .INIT Assembler directive) is incorrect, or 2) file does not exist

Can't open code file *filename*  
Linker cannot find the named .OBJ file to link; 1) the path/filename specified is incorrect, or 2) file does not exist

Can't open input list file *filename*  
Text file named in -i switch is not found; 1) the path/filename specified is incorrect, or 2) file does not exist

Can't open library file *filename*  
Linker cannot find the named .OBJ file to link; 1) the search path/directories specified (with ADIL environment variable or -lib switch) are incorrect, or 2) file does not exist

Can't open temp file *filename*  
Linker cannot find temporary file it created during directory search

Errno: # Can't execute MSDOS command: *command*  
Linker has given a DOS command which is not correctly executed; DOS error number listed is returned to Linker

Fail on fseek: *filename*  
Linker is unable to complete a file or directory search

Failed request to alloc more memory  
Not enough memory is available on host computer for Linker to continue running
Error Messages  F

F.4.2  Informational Messages

Error message  
Library (ies) searched: directory, ...

Explanations
Linker is searching the listed directories for files to link

Trying to open library directory

Linker is looking for the named directory

Using library director

Linker is processing files from the named directory

F.4.3  Memory Allocation Errors

Error message

(Warning) Bootable module modulename has been located at external address address

Explanations
The module named is declared on a page of boot memory; however, not enough memory is available on the page to store this module, and the Linker has been forced to place it in off-chip memory (i.e. too much code and/or data has been declared on the boot page)
(WARNING ONLY)

Can't place symbol of module modulename

The data buffer or code module named by symbol cannot be placed in memory
(specific reasons to follow)

/ at address address

Object is declared at absolute address specified (with ABS qualifier), but cannot be placed there

/ contention at address

Two objects have been declared at the same absolute address (with ABS qualifier), or overlap each other at the specified address
<table>
<thead>
<tr>
<th>Error Message</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>/ for boot page page#</td>
<td>Object is to be placed in boot memory on page number listed.</td>
</tr>
<tr>
<td>/ no appropriate pm, dm ram available</td>
<td>Object to be placed is declared in PM RAM or DM RAM; this memory type does not exist in architecture.</td>
</tr>
<tr>
<td>/ no appropriate pm, dm rom available</td>
<td>Object to be placed is declared in PM ROM or DM ROM; this memory type does not exist in architecture.</td>
</tr>
<tr>
<td>/ not enough pm, dm rom, ram left</td>
<td>Not enough of the specified memory type is available to complete placement of object.</td>
</tr>
<tr>
<td>/ (Warning) placement forced to be external</td>
<td>Object declared in internal DM or PM; Linker placing object in external DM or PM, however, due to shortage of on-chip memory space.</td>
</tr>
<tr>
<td>/ requires # words of pm, dm rom, ra</td>
<td>Relocatable object has length (in words) shown, and is declared in memory type specified.</td>
</tr>
<tr>
<td>/ requires # words of pm, dm rom, ra from a segment named segname</td>
<td>Object is relocatable within named segment, has length (in words) shown, and is declared in memory type specified.</td>
</tr>
<tr>
<td>/ symbol of module modulename,</td>
<td>Symbol specifies the data buffer or code module being placed.</td>
</tr>
</tbody>
</table>
## Error Messages F

### F.4.4 Symbol Reference Errors

<table>
<thead>
<tr>
<th>Error message</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Global <code>buffername</code> declared in modules <code>modulename</code> and <code>modulename</code> (maybe others)</td>
<td>A global buffer should only be declared in one module to prevent conflicting usage</td>
</tr>
<tr>
<td>Module name <code>modulename</code> duplicated</td>
<td>Two or more modules to be linked have the same name; a unique name must be given to each</td>
</tr>
<tr>
<td>Symbol of module <code>modulename</code> not linked</td>
<td>The data buffer or address label listed is declared as <code>.EXTERNAL</code> in this module, but is not declared as <code>.GLOBAL</code> or <code>.ENTRY</code> in another module</td>
</tr>
<tr>
<td><code>Symbol of modulename</code> is bootable but ref'd as if not</td>
<td>The buffer or module named is stored in boot memory; a non-bootable program has referenced or called the bootable object, which may not have been booted yet</td>
</tr>
<tr>
<td><code>Symbol of modulename</code> is not part of boot page <code>page#</code></td>
<td>The buffer or subroutine (module) named is referenced on the boot page specified, but a copy is not located on the page (see Appendix E)</td>
</tr>
<tr>
<td><code>Symbol of modulename</code> ref'd in <code>modulename</code> is not part of boot page <code>page#</code></td>
<td>The global buffer or address label named by <code>symbol</code> is referenced (in the second module named) on the boot page specified, but a copy is not located on the page (see Appendix E)</td>
</tr>
<tr>
<td>Usage of <code>symbol</code> in module <code>modulename</code> implies it is in <code>pm,dm</code>, it is not</td>
<td>The object named is declared in PM or DM; it is referenced in the code module named as if to be found in the other memory space</td>
</tr>
</tbody>
</table>
Usage of symbol in module *modulename* is inconsistent with declaration

The buffer name or address label shown is misused in code; for example, using a variable name as an entry point

### F.4.5 Other Errors

<table>
<thead>
<tr>
<th>Error message</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Boot image created (# kbytes) is larger than specified boot memory (# kbytes)</td>
<td>The boot memory portion of .EXE file contains more bytes than the boot memory space (defined in .ACH file) can hold</td>
</tr>
<tr>
<td>(Warning) Initialization data for <em>buffername</em> in module <em>modulename</em> is longer than buffer</td>
<td>Initialization file contains more data than can be loaded into buffer (WARNING ONLY)</td>
</tr>
</tbody>
</table>

**Link errors**

- No boot memory for generated boota images found in *sysname* (*filename*)
- Linker has processed modules which have the BOOT qualifier; however, no boot memory is declared in .ACH file

- Offset on *buffername* in module *modulename* forces address out of range
- An access of *buffername* is attempted with an offset added to the buffer base address; the offset is too large, and address(es) to be accessed does not exist

**Sources too large *filename***

- The named .OBJ file is too large for Linker to handle; the assembly source code file must be divided into smaller size files and re-assembled Note: This error will rarely be seen for the ADSP-2101 Linker

**Filename too big - breakup sources***

- Same as above
F.4.6 Software Errors

These errors indicate that either the Linker or Assembler is not operating properly. When a software failure is detected, the Linker aborts execution and specifies one of three error conditions. The initial message is always seen first.

If you see these messages, contact the Applications Engineering Group at Analog Devices, Digital Signal Processing Division. See the copyright page of this manual for telephone numbers to use.

<table>
<thead>
<tr>
<th>Error message</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Calling broken software</td>
<td>Initial message; software failure detected in Linker or Assembler</td>
</tr>
<tr>
<td>Can’t find symbol of module modulename in symbol table (it should be there!)</td>
<td>Linker has allocated memory for symbol (buffer, module, or address label) without error, added symbol to the symbol table; when the Linker subsequently tries to assign an address, however, the symbol is not present in the symbol table (Linker failure)</td>
</tr>
<tr>
<td>New module search fail</td>
<td>Same as above error condition, but is generated only for module names not found in symbol table (Linker failure)</td>
</tr>
<tr>
<td>Opcode with bad unresolved field</td>
<td>Opcode generation mechanism of the Assembler is not operating correctly (Assembler failure)</td>
</tr>
</tbody>
</table>
F Error Messages

F.5 SIMULATOR ERRORS

F.5.1 General Errors

Error message

Bad filename for redirect

Cannot open Help files

Expecting an integer

Files must be single quoted

Invalid command

Unable to open any more windows

Explanation

File not found for command window input in redirect command: <'filename'

ADIDOC environment variable not set correctly or help files not present

Non-integer value given

Any file named in a command must be in single quotes

Incorrect syntax used in a command window command

Maximum of 10 windows open at one time

F.5.2 Defaults Errors

Error message

Can’t add any more paths

Can’t change architecture information

Can’t replace current directory

Unable to replace path

Explanation

The total number/size of search paths allowed is limited (list shown in defaults window)

Information is for display only

Current directory is always searched

Search path to be added is too large
## Error Messages F

### F.5.3 Expression Errors

<table>
<thead>
<tr>
<th>Error message</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Divide by zero in expression</td>
<td>Arithmetic error</td>
</tr>
<tr>
<td>Expression table full</td>
<td>Maximum of 10 expressions allowed</td>
</tr>
<tr>
<td>Invalid expression</td>
<td>Invalid operator or operand used in expression command: ? or ?+</td>
</tr>
<tr>
<td>Unable to delete expression</td>
<td>Expression number given does not exist</td>
</tr>
</tbody>
</table>

### F.5.4 Break Errors

<table>
<thead>
<tr>
<th>Error message</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Break in PM only</td>
<td>Breakpoints and break ranges may not be set in boot or data memory</td>
</tr>
<tr>
<td>Invalid address</td>
<td>Address given in set breakpoint command is in undeclared memory segment: B addr</td>
</tr>
<tr>
<td>Invalid break address</td>
<td>No break is set at address (label) given or break number given does not exist in break delete command: BD addr or number</td>
</tr>
<tr>
<td>Invalid break expression number</td>
<td>Break expression number given in break delete command does not exist</td>
</tr>
<tr>
<td>Invalid break specification</td>
<td>Break number given is not an integer or address (label) given is undefined in break delete command: BD addr or number</td>
</tr>
<tr>
<td>Invalid range</td>
<td>Range given in set break range command is in undeclared memory segment: BR range</td>
</tr>
</tbody>
</table>
Only integer shifts are allowed in break expressions

Non-integer used in bitwise shift

**F.5.5 Watch Errors**

*Error message*

Unable to delete watchpoint

No watchpoint or watch expression exists for number given in watch delete command: \( WD \) *number*

Watch expr table full

Maximum of 25 watch expressions allowed

Watchpoint table full

Maximum of 25 watchpoints allowed

**F.5.6 Command Errors**

*Error message*

Invalid alias to delete

Symbol given in delete alias command does not exist in alias list: \( JD \) *symbol*

Invalid interrupt number

Interrupt number must be 0, 1, or 2 in interrupt command: \( I \) *int# min max*

Invalid range specification

Range given in dump memory command is in undeclared memory segment: \( D \) *addr or range*

Not a valid register

Register named in load register command must be a processor or Simulator-defined register: \( R \) *reg expr*
Error Messages  F

F.5.7  Plot Memory Errors

<table>
<thead>
<tr>
<th>Error message</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid ending DM address</td>
<td>Address given in plot memory command is in undeclared memory segment</td>
</tr>
<tr>
<td>Invalid ending PM address</td>
<td>Address given in plot memory command is in undeclared memory segment</td>
</tr>
<tr>
<td>Invalid increment value</td>
<td>Decimation value must be a positive integer in plot memory command: PL range decimation</td>
</tr>
<tr>
<td>Invalid plot size (max 640)</td>
<td>Range length/decimation must be less than or equal to 640 for plot memory command</td>
</tr>
<tr>
<td>Invalid starting DM address</td>
<td>Address given in plot memory command is in undeclared memory segment</td>
</tr>
<tr>
<td>Invalid starting PM address</td>
<td>Address given in plot memory command is in undeclared memory segment</td>
</tr>
<tr>
<td>PLT_FNC_WRN: undefined data contained in plot range</td>
<td>Location(s) in memory range to be plotted not loaded with data; warning only—Simulator will attempt to create plot</td>
</tr>
</tbody>
</table>

F.5.8  Port & SPORT Errors

<table>
<thead>
<tr>
<th>Error message</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encountered end of SPORT 0 input file</td>
<td>Execution halted when no further data available; warning only</td>
</tr>
<tr>
<td>Encountered end of SPORT 1 input file</td>
<td>Execution halted when no further data available; warning only</td>
</tr>
</tbody>
</table>
# Error Messages

<table>
<thead>
<tr>
<th>Error Message</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mult error: frame sync came too early</td>
<td>RFSDIV value too low in multichannel mode</td>
</tr>
<tr>
<td>Mult Receive enable register undefined</td>
<td>Both words of Multichannel Word Enable processor control register must be loaded</td>
</tr>
<tr>
<td>Mult Transmit enable register undefined</td>
<td>Both words of Multichannel Word Enable processor control register must be loaded</td>
</tr>
<tr>
<td>No input file for SPORT 0</td>
<td>No serial data received during program execution; data input file must be assigned in serial port command: <code>P SPORT# &lt;'file'</code></td>
</tr>
<tr>
<td>No input file for SPORT 1</td>
<td>No serial data received during program execution; data input file must be assigned in serial port command: <code>P SPORT# &lt;'file'</code></td>
</tr>
<tr>
<td>No output file for SPORT 0</td>
<td>Unable to transmit serial data during execution; data output file must be assigned in serial port command: <code>P SPORT# &gt;file'</code></td>
</tr>
<tr>
<td>No output file for SPORT 1</td>
<td>Unable to transmit serial data during execution; data output file must be assigned in serial port command: <code>P SPORT# &gt;file'</code></td>
</tr>
<tr>
<td>Not a valid serial port</td>
<td>Number given in open serial port command must be 0 or 1: <code>P SPORT#</code></td>
</tr>
<tr>
<td>Ports allowed only in DM or PM</td>
<td>I/O ports may not be located in boot memory</td>
</tr>
<tr>
<td>Problem writing SPORT 0 output file</td>
<td>Execution halted; operating system unable to write serial transmit data to file</td>
</tr>
</tbody>
</table>
Error Messages

Problem writing SPORT 1 output file
Execution halted; operating system unable to write serial transmit data to file

Unable to open any more I/O ports
Maximum of 25 I/O ports allowed

F.5.9 Instruction & Program Load Errors

Error message
Bad instruction
Can’t find instr in DM
Unable to assemble into DM
Writing RAM segment to ROM in DM
Writing RAM segment to ROM in PM
Writing ROM segment to RAM in DM
Writing ROM segment to RAM in PM

Explanation
Not valid ADSP-2101 instruction
Instructions may only be searched for in program and boot memory with the find command: F range expr
Instructions may only be loaded into program or boot memory with the assemble command: A addr instr
Warning only; pertains to load program or load rom command: L 'file', LR 'file'
Warning only; pertains to load program or load rom command: L 'file', LR 'file'
Warning only; pertains to load program or load rom command: L 'file', LR 'file'
Warning only; pertains to load program or load rom command: L 'file', LR 'file'
# F Error Messages

## F.5.10 Execution Errors

<table>
<thead>
<tr>
<th>Error message</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Can’t set SSTAT register</td>
<td>Stack status register is read-only</td>
</tr>
<tr>
<td>Error: M reg is greater than L reg</td>
<td>Modify value must be less than length of circular buffer</td>
</tr>
<tr>
<td>PC stack empty when POP occurred</td>
<td>No return address on PC stack when RTI or RTS instruction executed</td>
</tr>
<tr>
<td>SE undefined used in shift operation</td>
<td>Shifter exponent register is not loaded for shift instruction</td>
</tr>
<tr>
<td>Tried to read from non-existent memory</td>
<td>Source of read instruction executed is in undeclared memory segment</td>
</tr>
<tr>
<td>Tried to read from reserved memory</td>
<td>Only reads from processor control registers are allowed in upper 1K of data memory</td>
</tr>
<tr>
<td>Tried to write to non-existent memory</td>
<td>Destination of write instruction executed is in undeclared memory segment</td>
</tr>
<tr>
<td>Tried to write to reserved memory</td>
<td>Only writes to processor control registers are allowed in upper 1K of data memory</td>
</tr>
<tr>
<td>Tried to write to ROM</td>
<td>Destination of write instruction executed is in ROM</td>
</tr>
<tr>
<td>Undefined instruction executed</td>
<td>Program memory location accessed is not loaded</td>
</tr>
<tr>
<td>Undefined registers used in shifter</td>
<td>Data register is not loaded for shift instruction</td>
</tr>
<tr>
<td>Undefined used in ALU operation</td>
<td>Input register is not loaded for add or subtract instruction</td>
</tr>
</tbody>
</table>
Error Messages  F

Undefined used in DAG
Either L, I, or M register is not loaded prior to memory access

Undefined used in MAC operation
Input register is not loaded for multiply instruction

Undefined used in timer
All three timer registers must be set: TCOUNT, TPERIOD, TSCALE

F.5.11 Command Syntax Errors

Error message

Usage: A address instruction
Usage: I min max
Usage: J symbol command
Usage: K win line
Usage: O addr [<file] [>file]
Usage: P # [<file] [>file]
Usage: PA line # start end
Usage: PC
Usage: PD line #
Usage: PL range increment
Usage: PP parameter value
Usage: PR
Usage: U (address | range | register)
Usage: X symbol
Usage: Y [<file] [>file]
Usage: Z [<file] [>file]

Explanation
Command entered incorrectly
F  Error Messages